{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549128952899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549128952904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:35:52 2019 " "Processing started: Sat Feb 02 18:35:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549128952904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128952904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Heatmap -c Heatmap " "Command: quartus_map --read_settings_files=on --write_settings_files=off Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128952904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549128954104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549128954106 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549128961913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:05 Progress: Loading IVS_Projekat/system.qsys " "2019.02.02.18:36:05 Progress: Loading IVS_Projekat/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128965131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:05 Progress: Reading input file " "2019.02.02.18:36:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128965551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:05 Progress: Adding altpll_0 \[altpll 17.1\] " "2019.02.02.18:36:05 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128965622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Parameterizing module altpll_0 " "2019.02.02.18:36:06 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.18:36:06 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Parameterizing module clk_0 " "2019.02.02.18:36:06 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.18:36:06 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Parameterizing module jtag_uart_0 " "2019.02.02.18:36:06 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Adding manager \[altera_nios2_gen2 17.1\] " "2019.02.02.18:36:06 Progress: Adding manager \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Parameterizing module manager " "2019.02.02.18:36:06 Progress: Parameterizing module manager" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:06 Progress: Adding mbox_m_w0 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.18:36:06 Progress: Adding mbox_m_w0 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128966983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w0 " "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding mbox_m_w1 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.18:36:07 Progress: Adding mbox_m_w1 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w1 " "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding mbox_m_w2 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.18:36:07 Progress: Adding mbox_m_w2 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w2 " "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding mbox_m_w3 \[altera_avalon_mailbox_simple 17.1\] " "2019.02.02.18:36:07 Progress: Adding mbox_m_w3 \[altera_avalon_mailbox_simple 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w3 " "2019.02.02.18:36:07 Progress: Parameterizing module mbox_m_w3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.1\] " "2019.02.02.18:36:07 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module performance_counter_0 " "2019.02.02.18:36:07 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding req_fifo \[altera_avalon_fifo 17.1\] " "2019.02.02.18:36:07 Progress: Adding req_fifo \[altera_avalon_fifo 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module req_fifo " "2019.02.02.18:36:07 Progress: Parameterizing module req_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding sdram_0 \[sdram 1.0\] " "2019.02.02.18:36:07 Progress: Adding sdram_0 \[sdram 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Reading input file " "2019.02.02.18:36:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.18:36:07 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module clk_0 " "2019.02.02.18:36:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2019.02.02.18:36:07 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module sdram " "2019.02.02.18:36:07 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.18:36:07 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module sdram_out " "2019.02.02.18:36:07 Progress: Parameterizing module sdram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Building connections " "2019.02.02.18:36:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing connections " "2019.02.02.18:36:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Validating " "2019.02.02.18:36:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Done reading input file " "2019.02.02.18:36:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module sdram_0 " "2019.02.02.18:36:07 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding shared_ocm \[altera_avalon_onchip_memory2 17.1\] " "2019.02.02.18:36:07 Progress: Adding shared_ocm \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module shared_ocm " "2019.02.02.18:36:07 Progress: Parameterizing module shared_ocm" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding worker0 \[worker 1.0\] " "2019.02.02.18:36:07 Progress: Adding worker0 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Reading input file " "2019.02.02.18:36:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.18:36:07 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module clk_0 " "2019.02.02.18:36:07 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2019.02.02.18:36:07 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module cpu " "2019.02.02.18:36:07 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.18:36:07 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module jtag_uart " "2019.02.02.18:36:07 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.18:36:07 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing module worker_out " "2019.02.02.18:36:07 Progress: Parameterizing module worker_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Building connections " "2019.02.02.18:36:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Parameterizing connections " "2019.02.02.18:36:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:07 Progress: Validating " "2019.02.02.18:36:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128967851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:08 Progress: Done reading input file " "2019.02.02.18:36:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128968339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:08 Progress: Parameterizing module worker0 " "2019.02.02.18:36:08 Progress: Parameterizing module worker0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128968745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:08 Progress: Adding worker1 \[worker 1.0\] " "2019.02.02.18:36:08 Progress: Adding worker1 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128968746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Parameterizing module worker1 " "2019.02.02.18:36:09 Progress: Parameterizing module worker1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Adding worker2 \[worker 1.0\] " "2019.02.02.18:36:09 Progress: Adding worker2 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Parameterizing module worker2 " "2019.02.02.18:36:09 Progress: Parameterizing module worker2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Adding worker3 \[worker 1.0\] " "2019.02.02.18:36:09 Progress: Adding worker3 \[worker 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Parameterizing module worker3 " "2019.02.02.18:36:09 Progress: Parameterizing module worker3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Building connections " "2019.02.02.18:36:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Parameterizing connections " "2019.02.02.18:36:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:09 Progress: Validating " "2019.02.02.18:36:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128969902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:36:12 Progress: Done reading input file " "2019.02.02.18:36:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128972729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128977964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128977964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128978031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128978089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128978149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128978213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128979142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128983705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128983719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager: \"system\" instantiated altera_nios2_gen2 \"manager\" " "Manager: \"system\" instantiated altera_nios2_gen2 \"manager\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mbox_m_w0: \"system\" instantiated altera_avalon_mailbox_simple \"mbox_m_w0\" " "Mbox_m_w0: \"system\" instantiated altera_avalon_mailbox_simple \"mbox_m_w0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128991871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'system_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'system_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"system\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"system\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: Starting RTL generation for module 'system_req_fifo' " "Req_fifo: Starting RTL generation for module 'system_req_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  \] " "Req_fifo:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: Done RTL generation for module 'system_req_fifo' " "Req_fifo: Done RTL generation for module 'system_req_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Req_fifo: \"system\" instantiated altera_avalon_fifo \"req_fifo\" " "Req_fifo: \"system\" instantiated altera_avalon_fifo \"req_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128992813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"system\" instantiated sdram \"sdram_0\" " "Sdram_0: \"system\" instantiated sdram \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128993699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: Starting RTL generation for module 'system_shared_ocm' " "Shared_ocm: Starting RTL generation for module 'system_shared_ocm'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128993715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  \] " "Shared_ocm:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128993716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: Done RTL generation for module 'system_shared_ocm' " "Shared_ocm: Done RTL generation for module 'system_shared_ocm'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128993964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Shared_ocm: \"system\" instantiated altera_avalon_onchip_memory2 \"shared_ocm\" " "Shared_ocm: \"system\" instantiated altera_avalon_onchip_memory2 \"shared_ocm\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128993966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker0: \"system\" instantiated worker \"worker0\" " "Worker0: \"system\" instantiated worker \"worker0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128996095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker1: \"system\" instantiated worker \"worker1\" " "Worker1: \"system\" instantiated worker \"worker1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549128998086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker2: \"system\" instantiated worker \"worker2\" " "Worker2: \"system\" instantiated worker \"worker2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129000155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker3: \"system\" instantiated worker \"worker3\" " "Worker3: \"system\" instantiated worker \"worker3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129002130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129007848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129008945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129009130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129009307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129009487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129009670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129009846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129010925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129011102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129015099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129015127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129015139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_manager_cpu' " "Cpu: Starting RTL generation for module 'system_manager_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129015164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129015164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:55 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:36:55 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:55 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:36:55 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:36:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:36:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:36:56 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:36:56 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:36:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:36:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:36:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:36:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:36:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:36:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)     Testbench " "Cpu: # 2019.02.02 18:36:56 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:36:56 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)       Instruction fields " "Cpu: # 2019.02.02 18:36:56 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:56 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:36:56 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:57 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:36:57 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:57 (*)       Instruction controls " "Cpu: # 2019.02.02 18:36:57 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:57 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:36:57 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:57 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:36:57 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:36:59 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:36:59 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:00 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:37:00 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:01 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:37:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_manager_cpu' " "Cpu: Done RTL generation for module 'system_manager_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"manager\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"manager\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'system_sdram_0_sdram' " "Sdram: Starting RTL generation for module 'system_sdram_0_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129021725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'system_sdram_0_sdram' " "Sdram: Done RTL generation for module 'system_sdram_0_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129022049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"sdram_0\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"sdram_0\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129022051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out: \"sdram_0\" instantiated altera_avalon_mm_bridge \"sdram_out\" " "Sdram_out: \"sdram_0\" instantiated altera_avalon_mm_bridge \"sdram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129022057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129022813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sdram_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sdram_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129023268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker0\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker0\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129023634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129025185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129025441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129025652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"worker0\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"worker0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129026451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker1\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker1\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129026809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker2\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker2\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker3\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker3\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"manager_data_master_translator\" " "Manager_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"manager_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"manager_data_master_agent\" " "Manager_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"manager_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\" " "Router_017: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_017\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\" " "Router_018: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_018\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\" " "Router_019: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\" " "Router_022: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_022\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\" " "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_024: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_024\" " "Router_024: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_024\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Manager_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"manager_data_master_limiter\" " "Manager_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"manager_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\" " "Cmd_mux_011: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\" " "Cmd_mux_013: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\" " "Rsp_demux_011: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\" " "Rsp_demux_013: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129027867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker0_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker0_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129028634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:37:09 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:37:09 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:37:09 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:09 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:37:09 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:10 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:37:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:37:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:37:10 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)     Testbench " "Cpu: # 2019.02.02 18:37:10 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:37:10 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)       Instruction fields " "Cpu: # 2019.02.02 18:37:10 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:37:10 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:37:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)       Instruction controls " "Cpu: # 2019.02.02 18:37:10 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:37:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:10 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:37:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:12 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:37:12 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:14 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:37:14 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:14 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:37:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker0_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker0_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129034966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker1_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129035063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:15 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:37:15 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:15 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:37:15 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:37:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:37:16 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:37:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:37:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:37:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)     Testbench " "Cpu: # 2019.02.02 18:37:16 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:37:16 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)       Instruction fields " "Cpu: # 2019.02.02 18:37:16 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:16 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:37:16 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:17 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:37:17 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:17 (*)       Instruction controls " "Cpu: # 2019.02.02 18:37:17 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:17 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:37:17 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:17 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:37:17 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:19 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:37:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:20 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:37:20 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:21 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:37:21 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker1_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker1_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker2_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129041299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:21 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:37:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129047999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:21 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:37:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:22 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:37:22 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:22 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:37:22 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:23 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:37:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:37:23 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:37:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)     Testbench " "Cpu: # 2019.02.02 18:37:23 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:37:23 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)       Instruction fields " "Cpu: # 2019.02.02 18:37:23 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:37:23 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:37:23 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)       Instruction controls " "Cpu: # 2019.02.02 18:37:23 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:37:23 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:23 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:37:23 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:25 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:37:25 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:27 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:37:27 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:27 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:37:27 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker2_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_worker3_cpu_cpu' " "Cpu: Starting RTL generation for module 'system_worker3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_7975701756340587864.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129048047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:28 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:37:28 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:28 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:37:28 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:37:29 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:37:29 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:37:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:37:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:37:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:37:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:37:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:37:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)     Testbench " "Cpu: # 2019.02.02 18:37:29 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:37:29 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)       Instruction fields " "Cpu: # 2019.02.02 18:37:29 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:29 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:37:29 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:30 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:37:30 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:30 (*)       Instruction controls " "Cpu: # 2019.02.02 18:37:30 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:30 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:37:30 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:30 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:37:30 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:32 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:37:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:33 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:37:33 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:37:34 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:37:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_worker3_cpu_cpu' " "Cpu: Done RTL generation for module 'system_worker3_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 81 modules, 164 files " "System: Done \"system\" with 81 modules, 164 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129054415 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129055996 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram.qsys " "Elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129056054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:40 Progress: Loading IVS_Projekat/sdram.qsys " "2019.02.02.18:37:40 Progress: Loading IVS_Projekat/sdram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129060198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:40 Progress: Reading input file " "2019.02.02.18:37:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129060680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:40 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.18:37:40 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129060754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Parameterizing module clk_0 " "2019.02.02.18:37:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2019.02.02.18:37:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Parameterizing module sdram " "2019.02.02.18:37:41 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.18:37:41 Progress: Adding sdram_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Parameterizing module sdram_out " "2019.02.02.18:37:41 Progress: Parameterizing module sdram_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Building connections " "2019.02.02.18:37:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Parameterizing connections " "2019.02.02.18:37:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:41 Progress: Validating " "2019.02.02.18:37:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129061987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:42 Progress: Done reading input file " "2019.02.02.18:37:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129062080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129062384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH " "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129062958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129063398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'sdram_sdram' " "Sdram: Starting RTL generation for module 'sdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129065175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_3461975759467337792.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_3461975759467337792.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_3461975759467337792.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_3461975759467337792.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129065175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'sdram_sdram' " "Sdram: Done RTL generation for module 'sdram_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129065500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"sdram\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"sdram\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129065506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out: \"sdram\" instantiated altera_avalon_mm_bridge \"sdram_out\" " "Sdram_out: \"sdram\" instantiated altera_avalon_mm_bridge \"sdram_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129065513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sdram\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"sdram_out_m0_translator\" " "Sdram_out_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"sdram_out_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\" " "Sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_out_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"sdram_out_m0_agent\" " "Sdram_out_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"sdram_out_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\" " "Sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\" " "Sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129066983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done \"sdram\" with 19 modules, 32 files " "Sdram: Done \"sdram\" with 19 modules, 32 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129067365 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram.qsys " "Finished elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129068131 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "worker.qsys " "Elaborating Platform Designer system entity \"worker.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129068160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:51 Progress: Loading IVS_Projekat/worker.qsys " "2019.02.02.18:37:51 Progress: Loading IVS_Projekat/worker.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129071828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:52 Progress: Reading input file " "2019.02.02.18:37:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129072373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:52 Progress: Adding clk_0 \[clock_source 17.1\] " "2019.02.02.18:37:52 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129072466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Parameterizing module clk_0 " "2019.02.02.18:37:53 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2019.02.02.18:37:53 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Parameterizing module cpu " "2019.02.02.18:37:53 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2019.02.02.18:37:53 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Parameterizing module jtag_uart " "2019.02.02.18:37:53 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\] " "2019.02.02.18:37:53 Progress: Adding worker_out \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Parameterizing module worker_out " "2019.02.02.18:37:53 Progress: Parameterizing module worker_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Building connections " "2019.02.02.18:37:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Parameterizing connections " "2019.02.02.18:37:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:53 Progress: Validating " "2019.02.02.18:37:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129073992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.02.18:37:54 Progress: Done reading input file " "2019.02.02.18:37:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129074631 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Worker.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem. " "Worker.clk_0: The input clock frequency must be known or set by the parent if this is a subsystem." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129075582 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Worker.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Worker.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129075583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker: Generating worker \"worker\" for QUARTUS_SYNTH " "Worker: Generating worker \"worker\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129076364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"worker\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"worker\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129079706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'worker_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'worker_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129079725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=worker_jtag_uart --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0002_jtag_uart_gen//worker_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=worker_jtag_uart --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0002_jtag_uart_gen//worker_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129079725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'worker_jtag_uart' " "Jtag_uart: Done RTL generation for module 'worker_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129079994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"worker\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"worker\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129079997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker_out: \"worker\" instantiated altera_avalon_mm_bridge \"worker_out\" " "Worker_out: \"worker\" instantiated altera_avalon_mm_bridge \"worker_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129080006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129081491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129081703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129081897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"worker\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"worker\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129082794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"worker\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"worker\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129082818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"worker\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"worker\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129082826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'worker_cpu_cpu' " "Cpu: Starting RTL generation for module 'worker_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129082859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=worker_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0006_cpu_gen//worker_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=worker_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5809807839464612602.dir/0006_cpu_gen//worker_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129082860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*) Starting Nios II generation " "Cpu: # 2019.02.02 18:38:03 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   Checking for plaintext license. " "Cpu: # 2019.02.02 18:38:03 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:38:03 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:38:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:38:03 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   Plaintext license not found. " "Cpu: # 2019.02.02 18:38:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:03 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.02.02 18:38:03 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2019.02.02 18:38:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.02.02 18:38:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.02.02 18:38:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.02.02 18:38:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.02.02 18:38:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)   Creating all objects for CPU " "Cpu: # 2019.02.02 18:38:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)     Testbench " "Cpu: # 2019.02.02 18:38:04 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)     Instruction decoding " "Cpu: # 2019.02.02 18:38:04 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)       Instruction fields " "Cpu: # 2019.02.02 18:38:04 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:04 (*)       Instruction decodes " "Cpu: # 2019.02.02 18:38:04 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:05 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.02.02 18:38:05 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:05 (*)       Instruction controls " "Cpu: # 2019.02.02 18:38:05 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:05 (*)     Pipeline frontend " "Cpu: # 2019.02.02 18:38:05 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:05 (*)     Pipeline backend " "Cpu: # 2019.02.02 18:38:05 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:07 (*)   Generating RTL from CPU objects " "Cpu: # 2019.02.02 18:38:07 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:09 (*)   Creating encrypted RTL " "Cpu: # 2019.02.02 18:38:09 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.02.02 18:38:10 (*) Done Nios II generation " "Cpu: # 2019.02.02 18:38:10 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'worker_cpu_cpu' " "Cpu: Done RTL generation for module 'worker_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Worker: Done \"worker\" with 22 modules, 41 files " "Worker: Done \"worker\" with 22 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129090665 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "worker.qsys " "Finished elaborating Platform Designer system entity \"worker.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129091777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heatmap_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file heatmap_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Heatmap_System " "Found entity 1: Heatmap_System" {  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/system/submodules/altera_avalon_mailbox.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093061 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093061 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093061 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093061 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093076 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093098 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093098 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_8pa2 " "Found entity 3: system_altpll_0_altpll_8pa2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093098 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "db/ip/system/submodules/system_irq_mapper.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093105 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093105 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093105 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093105 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager " "Found entity 1: system_manager" {  } { { "db/ip/system/submodules/system_manager.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_manager_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_ic_data_module " "Found entity 1: system_manager_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_manager_cpu_ic_tag_module " "Found entity 2: system_manager_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_manager_cpu_bht_module " "Found entity 3: system_manager_cpu_bht_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_manager_cpu_register_bank_a_module " "Found entity 4: system_manager_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_manager_cpu_register_bank_b_module " "Found entity 5: system_manager_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_manager_cpu_dc_tag_module " "Found entity 6: system_manager_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_manager_cpu_dc_data_module " "Found entity 7: system_manager_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_manager_cpu_dc_victim_module " "Found entity 8: system_manager_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_manager_cpu_nios2_oci_debug " "Found entity 9: system_manager_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_manager_cpu_nios2_oci_break " "Found entity 10: system_manager_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_manager_cpu_nios2_oci_xbrk " "Found entity 11: system_manager_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_manager_cpu_nios2_oci_dbrk " "Found entity 12: system_manager_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_manager_cpu_nios2_oci_itrace " "Found entity 13: system_manager_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_manager_cpu_nios2_oci_td_mode " "Found entity 14: system_manager_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_manager_cpu_nios2_oci_dtrace " "Found entity 15: system_manager_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_manager_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_manager_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_manager_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_manager_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_manager_cpu_nios2_oci_fifo " "Found entity 19: system_manager_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_manager_cpu_nios2_oci_pib " "Found entity 20: system_manager_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_manager_cpu_nios2_oci_im " "Found entity 21: system_manager_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_manager_cpu_nios2_performance_monitors " "Found entity 22: system_manager_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_manager_cpu_nios2_avalon_reg " "Found entity 23: system_manager_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_manager_cpu_ociram_sp_ram_module " "Found entity 24: system_manager_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_manager_cpu_nios2_ocimem " "Found entity 25: system_manager_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_manager_cpu_nios2_oci " "Found entity 26: system_manager_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_manager_cpu " "Found entity 27: system_manager_cpu" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_sysclk " "Found entity 1: system_manager_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_tck " "Found entity 1: system_manager_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_debug_slave_wrapper " "Found entity 1: system_manager_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_mult_cell " "Found entity 1: system_manager_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_manager_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_manager_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_manager_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_manager_cpu_test_bench " "Found entity 1: system_manager_cpu_test_bench" {  } { { "db/ip/system/submodules/system_manager_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_011 " "Found entity 1: system_mm_interconnect_0_cmd_mux_011" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_013 " "Found entity 1: system_mm_interconnect_0_cmd_mux_013" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093797 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093800 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093803 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093806 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093808 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093811 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_005 " "Found entity 2: system_mm_interconnect_0_router_005" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093814 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_006 " "Found entity 2: system_mm_interconnect_0_router_006" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_007_default_decode " "Found entity 1: system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093817 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_007 " "Found entity 2: system_mm_interconnect_0_router_007" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_017_default_decode " "Found entity 1: system_mm_interconnect_0_router_017_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093820 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_017 " "Found entity 2: system_mm_interconnect_0_router_017" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_018_default_decode " "Found entity 1: system_mm_interconnect_0_router_018_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093822 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_018 " "Found entity 2: system_mm_interconnect_0_router_018" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_019_default_decode " "Found entity 1: system_mm_interconnect_0_router_019_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093825 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_019 " "Found entity 2: system_mm_interconnect_0_router_019" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_022_default_decode " "Found entity 1: system_mm_interconnect_0_router_022_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093828 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_022 " "Found entity 2: system_mm_interconnect_0_router_022" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_023_default_decode " "Found entity 1: system_mm_interconnect_0_router_023_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093831 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_023 " "Found entity 2: system_mm_interconnect_0_router_023" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_024_default_decode " "Found entity 1: system_mm_interconnect_0_router_024_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093834 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_024 " "Found entity 2: system_mm_interconnect_0_router_024" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_011 " "Found entity 1: system_mm_interconnect_0_rsp_demux_011" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_013 " "Found entity 1: system_mm_interconnect_0_rsp_demux_013" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_performance_counter_0 " "Found entity 1: system_performance_counter_0" {  } { { "db/ip/system/submodules/system_performance_counter_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_req_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/system_req_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_req_fifo_dual_clock_fifo " "Found entity 1: system_req_fifo_dual_clock_fifo" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093857 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_req_fifo_dcfifo_with_controls " "Found entity 2: system_req_fifo_dcfifo_with_controls" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093857 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_req_fifo " "Found entity 3: system_req_fifo" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0 " "Found entity 1: system_sdram_0" {  } { { "db/ip/system/submodules/system_sdram_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0 " "Found entity 1: system_sdram_0_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_sdram_0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_cmd_demux " "Found entity 1: system_sdram_0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_cmd_mux " "Found entity 1: system_sdram_0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_sdram_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_sdram_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_router_default_decode " "Found entity 1: system_sdram_0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093875 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_mm_interconnect_0_router " "Found entity 2: system_sdram_0_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_sdram_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_sdram_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_sdram_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129093876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_sdram_0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093878 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_mm_interconnect_0_router_001 " "Found entity 2: system_sdram_0_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_mm_interconnect_0_rsp_mux " "Found entity 1: system_sdram_0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_0_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_0_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_0_sdram_input_efifo_module " "Found entity 1: system_sdram_0_sdram_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093884 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_0_sdram " "Found entity 2: system_sdram_0_sdram" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_shared_ocm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_shared_ocm.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_shared_ocm " "Found entity 1: system_shared_ocm" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0 " "Found entity 1: system_worker0" {  } { { "db/ip/system/submodules/system_worker0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu " "Found entity 1: system_worker0_cpu" {  } { { "db/ip/system/submodules/system_worker0_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129093892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129093892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_ic_data_module " "Found entity 1: system_worker0_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_cpu_cpu_ic_tag_module " "Found entity 2: system_worker0_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker0_cpu_cpu_bht_module " "Found entity 3: system_worker0_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker0_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker0_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker0_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker0_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker0_cpu_cpu_dc_tag_module " "Found entity 6: system_worker0_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker0_cpu_cpu_dc_data_module " "Found entity 7: system_worker0_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker0_cpu_cpu_dc_victim_module " "Found entity 8: system_worker0_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker0_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker0_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker0_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker0_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker0_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker0_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker0_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker0_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker0_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker0_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker0_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker0_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker0_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker0_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker0_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker0_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker0_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker0_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker0_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker0_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker0_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker0_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker0_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker0_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker0_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker0_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker0_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker0_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker0_cpu_cpu_nios2_oci " "Found entity 26: system_worker0_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker0_cpu_cpu " "Found entity 27: system_worker0_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker0_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker0_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker0_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_mult_cell " "Found entity 1: system_worker0_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_cpu_cpu_test_bench " "Found entity 1: system_worker0_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0 " "Found entity 1: system_worker0_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_cmd_demux " "Found entity 1: system_worker0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_cmd_mux " "Found entity 1: system_worker0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129094568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129094568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_router_default_decode " "Found entity 1: system_worker0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094570 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_mm_interconnect_0_router " "Found entity 2: system_worker0_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_worker0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129094571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_worker0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_worker0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129094571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_worker0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094574 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker0_mm_interconnect_0_router_002 " "Found entity 2: system_worker0_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_rsp_demux " "Found entity 1: system_worker0_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker0_mm_interconnect_0_rsp_mux " "Found entity 1: system_worker0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1 " "Found entity 1: system_worker1" {  } { { "db/ip/system/submodules/system_worker1.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu " "Found entity 1: system_worker1_cpu" {  } { { "db/ip/system/submodules/system_worker1_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129094584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129094584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_ic_data_module " "Found entity 1: system_worker1_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker1_cpu_cpu_ic_tag_module " "Found entity 2: system_worker1_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker1_cpu_cpu_bht_module " "Found entity 3: system_worker1_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker1_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker1_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker1_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker1_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker1_cpu_cpu_dc_tag_module " "Found entity 6: system_worker1_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker1_cpu_cpu_dc_data_module " "Found entity 7: system_worker1_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker1_cpu_cpu_dc_victim_module " "Found entity 8: system_worker1_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker1_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker1_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker1_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker1_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker1_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker1_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker1_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker1_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker1_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker1_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker1_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker1_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker1_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker1_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker1_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker1_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker1_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker1_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker1_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker1_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker1_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker1_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker1_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker1_cpu_cpu_nios2_oci " "Found entity 26: system_worker1_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker1_cpu_cpu " "Found entity 27: system_worker1_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker1_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker1_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker1_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_mult_cell " "Found entity 1: system_worker1_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker1_cpu_cpu_test_bench " "Found entity 1: system_worker1_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2 " "Found entity 1: system_worker2" {  } { { "db/ip/system/submodules/system_worker2.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu " "Found entity 1: system_worker2_cpu" {  } { { "db/ip/system/submodules/system_worker2_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_ic_data_module " "Found entity 1: system_worker2_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker2_cpu_cpu_ic_tag_module " "Found entity 2: system_worker2_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker2_cpu_cpu_bht_module " "Found entity 3: system_worker2_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker2_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker2_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker2_cpu_cpu_dc_tag_module " "Found entity 6: system_worker2_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker2_cpu_cpu_dc_data_module " "Found entity 7: system_worker2_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker2_cpu_cpu_dc_victim_module " "Found entity 8: system_worker2_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker2_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker2_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker2_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker2_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker2_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker2_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker2_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker2_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker2_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker2_cpu_cpu_nios2_oci " "Found entity 26: system_worker2_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker2_cpu_cpu " "Found entity 27: system_worker2_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_mult_cell " "Found entity 1: system_worker2_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker2_cpu_cpu_test_bench " "Found entity 1: system_worker2_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3 " "Found entity 1: system_worker3" {  } { { "db/ip/system/submodules/system_worker3.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu " "Found entity 1: system_worker3_cpu" {  } { { "db/ip/system/submodules/system_worker3_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129095928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129095928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_ic_data_module " "Found entity 1: system_worker3_cpu_cpu_ic_data_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_worker3_cpu_cpu_ic_tag_module " "Found entity 2: system_worker3_cpu_cpu_ic_tag_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_worker3_cpu_cpu_bht_module " "Found entity 3: system_worker3_cpu_cpu_bht_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_worker3_cpu_cpu_register_bank_a_module " "Found entity 4: system_worker3_cpu_cpu_register_bank_a_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_worker3_cpu_cpu_register_bank_b_module " "Found entity 5: system_worker3_cpu_cpu_register_bank_b_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_worker3_cpu_cpu_dc_tag_module " "Found entity 6: system_worker3_cpu_cpu_dc_tag_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_worker3_cpu_cpu_dc_data_module " "Found entity 7: system_worker3_cpu_cpu_dc_data_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_worker3_cpu_cpu_dc_victim_module " "Found entity 8: system_worker3_cpu_cpu_dc_victim_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_worker3_cpu_cpu_nios2_oci_debug " "Found entity 9: system_worker3_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_worker3_cpu_cpu_nios2_oci_break " "Found entity 10: system_worker3_cpu_cpu_nios2_oci_break" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_worker3_cpu_cpu_nios2_oci_xbrk " "Found entity 11: system_worker3_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_worker3_cpu_cpu_nios2_oci_dbrk " "Found entity 12: system_worker3_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_worker3_cpu_cpu_nios2_oci_itrace " "Found entity 13: system_worker3_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_worker3_cpu_cpu_nios2_oci_td_mode " "Found entity 14: system_worker3_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_worker3_cpu_cpu_nios2_oci_dtrace " "Found entity 15: system_worker3_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_worker3_cpu_cpu_nios2_oci_fifo " "Found entity 19: system_worker3_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_worker3_cpu_cpu_nios2_oci_pib " "Found entity 20: system_worker3_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_worker3_cpu_cpu_nios2_oci_im " "Found entity 21: system_worker3_cpu_cpu_nios2_oci_im" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_worker3_cpu_cpu_nios2_performance_monitors " "Found entity 22: system_worker3_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_worker3_cpu_cpu_nios2_avalon_reg " "Found entity 23: system_worker3_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_worker3_cpu_cpu_ociram_sp_ram_module " "Found entity 24: system_worker3_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_worker3_cpu_cpu_nios2_ocimem " "Found entity 25: system_worker3_cpu_cpu_nios2_ocimem" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_worker3_cpu_cpu_nios2_oci " "Found entity 26: system_worker3_cpu_cpu_nios2_oci" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_worker3_cpu_cpu " "Found entity 27: system_worker3_cpu_cpu" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_worker3_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_tck " "Found entity 1: system_worker3_cpu_cpu_debug_slave_tck" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_worker3_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_mult_cell " "Found entity 1: system_worker3_cpu_cpu_mult_cell" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_worker3_cpu_cpu_test_bench " "Found entity 1: system_worker3_cpu_cpu_test_bench" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "db/ip/sdram/sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sdram/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sdram/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sdram/submodules/altera_default_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sdram/submodules/altera_incr_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sdram/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sdram/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096671 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sdram/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096685 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096685 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096685 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096685 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sdram/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sdram/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sdram/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sdram/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sdram/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sdram/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sdram/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096754 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129096756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_001_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096759 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_001 " "Found entity 2: sdram_mm_interconnect_0_router_001" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_input_efifo_module " "Found entity 1: sdram_sdram_input_efifo_module" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096769 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram " "Found entity 2: sdram_sdram" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/worker/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/worker/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/worker/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096786 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/worker/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/worker/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/worker/submodules/altera_merlin_master_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/worker/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096804 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/worker/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/worker/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/worker/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/worker/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/worker/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu " "Found entity 1: worker_cpu" {  } { { "db/ip/worker/submodules/worker_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129096828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129096828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/worker/submodules/worker_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_ic_data_module " "Found entity 1: worker_cpu_cpu_ic_data_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_cpu_cpu_ic_tag_module " "Found entity 2: worker_cpu_cpu_ic_tag_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "3 worker_cpu_cpu_bht_module " "Found entity 3: worker_cpu_cpu_bht_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "4 worker_cpu_cpu_register_bank_a_module " "Found entity 4: worker_cpu_cpu_register_bank_a_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "5 worker_cpu_cpu_register_bank_b_module " "Found entity 5: worker_cpu_cpu_register_bank_b_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "6 worker_cpu_cpu_dc_tag_module " "Found entity 6: worker_cpu_cpu_dc_tag_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "7 worker_cpu_cpu_dc_data_module " "Found entity 7: worker_cpu_cpu_dc_data_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "8 worker_cpu_cpu_dc_victim_module " "Found entity 8: worker_cpu_cpu_dc_victim_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "9 worker_cpu_cpu_nios2_oci_debug " "Found entity 9: worker_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "10 worker_cpu_cpu_nios2_oci_break " "Found entity 10: worker_cpu_cpu_nios2_oci_break" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "11 worker_cpu_cpu_nios2_oci_xbrk " "Found entity 11: worker_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "12 worker_cpu_cpu_nios2_oci_dbrk " "Found entity 12: worker_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "13 worker_cpu_cpu_nios2_oci_itrace " "Found entity 13: worker_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "14 worker_cpu_cpu_nios2_oci_td_mode " "Found entity 14: worker_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "15 worker_cpu_cpu_nios2_oci_dtrace " "Found entity 15: worker_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "16 worker_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: worker_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "17 worker_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: worker_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "18 worker_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: worker_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "19 worker_cpu_cpu_nios2_oci_fifo " "Found entity 19: worker_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "20 worker_cpu_cpu_nios2_oci_pib " "Found entity 20: worker_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "21 worker_cpu_cpu_nios2_oci_im " "Found entity 21: worker_cpu_cpu_nios2_oci_im" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "22 worker_cpu_cpu_nios2_performance_monitors " "Found entity 22: worker_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "23 worker_cpu_cpu_nios2_avalon_reg " "Found entity 23: worker_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "24 worker_cpu_cpu_ociram_sp_ram_module " "Found entity 24: worker_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "25 worker_cpu_cpu_nios2_ocimem " "Found entity 25: worker_cpu_cpu_nios2_ocimem" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "26 worker_cpu_cpu_nios2_oci " "Found entity 26: worker_cpu_cpu_nios2_oci" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""} { "Info" "ISGN_ENTITY_NAME" "27 worker_cpu_cpu " "Found entity 27: worker_cpu_cpu" {  } { { "db/ip/worker/submodules/worker_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_sysclk " "Found entity 1: worker_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_tck " "Found entity 1: worker_cpu_cpu_debug_slave_tck" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_debug_slave_wrapper " "Found entity 1: worker_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_mult_cell " "Found entity 1: worker_cpu_cpu_mult_cell" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_cpu_cpu_test_bench " "Found entity 1: worker_cpu_cpu_test_bench" {  } { { "db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_irq_mapper " "Found entity 1: worker_irq_mapper" {  } { { "db/ip/worker/submodules/worker_irq_mapper.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/worker/submodules/worker_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_jtag_uart_sim_scfifo_w " "Found entity 1: worker_jtag_uart_sim_scfifo_w" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097554 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_jtag_uart_scfifo_w " "Found entity 2: worker_jtag_uart_scfifo_w" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097554 ""} { "Info" "ISGN_ENTITY_NAME" "3 worker_jtag_uart_sim_scfifo_r " "Found entity 3: worker_jtag_uart_sim_scfifo_r" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097554 ""} { "Info" "ISGN_ENTITY_NAME" "4 worker_jtag_uart_scfifo_r " "Found entity 4: worker_jtag_uart_scfifo_r" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097554 ""} { "Info" "ISGN_ENTITY_NAME" "5 worker_jtag_uart " "Found entity 5: worker_jtag_uart" {  } { { "db/ip/worker/submodules/worker_jtag_uart.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0 " "Found entity 1: worker_mm_interconnect_0" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_avalon_st_adapter " "Found entity 1: worker_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_cmd_demux " "Found entity 1: worker_mm_interconnect_0_cmd_demux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_cmd_mux " "Found entity 1: worker_mm_interconnect_0_cmd_mux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel worker_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129097574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel worker_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129097574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_router_default_decode " "Found entity 1: worker_mm_interconnect_0_router_default_decode" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097578 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_mm_interconnect_0_router " "Found entity 2: worker_mm_interconnect_0_router" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel worker_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129097579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel worker_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at worker_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549129097580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_router_002_default_decode " "Found entity 1: worker_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097584 ""} { "Info" "ISGN_ENTITY_NAME" "2 worker_mm_interconnect_0_router_002 " "Found entity 2: worker_mm_interconnect_0_router_002" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_rsp_demux " "Found entity 1: worker_mm_interconnect_0_rsp_demux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 worker_mm_interconnect_0_rsp_mux " "Found entity 1: worker_mm_interconnect_0_rsp_mux" {  } { { "db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/worker/worker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/worker/worker.v" { { "Info" "ISGN_ENTITY_NAME" "1 worker " "Found entity 1: worker" {  } { { "db/ip/worker/worker.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/worker.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129097595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129097595 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(318) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(328) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(338) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_0_sdram.v(682) " "Verilog HDL or VHDL warning at system_sdram_0_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097670 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(318) " "Verilog HDL or VHDL warning at sdram_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(328) " "Verilog HDL or VHDL warning at sdram_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(338) " "Verilog HDL or VHDL warning at sdram_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097780 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram.v(682) " "Verilog HDL or VHDL warning at sdram_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1549129097781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Heatmap_System " "Elaborating entity \"Heatmap_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549129098394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:inst " "Elaborating entity \"system\" for hierarchy \"system:inst\"" {  } { { "Heatmap_System.bdf" "inst" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 144 360 616 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:inst\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_8pa2 system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1 " "Elaborating entity \"system_altpll_0_altpll_8pa2\" for hierarchy \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:inst\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/system/system.v" "jtag_uart_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129098916 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129098916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129098992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129098992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129098996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129099031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129099031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/QuartusII/IVS_Projekat/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129099077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129099077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129099142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129099142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/QuartusII/IVS_Projekat/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129099216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129099216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129099287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129099287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/QuartusII/IVS_Projekat/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129099738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129099738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129099738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129099738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129099738 ""}  } { { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129099738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"system:inst\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager system:inst\|system_manager:manager " "Elaborating entity \"system_manager\" for hierarchy \"system:inst\|system_manager:manager\"" {  } { { "db/ip/system/system.v" "manager" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu system:inst\|system_manager:manager\|system_manager_cpu:cpu " "Elaborating entity \"system_manager_cpu\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_manager.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129100724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_test_bench system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench " "Elaborating entity \"system_manager_cpu_test_bench\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_test_bench:the_system_manager_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data " "Elaborating entity \"system_manager_cpu_ic_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129101444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129101444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_data_module:system_manager_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ic_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag " "Elaborating entity \"system_manager_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7d1 " "Found entity 1: altsyncram_h7d1" {  } { { "db/altsyncram_h7d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_h7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129101673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129101673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_h7d1:auto_generated " "Elaborating entity \"altsyncram_h7d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_ic_tag_module:system_manager_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_h7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_bht_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht " "Elaborating entity \"system_manager_cpu_bht_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129101860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129101860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_bht_module:system_manager_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_a_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a " "Elaborating entity \"system_manager_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129101958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129102034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129102034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_a_module:system_manager_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_register_bank_b_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b " "Elaborating entity \"system_manager_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_register_bank_b_module:system_manager_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_mult_cell system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell " "Elaborating entity \"system_manager_cpu_mult_cell\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system/submodules/system_manager_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/QuartusII/IVS_Projekat/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129102336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129102336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/QuartusII/IVS_Projekat/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129102736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129103501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129104756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_tag_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag " "Elaborating entity \"system_manager_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129108684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129108684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_tag_module:system_manager_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_data_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data " "Elaborating entity \"system_manager_cpu_dc_data_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129108895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129108895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_data_module:system_manager_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_dc_victim_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim " "Elaborating entity \"system_manager_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129108978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129109116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129109116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_dc_victim_module:system_manager_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci " "Elaborating entity \"system_manager_cpu_nios2_oci\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_debug system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug " "Elaborating entity \"system_manager_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altera_std_synchronizer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_break system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break " "Elaborating entity \"system_manager_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_break:the_system_manager_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_xbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_xbrk:the_system_manager_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dbrk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk " "Elaborating entity \"system_manager_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dbrk:the_system_manager_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_itrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace " "Elaborating entity \"system_manager_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_dtrace system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace " "Elaborating entity \"system_manager_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_td_mode system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_manager_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_dtrace:the_system_manager_cpu_nios2_oci_dtrace\|system_manager_cpu_nios2_oci_td_mode:system_manager_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_manager_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_compute_input_tm_cnt:the_system_manager_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129109973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_wrptr_inc:the_system_manager_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_manager_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_fifo:the_system_manager_cpu_nios2_oci_fifo\|system_manager_cpu_nios2_oci_fifo_cnt_inc:the_system_manager_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_pib system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib " "Elaborating entity \"system_manager_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_pib:the_system_manager_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_oci_im system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im " "Elaborating entity \"system_manager_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_im:the_system_manager_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_avalon_reg system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg " "Elaborating entity \"system_manager_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_avalon_reg:the_system_manager_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_nios2_ocimem system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem " "Elaborating entity \"system_manager_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_ociram_sp_ram_module system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram " "Elaborating entity \"system_manager_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "system_manager_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129110514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129110514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_ocimem:the_system_manager_cpu_nios2_ocimem\|system_manager_cpu_ociram_sp_ram_module:system_manager_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_wrapper system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper " "Elaborating entity \"system_manager_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_tck system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck " "Elaborating entity \"system_manager_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_tck:the_system_manager_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_manager_cpu_debug_slave_sysclk system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk " "Elaborating entity \"system_manager_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|system_manager_cpu_debug_slave_sysclk:the_system_manager_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "the_system_manager_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\"" {  } { { "db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" "system_manager_cpu_debug_slave_phy" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129110969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_debug_slave_wrapper:the_system_manager_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_manager_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox system:inst\|altera_avalon_mailbox:mbox_m_w0 " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"system:inst\|altera_avalon_mailbox:mbox_m_w0\"" {  } { { "db/ip/system/system.v" "mbox_m_w0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_performance_counter_0 system:inst\|system_performance_counter_0:performance_counter_0 " "Elaborating entity \"system_performance_counter_0\" for hierarchy \"system:inst\|system_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/system/system.v" "performance_counter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo system:inst\|system_req_fifo:req_fifo " "Elaborating entity \"system_req_fifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\"" {  } { { "db/ip/system/system.v" "req_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo_dcfifo_with_controls system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"system_req_fifo_dcfifo_with_controls\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "the_dcfifo_with_controls" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_req_fifo_dual_clock_fifo system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo " "Elaborating entity \"system_req_fifo_dual_clock_fifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "the_dcfifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "dual_clock_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129111847 ""}  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129111847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k222.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k222.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k222 " "Found entity 1: dcfifo_k222" {  } { { "db/dcfifo_k222.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129111916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129111916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k222 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated " "Elaborating entity \"dcfifo_k222\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qgb " "Found entity 1: a_gray2bin_qgb" {  } { { "db/a_gray2bin_qgb.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_gray2bin_qgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129111953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129111953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qgb system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_gray2bin_qgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qgb\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_gray2bin_qgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_k222.tdf" "rdptr_g_gray2bin" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129111959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_p57:rdptr_g1p " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_p57:rdptr_g1p\"" {  } { { "db/dcfifo_k222.tdf" "rdptr_g1p" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_ljc:wrptr_g1p " "Elaborating entity \"a_graycounter_ljc\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|a_graycounter_ljc:wrptr_g1p\"" {  } { { "db/dcfifo_k222.tdf" "wrptr_g1p" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_av61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_av61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_av61 " "Found entity 1: altsyncram_av61" {  } { { "db/altsyncram_av61.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_av61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_av61 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|altsyncram_av61:fifo_ram " "Elaborating entity \"altsyncram_av61\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|altsyncram_av61:fifo_ram\"" {  } { { "db/dcfifo_k222.tdf" "fifo_ram" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_k222.tdf" "rdaclr" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_cd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_cd9:rs_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_cd9:rs_brp\"" {  } { { "db/dcfifo_k222.tdf" "rs_brp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_snl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_k222.tdf" "rs_dgwp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe15 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe15" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_snl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_tnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_k222.tdf" "ws_dgrp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe18 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe18\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe18" { Text "D:/QuartusII/IVS_Projekat/db/alt_synch_pipe_tnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129112591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129112591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_k222.tdf" "rdempty_eq_comp" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "rdreq_sync_i" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129112674 ""}  } { { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129112674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0 system:inst\|system_sdram_0:sdram_0 " "Elaborating entity \"system_sdram_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\"" {  } { { "db/ip/system/system.v" "sdram_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_sdram system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram " "Elaborating entity \"system_sdram_0_sdram\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "sdram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_sdram_input_efifo_module system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|system_sdram_0_sdram_input_efifo_module:the_system_sdram_0_sdram_input_efifo_module " "Elaborating entity \"system_sdram_0_sdram_input_efifo_module\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|system_sdram_0_sdram_input_efifo_module:the_system_sdram_0_sdram_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "the_system_sdram_0_sdram_input_efifo_module" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_sdram_0:sdram_0\|altera_avalon_mm_bridge:sdram_out " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_avalon_mm_bridge:sdram_out\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "sdram_out" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_sdram_0_mm_interconnect_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sdram_out_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sdram_out_m0_translator\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_out_m0_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sdram_out_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sdram_out_m0_agent\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_out_m0_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129112999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_default_decode system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\|system_sdram_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router:router\|system_sdram_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_001 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "router_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_router_001_default_decode system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\|system_sdram_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_sdram_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_router_001:router_001\|system_sdram_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_cmd_demux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_cmd_mux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_rsp_mux system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_sdram_0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549129113298 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549129113299 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1549129113299 "|Heatmap_System|system:inst|system_sdram_0:sdram_0|system_sdram_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_avalon_st_adapter system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_sdram_0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|system_sdram_0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_sdram_0.v" "rst_controller" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_shared_ocm system:inst\|system_shared_ocm:shared_ocm " "Elaborating entity \"system_shared_ocm\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\"" {  } { { "db/ip/system/system.v" "shared_ocm" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129113619 ""}  } { { "db/ip/system/submodules/system_shared_ocm.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_shared_ocm.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129113619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv02 " "Found entity 1: altsyncram_dv02" {  } { { "db/altsyncram_dv02.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_dv02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129113681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129113681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv02 system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_dv02:auto_generated " "Elaborating entity \"altsyncram_dv02\" for hierarchy \"system:inst\|system_shared_ocm:shared_ocm\|altsyncram:the_altsyncram\|altsyncram_dv02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0 system:inst\|system_worker0:worker0 " "Elaborating entity \"system_worker0\" for hierarchy \"system:inst\|system_worker0:worker0\"" {  } { { "db/ip/system/system.v" "worker0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu " "Elaborating entity \"system_worker0_cpu\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker0.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu " "Elaborating entity \"system_worker0_cpu_cpu\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker0_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129113811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_test_bench system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_test_bench:the_system_worker0_cpu_cpu_test_bench " "Elaborating entity \"system_worker0_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_test_bench:the_system_worker0_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ic_data_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data " "Elaborating entity \"system_worker0_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129114493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129114493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_data_module:system_worker0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ic_tag_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag " "Elaborating entity \"system_worker0_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7d1 " "Found entity 1: altsyncram_b7d1" {  } { { "db/altsyncram_b7d1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_b7d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129114711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129114711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7d1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b7d1:auto_generated " "Elaborating entity \"altsyncram_b7d1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_ic_tag_module:system_worker0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_b7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_bht_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_bht_module:system_worker0_cpu_cpu_bht " "Elaborating entity \"system_worker0_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_bht_module:system_worker0_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_register_bank_a_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_a_module:system_worker0_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker0_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_a_module:system_worker0_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129114911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_register_bank_b_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_b_module:system_worker0_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker0_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_register_bank_b_module:system_worker0_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129115003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_mult_cell system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell " "Elaborating entity \"system_worker0_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129115054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_tag_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag " "Elaborating entity \"system_worker0_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129120690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129120736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bic1 " "Found entity 1: altsyncram_bic1" {  } { { "db/altsyncram_bic1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_bic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129120816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129120816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bic1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bic1:auto_generated " "Elaborating entity \"altsyncram_bic1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_tag_module:system_worker0_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129120820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_data_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data " "Elaborating entity \"system_worker0_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129120892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_altsyncram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129120952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdf1 " "Found entity 1: altsyncram_sdf1" {  } { { "db/altsyncram_sdf1.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/altsyncram_sdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129121038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129121038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdf1 system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated " "Elaborating entity \"altsyncram_sdf1\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_data_module:system_worker0_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_sdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_dc_victim_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_victim_module:system_worker0_cpu_cpu_dc_victim " "Elaborating entity \"system_worker0_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_dc_victim_module:system_worker0_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_debug system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_break system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_break:the_system_worker0_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_break:the_system_worker0_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_xbrk:the_system_worker0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_xbrk:the_system_worker0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dbrk:the_system_worker0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dbrk:the_system_worker0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_itrace system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\|system_worker0_cpu_cpu_nios2_oci_td_mode:system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_dtrace:the_system_worker0_cpu_cpu_nios2_oci_dtrace\|system_worker0_cpu_cpu_nios2_oci_td_mode:system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129121963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_fifo:the_system_worker0_cpu_cpu_nios2_oci_fifo\|system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_pib system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_pib:the_system_worker0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_pib:the_system_worker0_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_oci_im system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_im:the_system_worker0_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker0_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_im:the_system_worker0_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_avalon_reg system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_avalon_reg:the_system_worker0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_avalon_reg:the_system_worker0_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_nios2_ocimem system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker0_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\|system_worker0_cpu_cpu_ociram_sp_ram_module:system_worker0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_ocimem:the_system_worker0_cpu_cpu_nios2_ocimem\|system_worker0_cpu_cpu_ociram_sp_ram_module:system_worker0_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "system_worker0_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_wrapper system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_tck system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_tck:the_system_worker0_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_tck:the_system_worker0_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker0_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_cpu_cpu_debug_slave_sysclk system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_sysclk:the_system_worker0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_debug_slave_wrapper:the_system_worker0_cpu_cpu_debug_slave_wrapper\|system_worker0_cpu_cpu_debug_slave_sysclk:the_system_worker0_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" "the_system_worker0_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129122536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:inst\|system_worker0:worker0\|altera_avalon_mm_bridge:worker_out " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:inst\|system_worker0:worker0\|altera_avalon_mm_bridge:worker_out\"" {  } { { "db/ip/system/submodules/system_worker0.v" "worker_out" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_worker0_mm_interconnect_0\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/submodules/system_worker0.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:worker_out_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:worker_out_s0_translator\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "worker_out_s0_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:worker_out_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:worker_out_s0_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "worker_out_s0_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router " "Elaborating entity \"system_worker0_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_default_decode system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\|system_worker0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_worker0_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router:router\|system_worker0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_002 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_worker0_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "router_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_router_002_default_decode system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\|system_worker0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_worker0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_router_002:router_002\|system_worker0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_cmd_demux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_worker0_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_cmd_mux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_worker0_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_rsp_demux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_worker0_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker0_mm_interconnect_0_rsp_mux system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_worker0_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129123989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_worker0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_worker0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:inst\|system_worker0:worker0\|system_worker0_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:inst\|system_worker0:worker0\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:inst\|system_worker0:worker0\|system_irq_mapper:irq_mapper\"" {  } { { "db/ip/system/submodules/system_worker0.v" "irq_mapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_worker0.v" "rst_controller" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1 system:inst\|system_worker1:worker1 " "Elaborating entity \"system_worker1\" for hierarchy \"system:inst\|system_worker1:worker1\"" {  } { { "db/ip/system/system.v" "worker1" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu " "Elaborating entity \"system_worker1_cpu\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker1.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu " "Elaborating entity \"system_worker1_cpu_cpu\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker1_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_test_bench system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_test_bench:the_system_worker1_cpu_cpu_test_bench " "Elaborating entity \"system_worker1_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_test_bench:the_system_worker1_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ic_data_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_data_module:system_worker1_cpu_cpu_ic_data " "Elaborating entity \"system_worker1_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_data_module:system_worker1_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ic_tag_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_tag_module:system_worker1_cpu_cpu_ic_tag " "Elaborating entity \"system_worker1_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_ic_tag_module:system_worker1_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_bht_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_bht_module:system_worker1_cpu_cpu_bht " "Elaborating entity \"system_worker1_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_bht_module:system_worker1_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_register_bank_a_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_a_module:system_worker1_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker1_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_a_module:system_worker1_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129124956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_register_bank_b_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_b_module:system_worker1_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker1_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_register_bank_b_module:system_worker1_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129125039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_mult_cell system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell " "Elaborating entity \"system_worker1_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129125088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_tag_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_tag_module:system_worker1_cpu_cpu_dc_tag " "Elaborating entity \"system_worker1_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_tag_module:system_worker1_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129130879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_data_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_data_module:system_worker1_cpu_cpu_dc_data " "Elaborating entity \"system_worker1_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_data_module:system_worker1_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129130974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_dc_victim_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_victim_module:system_worker1_cpu_cpu_dc_victim " "Elaborating entity \"system_worker1_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_dc_victim_module:system_worker1_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_debug system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_break system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_break:the_system_worker1_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_break:the_system_worker1_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_xbrk:the_system_worker1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_xbrk:the_system_worker1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dbrk:the_system_worker1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dbrk:the_system_worker1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_itrace system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\|system_worker1_cpu_cpu_nios2_oci_td_mode:system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_dtrace:the_system_worker1_cpu_cpu_nios2_oci_dtrace\|system_worker1_cpu_cpu_nios2_oci_td_mode:system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_fifo:the_system_worker1_cpu_cpu_nios2_oci_fifo\|system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129131985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_pib system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_pib:the_system_worker1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_pib:the_system_worker1_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_oci_im system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_im:the_system_worker1_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker1_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_im:the_system_worker1_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_avalon_reg system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_avalon_reg:the_system_worker1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_avalon_reg:the_system_worker1_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_nios2_ocimem system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker1_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\|system_worker1_cpu_cpu_ociram_sp_ram_module:system_worker1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_ocimem:the_system_worker1_cpu_cpu_nios2_ocimem\|system_worker1_cpu_cpu_ociram_sp_ram_module:system_worker1_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "system_worker1_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_wrapper system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_tck system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_tck:the_system_worker1_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_tck:the_system_worker1_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker1_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker1_cpu_cpu_debug_slave_sysclk system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_sysclk:the_system_worker1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_debug_slave_wrapper:the_system_worker1_cpu_cpu_debug_slave_wrapper\|system_worker1_cpu_cpu_debug_slave_sysclk:the_system_worker1_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" "the_system_worker1_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129132457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2 system:inst\|system_worker2:worker2 " "Elaborating entity \"system_worker2\" for hierarchy \"system:inst\|system_worker2:worker2\"" {  } { { "db/ip/system/system.v" "worker2" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu " "Elaborating entity \"system_worker2_cpu\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker2.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu " "Elaborating entity \"system_worker2_cpu_cpu\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker2_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_test_bench system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_test_bench:the_system_worker2_cpu_cpu_test_bench " "Elaborating entity \"system_worker2_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_test_bench:the_system_worker2_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ic_data_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_data_module:system_worker2_cpu_cpu_ic_data " "Elaborating entity \"system_worker2_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_data_module:system_worker2_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ic_tag_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_tag_module:system_worker2_cpu_cpu_ic_tag " "Elaborating entity \"system_worker2_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_ic_tag_module:system_worker2_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_bht_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_bht_module:system_worker2_cpu_cpu_bht " "Elaborating entity \"system_worker2_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_bht_module:system_worker2_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129133979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_register_bank_a_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_a_module:system_worker2_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker2_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_a_module:system_worker2_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129134063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_register_bank_b_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_b_module:system_worker2_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker2_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_register_bank_b_module:system_worker2_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129134160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_mult_cell system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell " "Elaborating entity \"system_worker2_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129134210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_tag_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_tag_module:system_worker2_cpu_cpu_dc_tag " "Elaborating entity \"system_worker2_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_tag_module:system_worker2_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129139863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_data_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_data_module:system_worker2_cpu_cpu_dc_data " "Elaborating entity \"system_worker2_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_data_module:system_worker2_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129139951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_dc_victim_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_victim_module:system_worker2_cpu_cpu_dc_victim " "Elaborating entity \"system_worker2_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_dc_victim_module:system_worker2_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_debug system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_break system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_break:the_system_worker2_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_break:the_system_worker2_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_xbrk:the_system_worker2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_xbrk:the_system_worker2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dbrk:the_system_worker2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dbrk:the_system_worker2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_itrace system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\|system_worker2_cpu_cpu_nios2_oci_td_mode:system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_dtrace:the_system_worker2_cpu_cpu_nios2_oci_dtrace\|system_worker2_cpu_cpu_nios2_oci_td_mode:system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_fifo:the_system_worker2_cpu_cpu_nios2_oci_fifo\|system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129140944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_pib system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_pib:the_system_worker2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_pib:the_system_worker2_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_oci_im system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_im:the_system_worker2_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker2_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_im:the_system_worker2_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_avalon_reg system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_avalon_reg:the_system_worker2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_avalon_reg:the_system_worker2_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_nios2_ocimem system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker2_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\|system_worker2_cpu_cpu_ociram_sp_ram_module:system_worker2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_ocimem:the_system_worker2_cpu_cpu_nios2_ocimem\|system_worker2_cpu_cpu_ociram_sp_ram_module:system_worker2_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "system_worker2_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_wrapper system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_tck system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_tck:the_system_worker2_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_tck:the_system_worker2_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker2_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker2_cpu_cpu_debug_slave_sysclk system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_sysclk:the_system_worker2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_debug_slave_wrapper:the_system_worker2_cpu_cpu_debug_slave_wrapper\|system_worker2_cpu_cpu_debug_slave_sysclk:the_system_worker2_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" "the_system_worker2_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129141404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3 system:inst\|system_worker3:worker3 " "Elaborating entity \"system_worker3\" for hierarchy \"system:inst\|system_worker3:worker3\"" {  } { { "db/ip/system/system.v" "worker3" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu " "Elaborating entity \"system_worker3_cpu\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker3.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu " "Elaborating entity \"system_worker3_cpu_cpu\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\"" {  } { { "db/ip/system/submodules/system_worker3_cpu.v" "cpu" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_test_bench system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_test_bench:the_system_worker3_cpu_cpu_test_bench " "Elaborating entity \"system_worker3_cpu_cpu_test_bench\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_test_bench:the_system_worker3_cpu_cpu_test_bench\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_test_bench" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ic_data_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_data_module:system_worker3_cpu_cpu_ic_data " "Elaborating entity \"system_worker3_cpu_cpu_ic_data_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_data_module:system_worker3_cpu_cpu_ic_data\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ic_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ic_tag_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_tag_module:system_worker3_cpu_cpu_ic_tag " "Elaborating entity \"system_worker3_cpu_cpu_ic_tag_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_ic_tag_module:system_worker3_cpu_cpu_ic_tag\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ic_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_bht_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_bht_module:system_worker3_cpu_cpu_bht " "Elaborating entity \"system_worker3_cpu_cpu_bht_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_bht_module:system_worker3_cpu_cpu_bht\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_bht" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_register_bank_a_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_a_module:system_worker3_cpu_cpu_register_bank_a " "Elaborating entity \"system_worker3_cpu_cpu_register_bank_a_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_a_module:system_worker3_cpu_cpu_register_bank_a\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_register_bank_a" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129142960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_register_bank_b_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_b_module:system_worker3_cpu_cpu_register_bank_b " "Elaborating entity \"system_worker3_cpu_cpu_register_bank_b_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_register_bank_b_module:system_worker3_cpu_cpu_register_bank_b\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_register_bank_b" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129143046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_mult_cell system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell " "Elaborating entity \"system_worker3_cpu_cpu_mult_cell\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_mult_cell" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129143095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_tag_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_tag_module:system_worker3_cpu_cpu_dc_tag " "Elaborating entity \"system_worker3_cpu_cpu_dc_tag_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_tag_module:system_worker3_cpu_cpu_dc_tag\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_tag" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129148928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_data_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_data_module:system_worker3_cpu_cpu_dc_data " "Elaborating entity \"system_worker3_cpu_cpu_dc_data_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_data_module:system_worker3_cpu_cpu_dc_data\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_data" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_dc_victim_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_victim_module:system_worker3_cpu_cpu_dc_victim " "Elaborating entity \"system_worker3_cpu_cpu_dc_victim_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_dc_victim_module:system_worker3_cpu_cpu_dc_victim\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_dc_victim" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_debug system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_debug" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_break system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_break:the_system_worker3_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_break\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_break:the_system_worker3_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_break" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_xbrk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_xbrk:the_system_worker3_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_xbrk:the_system_worker3_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_xbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_dbrk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dbrk:the_system_worker3_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dbrk:the_system_worker3_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_dbrk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_itrace system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_dtrace system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_dtrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_td_mode system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\|system_worker3_cpu_cpu_nios2_oci_td_mode:system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_dtrace:the_system_worker3_cpu_cpu_nios2_oci_dtrace\|system_worker3_cpu_cpu_nios2_oci_td_mode:system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_fifo:the_system_worker3_cpu_cpu_nios2_oci_fifo\|system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_pib system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_pib:the_system_worker3_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_pib:the_system_worker3_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_pib" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129149966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_oci_im system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_im:the_system_worker3_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_worker3_cpu_cpu_nios2_oci_im\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_im:the_system_worker3_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_im" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_avalon_reg system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_avalon_reg:the_system_worker3_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_worker3_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_avalon_reg:the_system_worker3_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_avalon_reg" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_nios2_ocimem system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_worker3_cpu_cpu_nios2_ocimem\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_ocimem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_ociram_sp_ram_module system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\|system_worker3_cpu_cpu_ociram_sp_ram_module:system_worker3_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_worker3_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_ocimem:the_system_worker3_cpu_cpu_nios2_ocimem\|system_worker3_cpu_cpu_ociram_sp_ram_module:system_worker3_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "system_worker3_cpu_cpu_ociram_sp_ram" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_wrapper system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_debug_slave_wrapper" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_tck system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_tck:the_system_worker3_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_tck\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_tck:the_system_worker3_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker3_cpu_cpu_debug_slave_tck" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_worker3_cpu_cpu_debug_slave_sysclk system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_sysclk:the_system_worker3_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_worker3_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_debug_slave_wrapper:the_system_worker3_cpu_cpu_debug_slave_wrapper\|system_worker3_cpu_cpu_debug_slave_sysclk:the_system_worker3_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" "the_system_worker3_cpu_cpu_debug_slave_sysclk" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129150375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:inst\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_data_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:manager_instruction_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker0_wout_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:worker0_wout_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker0_wout_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w0_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w0_avmm_msg_sender_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mbox_m_w0_avmm_msg_sender_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129151984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:manager_debug_mem_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_debug_mem_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_out_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_out_csr_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_out_csr_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_ocm_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "shared_ocm_s1_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_sdout_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_sdout_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_0_sdout_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w3_avmm_msg_receiver_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mbox_m_w3_avmm_msg_receiver_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "mbox_m_w3_avmm_msg_receiver_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:req_fifo_in_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "req_fifo_in_translator" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_data_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:manager_instruction_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker0_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker0_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker0_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker1_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker1_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker1_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker2_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker2_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker2_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker3_wout_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:worker3_wout_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker3_wout_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_sdout_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_sdout_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_0_sdout_agent_rsp_fifo" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 5302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_004" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_004.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_mm_interconnect_0_router_005\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_005" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_005_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_005:router_005\|system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_005.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_mm_interconnect_0_router_006\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_006" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_006_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_006:router_006\|system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"system_mm_interconnect_0_router_007\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_007" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_007_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_007:router_007\|system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129152961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"system_mm_interconnect_0_router_017\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_017" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_017_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_017_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_017:router_017\|system_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_017.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_018 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"system_mm_interconnect_0_router_018\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_018" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_018_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\|system_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_018_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_018:router_018\|system_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_018.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"system_mm_interconnect_0_router_019\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_019" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_019_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_019_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_019:router_019\|system_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_019.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"system_mm_interconnect_0_router_022\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_022" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_022_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_022:router_022\|system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_023 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"system_mm_interconnect_0_router_023\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_023" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_023_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\|system_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_023_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_023:router_023\|system_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_023.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_024 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"system_mm_interconnect_0_router_024\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_024" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_024_default_decode system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\|system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_024:router_024\|system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_router_024.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_data_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_data_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:manager_instruction_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "manager_instruction_master_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:worker0_wout_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:worker0_wout_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "worker0_wout_limiter" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 6983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_011" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_011.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_011:cmd_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_013 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_013\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_013" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_013.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_011 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_011\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_013 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_013\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_013" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 7852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129153996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_002 system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_mm_interconnect_0.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:inst\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system/system.v" "rst_controller_001" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "db/ip/system/system.v" "rst_controller_003" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/system.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129154377 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker3_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker3_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "the_system_worker3_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549129159178 "|Heatmap_System|system:inst|system_worker3:worker3|system_worker3_cpu:cpu|system_worker3_cpu_cpu:cpu|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci|system_worker3_cpu_cpu_nios2_oci_itrace:the_system_worker3_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "the_system_worker2_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549129159307 "|Heatmap_System|system:inst|system_worker2:worker2|system_worker2_cpu:cpu|system_worker2_cpu_cpu:cpu|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci|system_worker2_cpu_cpu_nios2_oci_itrace:the_system_worker2_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "the_system_worker1_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549129159448 "|Heatmap_System|system:inst|system_worker1:worker1|system_worker1_cpu:cpu|system_worker1_cpu_cpu:cpu|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci|system_worker1_cpu_cpu_nios2_oci_itrace:the_system_worker1_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_worker0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_worker0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "the_system_worker0_cpu_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549129159624 "|Heatmap_System|system:inst|system_worker0:worker0|system_worker0_cpu:cpu|system_worker0_cpu_cpu:cpu|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci|system_worker0_cpu_cpu_nios2_oci_itrace:the_system_worker0_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_manager_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_manager_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system/submodules/system_manager_cpu.v" "the_system_manager_cpu_nios2_oci_itrace" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1549129159735 "|Heatmap_System|system:inst|system_manager:manager|system_manager_cpu:cpu|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci|system_manager_cpu_nios2_oci_itrace:the_system_manager_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549129161604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.02.18:39:24 Progress: Loading sld89f7eded/alt_sld_fab_wrapper_hw.tcl " "2019.02.02.18:39:24 Progress: Loading sld89f7eded/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129164982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129167373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129167739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129170955 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549129171715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89f7eded/alt_sld_fab.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129171979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129171979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129172162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129172171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129172266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172394 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129172394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/sld89f7eded/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129172492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129172492 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"system:inst\|system_sdram_0:sdram_0\|system_sdram_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1549129185915 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1549129185915 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_mult_cell:the_system_worker0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_mult_cell:the_system_worker1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_mult_cell:the_system_worker2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_mult_cell:the_system_worker3_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549129198378 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549129198378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129198594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198594 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129198594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129198658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129198658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129198940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_mult_cell:the_system_manager_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549129198941 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549129198941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549129198992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129198992 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1549129202174 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1549129202174 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1549129202393 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1549129202393 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1549129202393 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1549129202393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549129202456 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 442 -1 0 } } { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "db/ip/system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 398 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/system_jtag_uart_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 32 2 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7644 -1 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 32 2 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7644 -1 0 } } { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/a_graycounter_p57.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_p57.tdf" 40 2 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 2618 -1 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/a_graycounter_ljc.tdf" 40 2 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 2618 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 7653 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5896 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker0_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker1_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker2_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 4045 -1 0 } } { "db/ip/system/submodules/system_worker3_cpu_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_manager_cpu.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_manager_cpu.v" 5815 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 641 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 632 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 266 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 385 -1 0 } } { "db/ip/system/submodules/system_req_fifo.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_req_fifo.v" 376 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1549129203103 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1549129203104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 336 176 360 352 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549129213633 "|Heatmap_System|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549129213633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "484 " "484 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549129228876 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1549129230041 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1549129230042 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram 19 " "Ignored 19 assignments for entity \"sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"sdram_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"sdram_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"sdram_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"sdram_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"sdram_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"sdram_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sdram_sdram 34 " "Ignored 34 assignments for entity \"sdram_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker 23 " "Ignored 23 assignments for entity \"worker\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_cpu 172 " "Ignored 172 assignments for entity \"worker_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_cpu_cpu 179 " "Ignored 179 assignments for entity \"worker_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_irq_mapper 14 " "Ignored 14 assignments for entity \"worker_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_jtag_uart 24 " "Ignored 24 assignments for entity \"worker_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"worker_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"worker_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"worker_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"worker_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"worker_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"worker_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "worker_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"worker_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1549129231248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusII/IVS_Projekat/output_files/Heatmap.map.smsg " "Generated suppressed messages file D:/QuartusII/IVS_Projekat/output_files/Heatmap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129233020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549129238805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549129238805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25061 " "Implemented 25061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23655 " "Implemented 23655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_RAMS" "1329 " "Implemented 1329 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1549129240872 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1549129240872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549129240872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5439 " "Peak virtual memory: 5439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549129241106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 18:40:41 2019 " "Processing ended: Sat Feb 02 18:40:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549129241106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:49 " "Elapsed time: 00:04:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549129241106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:14 " "Total CPU time (on all processors): 00:06:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549129241106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549129241106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549129243130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549129243133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:40:42 2019 " "Processing started: Sat Feb 02 18:40:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549129243133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549129243133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549129243134 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1549129243761 ""}
{ "Info" "0" "" "Project  = Heatmap" {  } {  } 0 0 "Project  = Heatmap" 0 0 "Fitter" 0 0 1549129243762 ""}
{ "Info" "0" "" "Revision = Heatmap" {  } {  } 0 0 "Revision = Heatmap" 0 0 "Fitter" 0 0 1549129243762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549129244305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549129244305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Heatmap EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Heatmap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549129244499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549129244555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549129244555 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549129244654 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[1\] 1 1 54 3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 54 degrees (3000 ps) for system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549129244654 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1549129244654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549129245084 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549129245109 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549129246583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549129246583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549129246583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1549129246583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549129246660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549129246660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549129246660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549129246660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549129246660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1549129246660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549129246678 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549129247662 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1549129248758 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k222 " "Entity dcfifo_k222" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129251136 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1549129251136 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251572 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251592 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251631 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251737 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251771 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251884 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129251995 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129252107 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129252218 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129252220 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1549129252221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252232 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252243 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252254 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252265 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 50 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at worker_cpu_cpu.sdc(50): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252270 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252296 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 52 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(52): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252311 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 53 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(53): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1549129252321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129252321 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1549129252321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549129252422 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1549129252422 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129252854 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129252854 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1549129252854 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129252855 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129252855 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129252855 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1549129252855 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1549129252857 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549129252857 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549129252857 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549129252857 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1549129252857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50MHz~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254886 ""}  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 208 192 360 224 "clk_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254886 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node system:inst\|system_altpll_0:altpll_0\|system_altpll_0_altpll_8pa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254886 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254886 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 67386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 67633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 67471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 67493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node reset_n~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "Heatmap_System.bdf" "" { Schematic "D:/QuartusII/IVS_Projekat/Heatmap_System.bdf" { { 248 192 360 264 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|system_worker1_cpu_cpu_nios2_oci:the_system_worker1_cpu_cpu_nios2_oci\|system_worker1_cpu_cpu_nios2_oci_debug:the_system_worker1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 24761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|system_worker2_cpu_cpu_nios2_oci:the_system_worker2_cpu_cpu_nios2_oci\|system_worker2_cpu_cpu_nios2_oci_debug:the_system_worker2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 23109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|system_worker3_cpu_cpu_nios2_oci:the_system_worker3_cpu_cpu_nios2_oci\|system_worker3_cpu_cpu_nios2_oci_debug:the_system_worker3_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 21456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|system_worker0_cpu_cpu_nios2_oci:the_system_worker0_cpu_cpu_nios2_oci\|system_worker0_cpu_cpu_nios2_oci_debug:the_system_worker0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 25981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254887 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|system_manager_cpu_nios2_oci:the_system_manager_cpu_nios2_oci\|system_manager_cpu_nios2_oci_debug:the_system_manager_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 16823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:inst\|system_sdram_0:sdram_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_rnw~3 " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_rnw~3" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 30398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_cs_n~0 " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 30417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_cs_n~1 " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 30418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[0\] " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 15520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[2\] " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 15518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[1\] " "Destination node system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/system/submodules/system_sdram_0_sdram.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/system_sdram_0_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 15519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 14851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker0:worker0\|system_worker0_cpu:cpu\|system_worker0_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker0:worker0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 11336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker1:worker1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker1:worker1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker1:worker1\|system_worker1_cpu:cpu\|system_worker1_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker1:worker1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker1:worker1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 23838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker2:worker2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker2:worker2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker2:worker2\|system_worker2_cpu:cpu\|system_worker2_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker2:worker2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker2:worker2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254888 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 22185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_worker3:worker3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node system:inst\|system_worker3:worker3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_worker3:worker3\|system_worker3_cpu:cpu\|system_worker3_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_worker3:worker3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node system:inst\|system_worker3:worker3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254889 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 20530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 68789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254889 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 67796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node system:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system:inst\|system_manager:manager\|system_manager_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 27174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node system:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 31750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254889 ""}  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 19714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr\|dffe13a\[0\]  " "Automatically promoted node system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|dffpipe_3dc:rdaclr\|dffe13a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549129254889 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|valid_rdreq~0 " "Destination node system:inst\|system_req_fifo:req_fifo\|system_req_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|system_req_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k222:auto_generated\|valid_rdreq~0" {  } { { "db/dcfifo_k222.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dcfifo_k222.tdf" 95 2 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 32416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1549129254889 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1549129254889 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/QuartusII/IVS_Projekat/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 0 { 0 ""} 0 15778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549129254889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549129258545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549129258585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549129258588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549129258636 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549129258725 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1549129258726 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1549129258726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549129258726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549129258796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549129262661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 Block RAM " "Packed 50 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549129262707 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 Embedded multiplier block " "Packed 240 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549129262707 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "320 Embedded multiplier output " "Packed 320 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549129262707 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549129262707 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1549129262707 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "274 " "Created 274 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1549129262707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549129262707 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 0 22 16 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 0 input, 22 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1549129262915 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1549129262915 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1549129262915 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 23 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549129262916 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1549129262916 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1549129262916 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549129264158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1549129264211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549129267959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549129274475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549129274757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549129295173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549129295173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549129299590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "D:/QuartusII/IVS_Projekat/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549129306693 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549129306693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549129311785 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1549129311785 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549129311785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549129311791 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.18 " "Total time spent on timing analysis during the Fitter is 3.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549129312617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549129312842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549129314469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549129314484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549129316050 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549129320600 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549129322115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusII/IVS_Projekat/output_files/Heatmap.fit.smsg " "Generated suppressed messages file D:/QuartusII/IVS_Projekat/output_files/Heatmap.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549129323614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6159 " "Peak virtual memory: 6159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549129328074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 18:42:08 2019 " "Processing ended: Sat Feb 02 18:42:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549129328074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549129328074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549129328074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549129328074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549129329514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549129329518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:42:09 2019 " "Processing started: Sat Feb 02 18:42:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549129329518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549129329518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549129329518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549129330304 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1549129332124 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549129332177 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1549129332218 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1549129332417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549129332634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 18:42:12 2019 " "Processing ended: Sat Feb 02 18:42:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549129332634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549129332634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549129332634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549129332634 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549129333455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549129334107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549129334111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:42:13 2019 " "Processing started: Sat Feb 02 18:42:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549129334111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129334111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Heatmap -c Heatmap " "Command: quartus_sta Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129334111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1549129334247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129335072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129335072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129335125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129335125 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k222 " "Entity dcfifo_k222" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1549129336435 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336435 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336798 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336818 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336859 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_req_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336927 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129336968 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337032 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337099 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337162 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337226 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337231 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc " "Reading SDC File: 'd:/quartusii/ivs_projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_break:the_worker_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 46 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at worker_cpu_cpu.sdc(46): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337242 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 47 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at worker_cpu_cpu.sdc(47): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[33\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337248 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337248 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 48 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at worker_cpu_cpu.sdc(48): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[0\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337254 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 49 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at worker_cpu_cpu.sdc(49): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$worker_cpu_cpu_jtag_sr\[34\]\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337261 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 50 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at worker_cpu_cpu.sdc(50): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_ocimem:the_worker_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$worker_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$worker_cpu_cpu_jtag_sr*\]" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337264 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at worker_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_tck:the_worker_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 51 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(51): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$worker_cpu_cpu_jtag_sr*    -to *\$worker_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337289 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 52 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(52): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_debug_slave_wrapper:the_worker_cpu_cpu_debug_slave_wrapper\|worker_cpu_cpu_debug_slave_sysclk:the_worker_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$worker_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337302 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "worker_cpu_cpu.sdc 53 *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at worker_cpu_cpu.sdc(53): *worker_cpu_cpu:*\|worker_cpu_cpu_nios2_oci:the_worker_cpu_cpu_nios2_oci\|worker_cpu_cpu_nios2_oci_debug:the_worker_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path worker_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at worker_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$worker_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1549129337309 ""}  } { { "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" "" { Text "D:/QuartusII/IVS_Projekat/db/ip/worker/submodules/worker_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549129337393 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337393 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129337652 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129337652 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337652 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129337653 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129337653 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129337653 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337653 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1549129337658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549129337727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.841 " "Worst-case setup slack is 43.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.841               0.000 altera_reserved_tck  " "   43.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.109 " "Worst-case recovery slack is 47.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.109               0.000 altera_reserved_tck  " "   47.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.231 " "Worst-case removal slack is 1.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.231               0.000 altera_reserved_tck  " "    1.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.621 " "Worst-case minimum pulse width slack is 49.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.621               0.000 altera_reserved_tck  " "   49.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129337850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129337850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.451 ns " "Worst Case Available Settling Time: 197.451 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129338014 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129338014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549129338032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129338104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129340130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549129340929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129340929 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129340953 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129340953 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129340953 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129340953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129340953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129340953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129340953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.513 " "Worst-case setup slack is 44.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129340994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129340994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.513               0.000 altera_reserved_tck  " "   44.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129340994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129340994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.472 " "Worst-case recovery slack is 47.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.472               0.000 altera_reserved_tck  " "   47.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.597 " "Worst-case minimum pulse width slack is 49.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.597               0.000 altera_reserved_tck  " "   49.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341045 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.723 ns " "Worst Case Available Settling Time: 197.723 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341184 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341184 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549129341193 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] clk_50MHz " "Register system:inst\|system_sdram_0:sdram_0\|system_sdram_0_sdram:sdram\|m_addr\[8\] is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1549129341667 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341667 "|Heatmap_System|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129341693 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1549129341693 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341693 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129341693 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129341693 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1549129341693 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.595 " "Worst-case setup slack is 46.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.595               0.000 altera_reserved_tck  " "   46.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.480 " "Worst-case recovery slack is 48.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.480               0.000 altera_reserved_tck  " "   48.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 altera_reserved_tck  " "    0.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484               0.000 altera_reserved_tck  " "   49.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549129341757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.619 ns " "Worst Case Available Settling Time: 198.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549129341893 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129341893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129342277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129342281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549129342509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 02 18:42:22 2019 " "Processing ended: Sat Feb 02 18:42:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549129342509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549129342509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549129342509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129342509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549129343829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549129343834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 02 18:42:23 2019 " "Processing started: Sat Feb 02 18:42:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549129343834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549129343834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Heatmap -c Heatmap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1549129343834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1549129344947 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129345724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346274 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker1_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker2_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker0_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_worker3_cpu_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v " "Can't generate netlist output files because the license for encrypted file \"d:/quartusii/ivs_projekat/db/ip/system/submodules/system_manager_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1549129346823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 30 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 30 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549129347068 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 02 18:42:27 2019 " "Processing ended: Sat Feb 02 18:42:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549129347068 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549129347068 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549129347068 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549129347068 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 153 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 153 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1549129347874 ""}
