Qflow static timing analysis logfile created on Sunday 22 October 2023 12:33:18 PM IST
Converting qrouter output to vesta delay format
Running rc2dly -r boolean_equation.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d boolean_equation.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r boolean_equation.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d boolean_equation.spef
Converting qrouter output to SDF delay format
Running rc2dly -r boolean_equation.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d boolean_equation.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d boolean_equation.dly --long boolean_equation.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "boolean_equation"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 22 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  1

Top 1 maximum delay paths:
Path input pin D to output pin F delay 215.93 ps
      0.1 ps    D:             -> NAND3X1_1/A
     68.3 ps  _1_: NAND3X1_1/Y ->  AND2X2_1/A
    148.5 ps  _2_:  AND2X2_1/Y ->   BUFX2_1/A
    215.9 ps    F:   BUFX2_1/Y -> F

-----------------------------------------

Number of paths analyzed:  1

Top 1 minimum delay paths:
Path input pin A to output pin F delay 187.362 ps
      0.0 ps    A:             -> NAND2X1_1/B
     40.7 ps  _0_: NAND2X1_1/Y ->  AND2X2_1/B
    120.1 ps  _2_:  AND2X2_1/Y ->   BUFX2_1/A
    187.4 ps    F:   BUFX2_1/Y -> F

-----------------------------------------

