{
    "BENCHMARKS": {
        "DCT": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cva_64_a": {
            "design":"RTL_Benchmark/SVerilog/Cores/cva_64_a/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "neorv32": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/neorv32/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "a-z80": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/a-z80/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "ag6502_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/ag_6502/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "phi_0"
            }
        },
        "altor32": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/altor32/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "agcnorm": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/agcnorm/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK_50MHz"
            }
        },
        "ecpu_alu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/ecpu_alu/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "Am9080_cpu": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/Am9080_cpu/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "klc32": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/klc32/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        } 
    }
} 
