Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr  5 05:19:10 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Error_Tolerant_Adder_timing_summary_routed.rpt -pb Error_Tolerant_Adder_timing_summary_routed.pb -rpx Error_Tolerant_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Error_Tolerant_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 3.476ns (48.066%)  route 3.755ns (51.934%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[4]_inst/O
                         net (fo=4, routed)           1.605     2.390    A_IBUF[4]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.063     2.453 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.593     3.046    C[5]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.170     3.216 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.558     4.774    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         2.457     7.231 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.231    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 3.363ns (49.788%)  route 3.391ns (50.212%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  A_IBUF[3]_inst/O
                         net (fo=3, routed)           1.317     2.104    A_IBUF[3]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.053     2.157 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.664     2.821    C[3]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.053     2.874 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.411     4.285    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         2.469     6.754 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.754    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.505ns (52.494%)  route 3.172ns (47.506%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.415     2.216    A_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.053     2.269 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.202     2.471    C[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.062     2.533 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.555     4.088    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         2.588     6.676 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.676    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.440ns (55.018%)  route 2.812ns (44.982%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.415     2.216    A_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.063     2.279 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.398     3.677    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.575     6.252 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.252    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 3.309ns (54.012%)  route 2.818ns (45.988%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[4]_inst/O
                         net (fo=4, routed)           1.347     2.132    A_IBUF[4]
    SLICE_X0Y13          LUT6 (Prop_lut6_I3_O)        0.053     2.185 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.471     3.656    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         2.471     6.127 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.127    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.472ns (56.686%)  route 2.653ns (43.314%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  A_IBUF[6]_inst/O
                         net (fo=3, routed)           1.102     1.930    A_IBUF[6]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.070     2.000 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.551     3.551    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         2.574     6.125 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.125    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.308ns (54.196%)  route 2.795ns (45.804%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[4]_inst/O
                         net (fo=4, routed)           1.223     2.009    A_IBUF[4]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.053     2.062 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.572     3.634    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         2.469     6.103 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.103    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 3.326ns (54.729%)  route 2.751ns (45.271%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.254     2.073    A_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.053     2.126 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.497     3.623    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         2.454     6.077 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.077    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 3.319ns (55.433%)  route 2.669ns (44.567%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.266     2.068    A_IBUF[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.053     2.121 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.403     3.523    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.465     5.988 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.988    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.394ns (65.293%)  route 0.741ns (34.707%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  B_IBUF[5]_inst/O
                         net (fo=3, routed)           0.349     0.417    B_IBUF[5]
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.028     0.445 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.393     0.837    Sum_OBUF[5]
    R23                  OBUF (Prop_obuf_I_O)         1.298     2.136 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.136    Sum[5]
    R23                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            Sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.401ns (65.443%)  route 0.740ns (34.557%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.320     0.393    B_IBUF[6]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.028     0.421 r  Sum_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.420     0.841    Sum_OBUF[6]
    R22                  OBUF (Prop_obuf_I_O)         1.300     2.141 r  Sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.141    Sum[6]
    R22                                                               r  Sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.370ns (63.411%)  route 0.791ns (36.589%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.360     0.418    B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.028     0.446 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     0.877    Sum_OBUF[2]
    T20                  OBUF (Prop_obuf_I_O)         1.283     2.161 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.161    Sum[2]
    T20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.398ns (63.624%)  route 0.799ns (36.376%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.409     0.485    B_IBUF[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.028     0.513 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.903    Sum_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.294     2.197 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.197    Sum[0]
    T22                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.435ns (64.951%)  route 0.774ns (35.049%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.388     0.465    B_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.030     0.495 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.881    Sum_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         1.328     2.209 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.209    Sum[1]
    R20                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.387ns (62.160%)  route 0.844ns (37.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.378     0.451    A_IBUF[7]
    SLICE_X0Y13          LUT5 (Prop_lut5_I3_O)        0.028     0.479 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.466     0.945    Sum_OBUF[7]
    P21                  OBUF (Prop_obuf_I_O)         1.286     2.232 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.232    Sum[7]
    P21                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.400ns (62.358%)  route 0.845ns (37.642%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.380     0.454    B_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.028     0.482 r  Sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.464     0.946    Sum_OBUF[4]
    T24                  OBUF (Prop_obuf_I_O)         1.298     2.244 r  Sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.244    Sum[4]
    T24                                                               r  Sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.431ns (63.230%)  route 0.832ns (36.770%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.367     0.426    B_IBUF[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.030     0.456 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.465     0.920    Sum_OBUF[3]
    T25                  OBUF (Prop_obuf_I_O)         1.342     2.263 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.263    Sum[3]
    T25                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.434ns (62.988%)  route 0.843ns (37.012%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.378     0.451    A_IBUF[7]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.033     0.484 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.464     0.948    C_out_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.328     2.276 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.276    C_out
    R21                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------





