--W82_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_8_K4
--operation mode is arithmetic

W82_sload_path[7]_lut_out = W82_sload_path[7] $ W82L51;
W82_sload_path[7] = DFFE(W82_sload_path[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_8_K4
--operation mode is arithmetic

W82_cout = CARRY(!W82L51 # !W82_sload_path[7]);


--W82_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_8_K4
--operation mode is arithmetic

W82_sload_path[6]_lut_out = W82_sload_path[6] $ !W82L31;
W82_sload_path[6] = DFFE(W82_sload_path[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_8_K4
--operation mode is arithmetic

W82L51 = CARRY(W82_sload_path[6] & !W82L31);


--W82_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_8_K4
--operation mode is arithmetic

W82_sload_path[5]_lut_out = W82_sload_path[5] $ W82L11;
W82_sload_path[5] = DFFE(W82_sload_path[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_8_K4
--operation mode is arithmetic

W82L31 = CARRY(!W82L11 # !W82_sload_path[5]);


--W82_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_8_K4
--operation mode is arithmetic

W82_sload_path[4]_lut_out = W82_sload_path[4] $ !W82L9;
W82_sload_path[4] = DFFE(W82_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_8_K4
--operation mode is arithmetic

W82L11 = CARRY(W82_sload_path[4] & !W82L9);


--W82_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_K4
--operation mode is arithmetic

W82_sload_path[3]_lut_out = W82_sload_path[3] $ W82L7;
W82_sload_path[3] = DFFE(W82_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_K4
--operation mode is arithmetic

W82L9 = CARRY(!W82L7 # !W82_sload_path[3]);


--W82_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_K4
--operation mode is arithmetic

W82_sload_path[2]_lut_out = W82_sload_path[2] $ !W82L5;
W82_sload_path[2] = DFFE(W82_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_K4
--operation mode is arithmetic

W82L7 = CARRY(W82_sload_path[2] & !W82L5);


--W82_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_K4
--operation mode is arithmetic

W82_sload_path[1]_lut_out = W82_sload_path[1] $ W82L3;
W82_sload_path[1] = DFFE(W82_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_K4
--operation mode is arithmetic

W82L5 = CARRY(!W82L3 # !W82_sload_path[1]);


--W82_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_K4
--operation mode is qfbk_counter

W82_sload_path[0]_lut_out = !W82_sload_path[0];
W82_sload_path[0] = DFFE(W82_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , !W82L81);

--W82L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_K4
--operation mode is qfbk_counter

W82L3 = CARRY(W82_sload_path[0]);


--W92_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_10_O3
--operation mode is normal

W92_sload_path[14]_lut_out = W92L92 $ !W92_sload_path[14];
W92_sload_path[14]_reg_input = !KB23_aeb_out & W92_sload_path[14]_lut_out;
W92_sload_path[14] = DFFE(W92_sload_path[14]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );


--W92_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_10_O3
--operation mode is counter

W92_sload_path[13]_lut_out = W92_sload_path[13] $ W92L72;
W92_sload_path[13]_reg_input = !KB23_aeb_out & W92_sload_path[13]_lut_out;
W92_sload_path[13] = DFFE(W92_sload_path[13]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_10_O3
--operation mode is counter

W92L92 = CARRY(!W92L72 # !W92_sload_path[13]);


--W92_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_10_O3
--operation mode is counter

W92_sload_path[12]_lut_out = W92_sload_path[12] $ !W92L52;
W92_sload_path[12]_reg_input = !KB23_aeb_out & W92_sload_path[12]_lut_out;
W92_sload_path[12] = DFFE(W92_sload_path[12]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_10_O3
--operation mode is counter

W92L72 = CARRY(W92_sload_path[12] & !W92L52);


--W92_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_10_O3
--operation mode is counter

W92_sload_path[11]_lut_out = W92_sload_path[11] $ W92L32;
W92_sload_path[11]_reg_input = !KB23_aeb_out & W92_sload_path[11]_lut_out;
W92_sload_path[11] = DFFE(W92_sload_path[11]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_10_O3
--operation mode is counter

W92L52 = CARRY(!W92L32 # !W92_sload_path[11]);


--W92_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_10_O3
--operation mode is counter

W92_sload_path[10]_lut_out = W92_sload_path[10] $ !W92L12;
W92_sload_path[10]_reg_input = !KB23_aeb_out & W92_sload_path[10]_lut_out;
W92_sload_path[10] = DFFE(W92_sload_path[10]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_10_O3
--operation mode is counter

W92L32 = CARRY(W92_sload_path[10] & !W92L12);


--W92_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_8_O3
--operation mode is counter

W92_sload_path[9]_lut_out = W92_sload_path[9] $ W92L91;
W92_sload_path[9]_reg_input = !KB23_aeb_out & W92_sload_path[9]_lut_out;
W92_sload_path[9] = DFFE(W92_sload_path[9]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_8_O3
--operation mode is counter

W92L12 = CARRY(!W92L91 # !W92_sload_path[9]);


--W92_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_8_O3
--operation mode is counter

W92_sload_path[8]_lut_out = W92_sload_path[8] $ !W92L71;
W92_sload_path[8]_reg_input = !KB23_aeb_out & W92_sload_path[8]_lut_out;
W92_sload_path[8] = DFFE(W92_sload_path[8]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_8_O3
--operation mode is counter

W92L91 = CARRY(W92_sload_path[8] & !W92L71);


--W92_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_8_O3
--operation mode is counter

W92_sload_path[7]_lut_out = W92_sload_path[7] $ W92L51;
W92_sload_path[7]_reg_input = !KB23_aeb_out & W92_sload_path[7]_lut_out;
W92_sload_path[7] = DFFE(W92_sload_path[7]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_8_O3
--operation mode is counter

W92L71 = CARRY(!W92L51 # !W92_sload_path[7]);


--W92_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_8_O3
--operation mode is counter

W92_sload_path[6]_lut_out = W92_sload_path[6] $ !W92L31;
W92_sload_path[6]_reg_input = !KB23_aeb_out & W92_sload_path[6]_lut_out;
W92_sload_path[6] = DFFE(W92_sload_path[6]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_8_O3
--operation mode is counter

W92L51 = CARRY(W92_sload_path[6] & !W92L31);


--W92_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_8_O3
--operation mode is counter

W92_sload_path[5]_lut_out = W92_sload_path[5] $ W92L11;
W92_sload_path[5]_reg_input = !KB23_aeb_out & W92_sload_path[5]_lut_out;
W92_sload_path[5] = DFFE(W92_sload_path[5]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_8_O3
--operation mode is counter

W92L31 = CARRY(!W92L11 # !W92_sload_path[5]);


--W92_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_8_O3
--operation mode is counter

W92_sload_path[4]_lut_out = W92_sload_path[4] $ !W92L9;
W92_sload_path[4]_reg_input = !KB23_aeb_out & W92_sload_path[4]_lut_out;
W92_sload_path[4] = DFFE(W92_sload_path[4]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_8_O3
--operation mode is counter

W92L11 = CARRY(W92_sload_path[4] & !W92L9);


--W92_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_O3
--operation mode is counter

W92_sload_path[3]_lut_out = W92_sload_path[3] $ W92L7;
W92_sload_path[3]_reg_input = !KB23_aeb_out & W92_sload_path[3]_lut_out;
W92_sload_path[3] = DFFE(W92_sload_path[3]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_O3
--operation mode is counter

W92L9 = CARRY(!W92L7 # !W92_sload_path[3]);


--W92_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_O3
--operation mode is counter

W92_sload_path[2]_lut_out = W92_sload_path[2] $ !W92L5;
W92_sload_path[2]_reg_input = !KB23_aeb_out & W92_sload_path[2]_lut_out;
W92_sload_path[2] = DFFE(W92_sload_path[2]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_O3
--operation mode is counter

W92L7 = CARRY(W92_sload_path[2] & !W92L5);


--W92_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_O3
--operation mode is counter

W92_sload_path[1]_lut_out = W92_sload_path[1] $ W92L3;
W92_sload_path[1]_reg_input = !KB23_aeb_out & W92_sload_path[1]_lut_out;
W92_sload_path[1] = DFFE(W92_sload_path[1]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_O3
--operation mode is counter

W92L5 = CARRY(!W92L3 # !W92_sload_path[1]);


--W92_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_O3
--operation mode is qfbk_counter

W92_sload_path[0]_lut_out = !W92_sload_path[0];
W92_sload_path[0]_reg_input = !KB23_aeb_out & W92_sload_path[0]_lut_out;
W92_sload_path[0] = DFFE(W92_sload_path[0]_reg_input, GLOBAL(HF1_outclock0), !TB1L25, , );

--W92L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_O3
--operation mode is qfbk_counter

W92L3 = CARRY(W92_sload_path[0]);


--W01_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_A1
--operation mode is arithmetic

W01_sload_path[15]_lut_out = W01_sload_path[15] $ W01L13;
W01_sload_path[15] = DFFE(W01_sload_path[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_7_A1
--operation mode is arithmetic

W01_cout = CARRY(!W01L13 # !W01_sload_path[15]);


--W01_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_A1
--operation mode is arithmetic

W01_sload_path[14]_lut_out = W01_sload_path[14] $ !W01L92;
W01_sload_path[14] = DFFE(W01_sload_path[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_A1
--operation mode is arithmetic

W01L13 = CARRY(W01_sload_path[14] & !W01L92);


--W01_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_A1
--operation mode is arithmetic

W01_sload_path[13]_lut_out = W01_sload_path[13] $ W01L72;
W01_sload_path[13] = DFFE(W01_sload_path[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_A1
--operation mode is arithmetic

W01L92 = CARRY(!W01L72 # !W01_sload_path[13]);


--W01_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_A1
--operation mode is arithmetic

W01_sload_path[12]_lut_out = W01_sload_path[12] $ !W01L52;
W01_sload_path[12] = DFFE(W01_sload_path[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_A1
--operation mode is arithmetic

W01L72 = CARRY(W01_sload_path[12] & !W01L52);


--W01_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_A1
--operation mode is arithmetic

W01_sload_path[11]_lut_out = W01_sload_path[11] $ W01L32;
W01_sload_path[11] = DFFE(W01_sload_path[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_A1
--operation mode is arithmetic

W01L52 = CARRY(!W01L32 # !W01_sload_path[11]);


--W01_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_A1
--operation mode is arithmetic

W01_sload_path[10]_lut_out = W01_sload_path[10] $ !W01L12;
W01_sload_path[10] = DFFE(W01_sload_path[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_A1
--operation mode is arithmetic

W01L32 = CARRY(W01_sload_path[10] & !W01L12);


--W01_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_A1
--operation mode is arithmetic

W01_sload_path[9]_lut_out = W01_sload_path[9] $ W01L91;
W01_sload_path[9] = DFFE(W01_sload_path[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_A1
--operation mode is arithmetic

W01L12 = CARRY(!W01L91 # !W01_sload_path[9]);


--W01_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_A1
--operation mode is arithmetic

W01_sload_path[8]_lut_out = W01_sload_path[8] $ !W01L71;
W01_sload_path[8] = DFFE(W01_sload_path[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_A1
--operation mode is arithmetic

W01L91 = CARRY(W01_sload_path[8] & !W01L71);


--W01_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_A1
--operation mode is arithmetic

W01_sload_path[7]_lut_out = W01_sload_path[7] $ W01L51;
W01_sload_path[7] = DFFE(W01_sload_path[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_A1
--operation mode is arithmetic

W01L71 = CARRY(!W01L51 # !W01_sload_path[7]);


--W01_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_A1
--operation mode is arithmetic

W01_sload_path[6]_lut_out = W01_sload_path[6] $ !W01L31;
W01_sload_path[6] = DFFE(W01_sload_path[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_A1
--operation mode is arithmetic

W01L51 = CARRY(W01_sload_path[6] & !W01L31);


--W01_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_A1
--operation mode is arithmetic

W01_sload_path[5]_lut_out = W01_sload_path[5] $ W01L11;
W01_sload_path[5] = DFFE(W01_sload_path[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_A1
--operation mode is arithmetic

W01L31 = CARRY(!W01L11 # !W01_sload_path[5]);


--W01_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_A1
--operation mode is arithmetic

W01_sload_path[4]_lut_out = W01_sload_path[4] $ !W01L9;
W01_sload_path[4] = DFFE(W01_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_A1
--operation mode is arithmetic

W01L11 = CARRY(W01_sload_path[4] & !W01L9);


--W01_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_A1
--operation mode is arithmetic

W01_sload_path[3]_lut_out = W01_sload_path[3] $ W01L7;
W01_sload_path[3] = DFFE(W01_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_A1
--operation mode is arithmetic

W01L9 = CARRY(!W01L7 # !W01_sload_path[3]);


--W01_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_A1
--operation mode is arithmetic

W01_sload_path[2]_lut_out = W01_sload_path[2] $ !W01L5;
W01_sload_path[2] = DFFE(W01_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_A1
--operation mode is arithmetic

W01L7 = CARRY(W01_sload_path[2] & !W01L5);


--W01_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_A1
--operation mode is arithmetic

W01_sload_path[1]_lut_out = W01_sload_path[1] $ W01L3;
W01_sload_path[1] = DFFE(W01_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_A1
--operation mode is arithmetic

W01L5 = CARRY(!W01L3 # !W01_sload_path[1]);


--W01_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_A1
--operation mode is qfbk_counter

W01_sload_path[0]_lut_out = !W01_sload_path[0];
W01_sload_path[0] = DFFE(W01_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst39);

--W01L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_A1
--operation mode is qfbk_counter

W01L3 = CARRY(W01_sload_path[0]);


--W21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_M2
--operation mode is qfbk_counter

W21_sload_path[0]_lut_out = !W21_sload_path[0];
W21_sload_path[0] = DFFE(W21_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_3_M2
--operation mode is qfbk_counter

W21_the_carries[1] = CARRY(UB1L3 $ !W21_sload_path[0]);


--W21_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_3_M2
--operation mode is arithmetic

W21_pre_out[1]_lut_out = W21_pre_out[1] $ W21_the_carries[1];
W21_pre_out[1] = DFFE(W21_pre_out[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_3_M2
--operation mode is arithmetic

W21_the_carries[2] = CARRY(W21_pre_out[1] $ UB1L3 # !W21_the_carries[1]);


--W21_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_3_M2
--operation mode is arithmetic

W21_pre_out[2]_lut_out = W21_pre_out[2] $ !W21_the_carries[2];
W21_pre_out[2] = DFFE(W21_pre_out[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_3_M2
--operation mode is arithmetic

W21_the_carries[3] = CARRY(!W21_the_carries[2] & (W21_pre_out[2] $ !UB1L3));


--W21_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_3_M2
--operation mode is arithmetic

W21_pre_out[3]_lut_out = W21_pre_out[3] $ W21_the_carries[3];
W21_pre_out[3] = DFFE(W21_pre_out[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_3_M2
--operation mode is arithmetic

W21_the_carries[4] = CARRY(W21_pre_out[3] $ UB1L3 # !W21_the_carries[3]);


--W21_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_3_M2
--operation mode is arithmetic

W21_pre_out[4]_lut_out = W21_pre_out[4] $ !W21_the_carries[4];
W21_pre_out[4] = DFFE(W21_pre_out[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_3_M2
--operation mode is arithmetic

W21_the_carries[5] = CARRY(!W21_the_carries[4] & (W21_pre_out[4] $ !UB1L3));


--W21_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_3_M2
--operation mode is arithmetic

W21_pre_out[5]_lut_out = W21_pre_out[5] $ W21_the_carries[5];
W21_pre_out[5] = DFFE(W21_pre_out[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_3_M2
--operation mode is arithmetic

W21_the_carries[6] = CARRY(W21_pre_out[5] $ UB1L3 # !W21_the_carries[5]);


--W21_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_3_M2
--operation mode is arithmetic

W21_pre_out[6]_lut_out = W21_pre_out[6] $ !W21_the_carries[6];
W21_pre_out[6] = DFFE(W21_pre_out[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_3_M2
--operation mode is arithmetic

W21_the_carries[7] = CARRY(!W21_the_carries[6] & (W21_pre_out[6] $ !UB1L3));


--W21_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_3_M2
--operation mode is arithmetic

W21_pre_out[7]_lut_out = W21_pre_out[7] $ W21_the_carries[7];
W21_pre_out[7] = DFFE(W21_pre_out[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_3_M2
--operation mode is arithmetic

W21_the_carries[8] = CARRY(W21_pre_out[7] $ UB1L3 # !W21_the_carries[7]);


--W21_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_3_M2
--operation mode is arithmetic

W21_pre_out[8]_lut_out = W21_pre_out[8] $ !W21_the_carries[8];
W21_pre_out[8] = DFFE(W21_pre_out[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_3_M2
--operation mode is arithmetic

W21_the_carries[9] = CARRY(!W21_the_carries[8] & (W21_pre_out[8] $ !UB1L3));


--W21_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_3_M2
--operation mode is arithmetic

W21_pre_out[9]_lut_out = W21_pre_out[9] $ W21_the_carries[9];
W21_pre_out[9] = DFFE(W21_pre_out[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_3_M2
--operation mode is arithmetic

W21_the_carries[10] = CARRY(W21_pre_out[9] $ UB1L3 # !W21_the_carries[9]);


--W21_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_5_M2
--operation mode is arithmetic

W21_pre_out[10]_lut_out = W21_pre_out[10] $ !W21_the_carries[10];
W21_pre_out[10] = DFFE(W21_pre_out[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_5_M2
--operation mode is arithmetic

W21_the_carries[11] = CARRY(!W21_the_carries[10] & (UB1L3 $ !W21_pre_out[10]));


--W21_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_5_M2
--operation mode is arithmetic

W21_pre_out[11]_lut_out = W21_pre_out[11] $ W21_the_carries[11];
W21_pre_out[11] = DFFE(W21_pre_out[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_5_M2
--operation mode is arithmetic

W21_the_carries[12] = CARRY(UB1L3 $ W21_pre_out[11] # !W21_the_carries[11]);


--W21_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_5_M2
--operation mode is arithmetic

W21_pre_out[12]_lut_out = W21_pre_out[12] $ !W21_the_carries[12];
W21_pre_out[12] = DFFE(W21_pre_out[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_5_M2
--operation mode is arithmetic

W21_the_carries[13] = CARRY(!W21_the_carries[12] & (UB1L3 $ !W21_pre_out[12]));


--W21_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_5_M2
--operation mode is arithmetic

W21_pre_out[13]_lut_out = W21_pre_out[13] $ W21_the_carries[13];
W21_pre_out[13] = DFFE(W21_pre_out[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_5_M2
--operation mode is arithmetic

W21_the_carries[14] = CARRY(UB1L3 $ W21_pre_out[13] # !W21_the_carries[13]);


--W21_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_5_M2
--operation mode is arithmetic

W21_pre_out[14]_lut_out = W21_pre_out[14] $ !W21_the_carries[14];
W21_pre_out[14] = DFFE(W21_pre_out[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);

--W21_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_5_M2
--operation mode is arithmetic

W21_the_carries[15] = CARRY(!W21_the_carries[14] & (UB1L3 $ !W21_pre_out[14]));


--W21_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_5_M2
--operation mode is normal

W21_pre_out[15]_lut_out = W21_pre_out[15] $ W21_the_carries[15];
W21_pre_out[15] = DFFE(W21_pre_out[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst22);


--W31_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_9_A4
--operation mode is normal

W31_q[15]_lut_out = W31L13 $ W31_q[15];
W31_q[15]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[15]) # (!DC1_CRC_ERR & W31_q[15]_lut_out);
W31_q[15] = DFFE(W31_q[15]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);


--W31_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_9_A4
--operation mode is counter

W31_q[14]_lut_out = W31_q[14] $ !W31L92;
W31_q[14]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[14]) # (!DC1_CRC_ERR & W31_q[14]_lut_out);
W31_q[14] = DFFE(W31_q[14]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_A4
--operation mode is counter

W31L13 = CARRY(W31_q[14] & !W31L92);


--W31_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_9_A4
--operation mode is counter

W31_q[13]_lut_out = W31_q[13] $ W31L72;
W31_q[13]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[13]) # (!DC1_CRC_ERR & W31_q[13]_lut_out);
W31_q[13] = DFFE(W31_q[13]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_A4
--operation mode is counter

W31L92 = CARRY(!W31L72 # !W31_q[13]);


--W31_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_9_A4
--operation mode is counter

W31_q[12]_lut_out = W31_q[12] $ !W31L52;
W31_q[12]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[12]) # (!DC1_CRC_ERR & W31_q[12]_lut_out);
W31_q[12] = DFFE(W31_q[12]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_A4
--operation mode is counter

W31L72 = CARRY(W31_q[12] & !W31L52);


--W31_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_9_A4
--operation mode is counter

W31_q[11]_lut_out = W31_q[11] $ W31L32;
W31_q[11]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[11]) # (!DC1_CRC_ERR & W31_q[11]_lut_out);
W31_q[11] = DFFE(W31_q[11]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_A4
--operation mode is counter

W31L52 = CARRY(!W31L32 # !W31_q[11]);


--W31_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_9_A4
--operation mode is counter

W31_q[10]_lut_out = W31_q[10] $ !W31L12;
W31_q[10]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[10]) # (!DC1_CRC_ERR & W31_q[10]_lut_out);
W31_q[10] = DFFE(W31_q[10]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_A4
--operation mode is counter

W31L32 = CARRY(W31_q[10] & !W31L12);


--W31_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_7_A4
--operation mode is counter

W31_q[9]_lut_out = W31_q[9] $ W31L91;
W31_q[9]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[9]) # (!DC1_CRC_ERR & W31_q[9]_lut_out);
W31_q[9] = DFFE(W31_q[9]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_A4
--operation mode is counter

W31L12 = CARRY(!W31L91 # !W31_q[9]);


--W31_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_7_A4
--operation mode is counter

W31_q[8]_lut_out = W31_q[8] $ !W31L71;
W31_q[8]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[8]) # (!DC1_CRC_ERR & W31_q[8]_lut_out);
W31_q[8] = DFFE(W31_q[8]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_A4
--operation mode is counter

W31L91 = CARRY(W31_q[8] & !W31L71);


--W31_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_7_A4
--operation mode is counter

W31_q[7]_lut_out = W31_q[7] $ W31L51;
W31_q[7]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[7]) # (!DC1_CRC_ERR & W31_q[7]_lut_out);
W31_q[7] = DFFE(W31_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_A4
--operation mode is counter

W31L71 = CARRY(!W31L51 # !W31_q[7]);


--W31_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_7_A4
--operation mode is counter

W31_q[6]_lut_out = W31_q[6] $ !W31L31;
W31_q[6]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[6]) # (!DC1_CRC_ERR & W31_q[6]_lut_out);
W31_q[6] = DFFE(W31_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_A4
--operation mode is counter

W31L51 = CARRY(W31_q[6] & !W31L31);


--W31_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_7_A4
--operation mode is counter

W31_q[5]_lut_out = W31_q[5] $ W31L11;
W31_q[5]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[5]) # (!DC1_CRC_ERR & W31_q[5]_lut_out);
W31_q[5] = DFFE(W31_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_A4
--operation mode is counter

W31L31 = CARRY(!W31L11 # !W31_q[5]);


--W31_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_7_A4
--operation mode is counter

W31_q[4]_lut_out = W31_q[4] $ !W31L9;
W31_q[4]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[4]) # (!DC1_CRC_ERR & W31_q[4]_lut_out);
W31_q[4] = DFFE(W31_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_A4
--operation mode is counter

W31L11 = CARRY(W31_q[4] & !W31L9);


--W31_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_7_A4
--operation mode is counter

W31_q[3]_lut_out = W31_q[3] $ W31L7;
W31_q[3]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[3]) # (!DC1_CRC_ERR & W31_q[3]_lut_out);
W31_q[3] = DFFE(W31_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_A4
--operation mode is counter

W31L9 = CARRY(!W31L7 # !W31_q[3]);


--W31_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_7_A4
--operation mode is counter

W31_q[2]_lut_out = W31_q[2] $ !W31L5;
W31_q[2]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[2]) # (!DC1_CRC_ERR & W31_q[2]_lut_out);
W31_q[2] = DFFE(W31_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_A4
--operation mode is counter

W31L7 = CARRY(W31_q[2] & !W31L5);


--W31_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_7_A4
--operation mode is counter

W31_q[1]_lut_out = W31_q[1] $ W31L3;
W31_q[1]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[1]) # (!DC1_CRC_ERR & W31_q[1]_lut_out);
W31_q[1] = DFFE(W31_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_A4
--operation mode is counter

W31L5 = CARRY(!W31L3 # !W31_q[1]);


--W31_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_7_A4
--operation mode is qfbk_counter

W31_q[0]_lut_out = !W31_q[0];
W31_q[0]_sload_eqn = (DC1_CRC_ERR & UB1_inst40[0]) # (!DC1_CRC_ERR & W31_q[0]_lut_out);
W31_q[0] = DFFE(W31_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , UB1_inst5);

--W31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_A4
--operation mode is qfbk_counter

W31L3 = CARRY(W31_q[0]);


--W71_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_E3
--operation mode is normal

W71_sload_path[5]_lut_out = W71_sload_path[5] $ (W71L11 & ED1_valid_wreq);
W71_sload_path[5] = DFFE(W71_sload_path[5]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );


--W71_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_E3
--operation mode is arithmetic

W71_sload_path[4]_lut_out = W71_sload_path[4] $ (ED1_valid_wreq & !W71L9);
W71_sload_path[4] = DFFE(W71_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W71L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_E3
--operation mode is arithmetic

W71L11 = CARRY(W71_sload_path[4] & !W71L9);


--W71_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_E3
--operation mode is arithmetic

W71_sload_path[3]_lut_out = W71_sload_path[3] $ (ED1_valid_wreq & W71L7);
W71_sload_path[3] = DFFE(W71_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W71L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_E3
--operation mode is arithmetic

W71L9 = CARRY(!W71L7 # !W71_sload_path[3]);


--W71_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_E3
--operation mode is arithmetic

W71_sload_path[2]_lut_out = W71_sload_path[2] $ (ED1_valid_wreq & !W71L5);
W71_sload_path[2] = DFFE(W71_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W71L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_E3
--operation mode is arithmetic

W71L7 = CARRY(W71_sload_path[2] & !W71L5);


--W71_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_E3
--operation mode is arithmetic

W71_sload_path[1]_lut_out = W71_sload_path[1] $ (ED1_valid_wreq & W71L3);
W71_sload_path[1] = DFFE(W71_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W71L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_E3
--operation mode is arithmetic

W71L5 = CARRY(!W71L3 # !W71_sload_path[1]);


--W71_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_E3
--operation mode is qfbk_counter

W71_sload_path[0]_lut_out = ED1_valid_wreq $ W71_sload_path[0];
W71_sload_path[0] = DFFE(W71_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W71L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_E3
--operation mode is qfbk_counter

W71L3 = CARRY(W71_sload_path[0]);


--W61_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_E3
--operation mode is normal

W61_sload_path[4]_lut_out = W61_sload_path[4] $ (ED1L1 & !W61L9);
W61_sload_path[4] = DFFE(W61_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );


--W61_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_E3
--operation mode is arithmetic

W61_sload_path[3]_lut_out = W61_sload_path[3] $ (ED1L1 & W61L7);
W61_sload_path[3] = DFFE(W61_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W61L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_E3
--operation mode is arithmetic

W61L9 = CARRY(!W61L7 # !W61_sload_path[3]);


--W61_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_E3
--operation mode is arithmetic

W61_sload_path[2]_lut_out = W61_sload_path[2] $ (ED1L1 & !W61L5);
W61_sload_path[2] = DFFE(W61_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W61L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_E3
--operation mode is arithmetic

W61L7 = CARRY(W61_sload_path[2] & !W61L5);


--W61_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_E3
--operation mode is arithmetic

W61_sload_path[1]_lut_out = W61_sload_path[1] $ (ED1L1 & W61L3);
W61_sload_path[1] = DFFE(W61_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W61L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_E3
--operation mode is arithmetic

W61L5 = CARRY(!W61L3 # !W61_sload_path[1]);


--W61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_E3
--operation mode is qfbk_counter

W61_sload_path[0]_lut_out = ED1L1 $ W61_sload_path[0];
W61_sload_path[0] = DFFE(W61_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W61L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_E3
--operation mode is qfbk_counter

W61L3 = CARRY(W61_sload_path[0]);


--W51_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_E3
--operation mode is qfbk_counter

W51_sload_path[0]_lut_out = !W51_sload_path[0];
W51_sload_path[0]_sload_eqn = (FD1L1 & W51_sload_path[0]) # (!FD1L1 & W51_sload_path[0]_lut_out);
W51_sload_path[0] = DFFE(W51_sload_path[0]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W51_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_2_E3
--operation mode is qfbk_counter

W51_the_carries[1] = CARRY(ED1_valid_wreq $ !W51_sload_path[0]);


--W51_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_2_E3
--operation mode is counter

W51_pre_out[1]_lut_out = W51_pre_out[1] $ W51_the_carries[1];
W51_pre_out[1]_sload_eqn = (FD1L1 & W51_pre_out[1]) # (!FD1L1 & W51_pre_out[1]_lut_out);
W51_pre_out[1] = DFFE(W51_pre_out[1]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W51_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_2_E3
--operation mode is counter

W51_the_carries[2] = CARRY(W51_pre_out[1] $ ED1_valid_wreq # !W51_the_carries[1]);


--W51_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_2_E3
--operation mode is counter

W51_pre_out[2]_lut_out = W51_pre_out[2] $ !W51_the_carries[2];
W51_pre_out[2]_sload_eqn = (FD1L1 & W51_pre_out[2]) # (!FD1L1 & W51_pre_out[2]_lut_out);
W51_pre_out[2] = DFFE(W51_pre_out[2]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W51_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_2_E3
--operation mode is counter

W51_the_carries[3] = CARRY(!W51_the_carries[2] & (ED1_valid_wreq $ !W51_pre_out[2]));


--W51_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_2_E3
--operation mode is counter

W51_pre_out[3]_lut_out = W51_pre_out[3] $ W51_the_carries[3];
W51_pre_out[3]_sload_eqn = (FD1L1 & W51_pre_out[3]) # (!FD1L1 & W51_pre_out[3]_lut_out);
W51_pre_out[3] = DFFE(W51_pre_out[3]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W51_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_2_E3
--operation mode is counter

W51_the_carries[4] = CARRY(ED1_valid_wreq $ W51_pre_out[3] # !W51_the_carries[3]);


--W51_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_2_E3
--operation mode is counter

W51_pre_out[4]_lut_out = W51_pre_out[4] $ !W51_the_carries[4];
W51_pre_out[4]_sload_eqn = (FD1L1 & W51_pre_out[4]) # (!FD1L1 & W51_pre_out[4]_lut_out);
W51_pre_out[4] = DFFE(W51_pre_out[4]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );

--W51_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_2_E3
--operation mode is counter

W51_the_carries[5] = CARRY(!W51_the_carries[4] & (W51_pre_out[4] $ !ED1_valid_wreq));


--W51_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_2_E3
--operation mode is normal

W51_pre_out[5]_lut_out = W51_pre_out[5] $ W51_the_carries[5];
W51_pre_out[5]_sload_eqn = (FD1L1 & W51_pre_out[5]) # (!FD1L1 & W51_pre_out[5]_lut_out);
W51_pre_out[5] = DFFE(W51_pre_out[5]_sload_eqn, GLOBAL(HF1_outclock0), YC1L41Q, , );


--W41_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_7_L3
--operation mode is counter

W41_q[5]_lut_out = W41_q[5] $ W41L11;
W41_q[5]_sload_eqn = (YC1L02Q & VCC) # (!YC1L02Q & W41_q[5]_lut_out);
W41_q[5] = DFFE(W41_q[5]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_7_L3
--operation mode is counter

W41_cout = CARRY(W41_q[5] # !W41L11);


--W41_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_7_L3
--operation mode is counter

W41_q[4]_lut_out = W41_q[4] $ !W41L9;
W41_q[4]_sload_eqn = (YC1L02Q & VCC) # (!YC1L02Q & W41_q[4]_lut_out);
W41_q[4] = DFFE(W41_q[4]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_L3
--operation mode is counter

W41L11 = CARRY(!W41_q[4] & !W41L9);


--W41_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_7_L3
--operation mode is counter

W41_q[3]_lut_out = W41_q[3] $ W41L7;
W41_q[3]_sload_eqn = (YC1L02Q & ~GND) # (!YC1L02Q & W41_q[3]_lut_out);
W41_q[3] = DFFE(W41_q[3]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_L3
--operation mode is counter

W41L9 = CARRY(W41_q[3] # !W41L7);


--W41_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_7_L3
--operation mode is counter

W41_q[2]_lut_out = W41_q[2] $ !W41L5;
W41_q[2]_sload_eqn = (YC1L02Q & ~GND) # (!YC1L02Q & W41_q[2]_lut_out);
W41_q[2] = DFFE(W41_q[2]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_L3
--operation mode is counter

W41L7 = CARRY(!W41_q[2] & !W41L5);


--W41_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_7_L3
--operation mode is counter

W41_q[1]_lut_out = W41_q[1] $ W41L3;
W41_q[1]_sload_eqn = (YC1L02Q & ~GND) # (!YC1L02Q & W41_q[1]_lut_out);
W41_q[1] = DFFE(W41_q[1]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_L3
--operation mode is counter

W41L5 = CARRY(W41_q[1] # !W41L3);


--W41_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_7_L3
--operation mode is qfbk_counter

W41_q[0]_lut_out = !W41_q[0];
W41_q[0]_sload_eqn = (YC1L02Q & ~GND) # (!YC1L02Q & W41_q[0]_lut_out);
W41_q[0] = DFFE(W41_q[0]_sload_eqn, GLOBAL(HF1_outclock0), , , YC1L91Q);

--W41L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_L3
--operation mode is qfbk_counter

W41L3 = CARRY(!W41_q[0]);


--W81_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_2_P3
--operation mode is counter

W81_q[7]_lut_out = W81_q[7] $ W81L51;
W81_q[7]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[7]_lut_out);
W81_q[7] = DFFE(W81_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_2_P3
--operation mode is counter

W81_cout = CARRY(W81_q[7] # !W81L51);


--W81_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_2_P3
--operation mode is counter

W81_q[6]_lut_out = W81_q[6] $ !W81L31;
W81_q[6]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[6]_lut_out);
W81_q[6] = DFFE(W81_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_P3
--operation mode is counter

W81L51 = CARRY(!W81_q[6] & !W81L31);


--W81_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_2_P3
--operation mode is counter

W81_q[5]_lut_out = W81_q[5] $ W81L11;
W81_q[5]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[5]_lut_out);
W81_q[5] = DFFE(W81_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_P3
--operation mode is counter

W81L31 = CARRY(W81_q[5] # !W81L11);


--W81_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_2_P3
--operation mode is counter

W81_q[4]_lut_out = W81_q[4] $ !W81L9;
W81_q[4]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[4]_lut_out);
W81_q[4] = DFFE(W81_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_P3
--operation mode is counter

W81L11 = CARRY(!W81_q[4] & !W81L9);


--W81_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_2_P3
--operation mode is counter

W81_q[3]_lut_out = W81_q[3] $ W81L7;
W81_q[3]_sload_eqn = (MC1L1 & VCC) # (!MC1L1 & W81_q[3]_lut_out);
W81_q[3] = DFFE(W81_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_P3
--operation mode is counter

W81L9 = CARRY(W81_q[3] # !W81L7);


--W81_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_2_P3
--operation mode is counter

W81_q[2]_lut_out = W81_q[2] $ !W81L5;
W81_q[2]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[2]_lut_out);
W81_q[2] = DFFE(W81_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_P3
--operation mode is counter

W81L7 = CARRY(!W81_q[2] & !W81L5);


--W81_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_2_P3
--operation mode is counter

W81_q[1]_lut_out = W81_q[1] $ W81L3;
W81_q[1]_sload_eqn = (MC1L1 & VCC) # (!MC1L1 & W81_q[1]_lut_out);
W81_q[1] = DFFE(W81_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_P3
--operation mode is counter

W81L5 = CARRY(W81_q[1] # !W81L3);


--W81_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_2_P3
--operation mode is qfbk_counter

W81_q[0]_lut_out = !W81_q[0];
W81_q[0]_sload_eqn = (MC1L1 & ~GND) # (!MC1L1 & W81_q[0]_lut_out);
W81_q[0] = DFFE(W81_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !WB1L81Q, , MC1L2);

--W81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_P3
--operation mode is qfbk_counter

W81L3 = CARRY(!W81_q[0]);


--W11_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_8_B3
--operation mode is normal

W11_sload_path[4]_lut_out = W11_sload_path[4] $ !W11L9;
W11_sload_path[4] = DFFE(W11_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), UC1L5Q, , );


--W11_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_B3
--operation mode is arithmetic

W11_sload_path[3]_lut_out = W11_sload_path[3] $ W11L7;
W11_sload_path[3] = DFFE(W11_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), UC1L5Q, , );

--W11L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_B3
--operation mode is arithmetic

W11L9 = CARRY(!W11L7 # !W11_sload_path[3]);


--W11_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_B3
--operation mode is arithmetic

W11_sload_path[2]_lut_out = W11_sload_path[2] $ !W11L5;
W11_sload_path[2] = DFFE(W11_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), UC1L5Q, , );

--W11L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_B3
--operation mode is arithmetic

W11L7 = CARRY(W11_sload_path[2] & !W11L5);


--W11_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_B3
--operation mode is arithmetic

W11_sload_path[1]_lut_out = W11_sload_path[1] $ W11L3;
W11_sload_path[1] = DFFE(W11_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), UC1L5Q, , );

--W11L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_B3
--operation mode is arithmetic

W11L5 = CARRY(!W11L3 # !W11_sload_path[1]);


--W11_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_B3
--operation mode is qfbk_counter

W11_sload_path[0]_lut_out = !W11_sload_path[0];
W11_sload_path[0] = DFFE(W11_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), UC1L5Q, , );

--W11L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_B3
--operation mode is qfbk_counter

W11L3 = CARRY(W11_sload_path[0]);


--W8_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_X4
--operation mode is counter

W8_sload_path[4]_lut_out = W8_sload_path[4] $ !W8L9;
W8_sload_path[4]_reg_input = !KB81_aeb_out & W8_sload_path[4]_lut_out;
W8_sload_path[4] = DFFE(W8_sload_path[4]_reg_input, GLOBAL(HF1_outclock0), NC1L9Q, , );

--W8L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_X4
--operation mode is counter

W8L11 = CARRY(W8_sload_path[4] & !W8L9);


--W8_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_X4
--operation mode is counter

W8_sload_path[3]_lut_out = W8_sload_path[3] $ W8L7;
W8_sload_path[3]_reg_input = !KB81_aeb_out & W8_sload_path[3]_lut_out;
W8_sload_path[3] = DFFE(W8_sload_path[3]_reg_input, GLOBAL(HF1_outclock0), NC1L9Q, , );

--W8L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_X4
--operation mode is counter

W8L9 = CARRY(!W8L7 # !W8_sload_path[3]);


--W8_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_X4
--operation mode is counter

W8_sload_path[2]_lut_out = W8_sload_path[2] $ !W8L5;
W8_sload_path[2]_reg_input = !KB81_aeb_out & W8_sload_path[2]_lut_out;
W8_sload_path[2] = DFFE(W8_sload_path[2]_reg_input, GLOBAL(HF1_outclock0), NC1L9Q, , );

--W8L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_X4
--operation mode is counter

W8L7 = CARRY(W8_sload_path[2] & !W8L5);


--W8_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_X4
--operation mode is counter

W8_sload_path[1]_lut_out = W8_sload_path[1] $ W8L3;
W8_sload_path[1]_reg_input = !KB81_aeb_out & W8_sload_path[1]_lut_out;
W8_sload_path[1] = DFFE(W8_sload_path[1]_reg_input, GLOBAL(HF1_outclock0), NC1L9Q, , );

--W8L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_X4
--operation mode is counter

W8L5 = CARRY(!W8L3 # !W8_sload_path[1]);


--W8_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_X4
--operation mode is qfbk_counter

W8_sload_path[0]_lut_out = !W8_sload_path[0];
W8_sload_path[0]_reg_input = !KB81_aeb_out & W8_sload_path[0]_lut_out;
W8_sload_path[0] = DFFE(W8_sload_path[0]_reg_input, GLOBAL(HF1_outclock0), NC1L9Q, , );

--W8L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_X4
--operation mode is qfbk_counter

W8L3 = CARRY(W8_sload_path[0]);


--W8L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_6_X4
--operation mode is arithmetic

W8L12 = KB81_aeb_out # W8L11;

--W8_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_6_X4
--operation mode is arithmetic

W8_cout = CARRY(!KB81_aeb_out & !W8L11);


--W9_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_X4
--operation mode is normal

W9_sload_path[3]_lut_out = W9L7 $ W9_sload_path[3];
W9_sload_path[3] = DFFE(W9_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , W8L31);


--W9_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_X4
--operation mode is arithmetic

W9_sload_path[2]_lut_out = W9_sload_path[2] $ !W9L5;
W9_sload_path[2] = DFFE(W9_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , W8L31);

--W9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_X4
--operation mode is arithmetic

W9L7 = CARRY(W9_sload_path[2] & !W9L5);


--W9_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_X4
--operation mode is arithmetic

W9_sload_path[1]_lut_out = W9_sload_path[1] $ W9L3;
W9_sload_path[1] = DFFE(W9_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , W8L31);

--W9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_X4
--operation mode is arithmetic

W9L5 = CARRY(!W9L3 # !W9_sload_path[1]);


--W9_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_X4
--operation mode is qfbk_counter

W9_sload_path[0]_lut_out = !W9_sload_path[0];
W9_sload_path[0] = DFFE(W9_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , W8L31);

--W9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_X4
--operation mode is qfbk_counter

W9L3 = CARRY(W9_sload_path[0]);


--W32_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_13_K3
--operation mode is normal

W32_q[15]_lut_out = W32L13 $ W32_q[15];
W32_q[15] = DFFE(W32_q[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);


--W32_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_13_K3
--operation mode is arithmetic

W32_q[14]_lut_out = W32_q[14] $ !W32L92;
W32_q[14] = DFFE(W32_q[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_K3
--operation mode is arithmetic

W32L13 = CARRY(W32_q[14] & !W32L92);


--W32_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_13_K3
--operation mode is arithmetic

W32_q[13]_lut_out = W32_q[13] $ W32L72;
W32_q[13] = DFFE(W32_q[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_K3
--operation mode is arithmetic

W32L92 = CARRY(!W32L72 # !W32_q[13]);


--W32_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_13_K3
--operation mode is arithmetic

W32_q[12]_lut_out = W32_q[12] $ !W32L52;
W32_q[12] = DFFE(W32_q[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_K3
--operation mode is arithmetic

W32L72 = CARRY(W32_q[12] & !W32L52);


--W32_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_13_K3
--operation mode is arithmetic

W32_q[11]_lut_out = W32_q[11] $ W32L32;
W32_q[11] = DFFE(W32_q[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_K3
--operation mode is arithmetic

W32L52 = CARRY(!W32L32 # !W32_q[11]);


--W32_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_13_K3
--operation mode is arithmetic

W32_q[10]_lut_out = W32_q[10] $ !W32L12;
W32_q[10] = DFFE(W32_q[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_K3
--operation mode is arithmetic

W32L32 = CARRY(W32_q[10] & !W32L12);


--W32_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_11_K3
--operation mode is arithmetic

W32_q[9]_lut_out = W32_q[9] $ W32L91;
W32_q[9] = DFFE(W32_q[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_K3
--operation mode is arithmetic

W32L12 = CARRY(!W32L91 # !W32_q[9]);


--W32_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_11_K3
--operation mode is arithmetic

W32_q[8]_lut_out = W32_q[8] $ !W32L71;
W32_q[8] = DFFE(W32_q[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_K3
--operation mode is arithmetic

W32L91 = CARRY(W32_q[8] & !W32L71);


--W32_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_11_K3
--operation mode is arithmetic

W32_q[7]_lut_out = W32_q[7] $ W32L51;
W32_q[7] = DFFE(W32_q[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_K3
--operation mode is arithmetic

W32L71 = CARRY(!W32L51 # !W32_q[7]);


--W32_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_11_K3
--operation mode is arithmetic

W32_q[6]_lut_out = W32_q[6] $ !W32L31;
W32_q[6] = DFFE(W32_q[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_K3
--operation mode is arithmetic

W32L51 = CARRY(W32_q[6] & !W32L31);


--W32_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_11_K3
--operation mode is arithmetic

W32_q[5]_lut_out = W32_q[5] $ W32L11;
W32_q[5] = DFFE(W32_q[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_K3
--operation mode is arithmetic

W32L31 = CARRY(!W32L11 # !W32_q[5]);


--W32_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_11_K3
--operation mode is arithmetic

W32_q[4]_lut_out = W32_q[4] $ !W32L9;
W32_q[4] = DFFE(W32_q[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_K3
--operation mode is arithmetic

W32L11 = CARRY(W32_q[4] & !W32L9);


--W32_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_11_K3
--operation mode is arithmetic

W32_q[3]_lut_out = W32_q[3] $ W32L7;
W32_q[3] = DFFE(W32_q[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_K3
--operation mode is arithmetic

W32L9 = CARRY(!W32L7 # !W32_q[3]);


--W32_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_11_K3
--operation mode is arithmetic

W32_q[2]_lut_out = W32_q[2] $ !W32L5;
W32_q[2] = DFFE(W32_q[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_K3
--operation mode is arithmetic

W32L7 = CARRY(W32_q[2] & !W32L5);


--W32_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_11_K3
--operation mode is arithmetic

W32_q[1]_lut_out = W32_q[1] $ W32L3;
W32_q[1] = DFFE(W32_q[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_K3
--operation mode is arithmetic

W32L5 = CARRY(!W32L3 # !W32_q[1]);


--W32_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_11_K3
--operation mode is qfbk_counter

W32_q[0]_lut_out = !W32_q[0];
W32_q[0] = DFFE(W32_q[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , QD1L55Q);

--W32L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_K3
--operation mode is qfbk_counter

W32L3 = CARRY(W32_q[0]);


--W72_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_F3
--operation mode is qfbk_counter

W72_sload_path[0]_lut_out = !W72_sload_path[0];
W72_sload_path[0] = DFFE(W72_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_13_F3
--operation mode is qfbk_counter

W72_the_carries[1] = CARRY(VB1_inst46 $ !W72_sload_path[0]);


--W72_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_13_F3
--operation mode is arithmetic

W72_pre_out[1]_lut_out = W72_pre_out[1] $ W72_the_carries[1];
W72_pre_out[1] = DFFE(W72_pre_out[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_13_F3
--operation mode is arithmetic

W72_the_carries[2] = CARRY(VB1_inst46 $ W72_pre_out[1] # !W72_the_carries[1]);


--W72_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_13_F3
--operation mode is arithmetic

W72_pre_out[2]_lut_out = W72_pre_out[2] $ !W72_the_carries[2];
W72_pre_out[2] = DFFE(W72_pre_out[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_13_F3
--operation mode is arithmetic

W72_the_carries[3] = CARRY(!W72_the_carries[2] & (VB1_inst46 $ !W72_pre_out[2]));


--W72_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_13_F3
--operation mode is arithmetic

W72_pre_out[3]_lut_out = W72_pre_out[3] $ W72_the_carries[3];
W72_pre_out[3] = DFFE(W72_pre_out[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_13_F3
--operation mode is arithmetic

W72_the_carries[4] = CARRY(VB1_inst46 $ W72_pre_out[3] # !W72_the_carries[3]);


--W72_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_13_F3
--operation mode is arithmetic

W72_pre_out[4]_lut_out = W72_pre_out[4] $ !W72_the_carries[4];
W72_pre_out[4] = DFFE(W72_pre_out[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_13_F3
--operation mode is arithmetic

W72_the_carries[5] = CARRY(!W72_the_carries[4] & (VB1_inst46 $ !W72_pre_out[4]));


--W72_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_13_F3
--operation mode is arithmetic

W72_pre_out[5]_lut_out = W72_pre_out[5] $ W72_the_carries[5];
W72_pre_out[5] = DFFE(W72_pre_out[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_13_F3
--operation mode is arithmetic

W72_the_carries[6] = CARRY(VB1_inst46 $ W72_pre_out[5] # !W72_the_carries[5]);


--W72_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_13_F3
--operation mode is arithmetic

W72_pre_out[6]_lut_out = W72_pre_out[6] $ !W72_the_carries[6];
W72_pre_out[6] = DFFE(W72_pre_out[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_13_F3
--operation mode is arithmetic

W72_the_carries[7] = CARRY(!W72_the_carries[6] & (VB1_inst46 $ !W72_pre_out[6]));


--W72_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_13_F3
--operation mode is arithmetic

W72_pre_out[7]_lut_out = W72_pre_out[7] $ W72_the_carries[7];
W72_pre_out[7] = DFFE(W72_pre_out[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_13_F3
--operation mode is arithmetic

W72_the_carries[8] = CARRY(VB1_inst46 $ W72_pre_out[7] # !W72_the_carries[7]);


--W72_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_13_F3
--operation mode is arithmetic

W72_pre_out[8]_lut_out = W72_pre_out[8] $ !W72_the_carries[8];
W72_pre_out[8] = DFFE(W72_pre_out[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_13_F3
--operation mode is arithmetic

W72_the_carries[9] = CARRY(!W72_the_carries[8] & (VB1_inst46 $ !W72_pre_out[8]));


--W72_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_13_F3
--operation mode is arithmetic

W72_pre_out[9]_lut_out = W72_pre_out[9] $ W72_the_carries[9];
W72_pre_out[9] = DFFE(W72_pre_out[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_13_F3
--operation mode is arithmetic

W72_the_carries[10] = CARRY(VB1_inst46 $ W72_pre_out[9] # !W72_the_carries[9]);


--W72_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_15_F3
--operation mode is arithmetic

W72_pre_out[10]_lut_out = W72_pre_out[10] $ !W72_the_carries[10];
W72_pre_out[10] = DFFE(W72_pre_out[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_15_F3
--operation mode is arithmetic

W72_the_carries[11] = CARRY(!W72_the_carries[10] & (W72_pre_out[10] $ !VB1_inst46));


--W72_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_15_F3
--operation mode is arithmetic

W72_pre_out[11]_lut_out = W72_pre_out[11] $ W72_the_carries[11];
W72_pre_out[11] = DFFE(W72_pre_out[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_15_F3
--operation mode is arithmetic

W72_the_carries[12] = CARRY(W72_pre_out[11] $ VB1_inst46 # !W72_the_carries[11]);


--W72_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_15_F3
--operation mode is arithmetic

W72_pre_out[12]_lut_out = W72_pre_out[12] $ !W72_the_carries[12];
W72_pre_out[12] = DFFE(W72_pre_out[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_15_F3
--operation mode is arithmetic

W72_the_carries[13] = CARRY(!W72_the_carries[12] & (W72_pre_out[12] $ !VB1_inst46));


--W72_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_15_F3
--operation mode is arithmetic

W72_pre_out[13]_lut_out = W72_pre_out[13] $ W72_the_carries[13];
W72_pre_out[13] = DFFE(W72_pre_out[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_15_F3
--operation mode is arithmetic

W72_the_carries[14] = CARRY(W72_pre_out[13] $ VB1_inst46 # !W72_the_carries[13]);


--W72_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_15_F3
--operation mode is arithmetic

W72_pre_out[14]_lut_out = W72_pre_out[14] $ !W72_the_carries[14];
W72_pre_out[14] = DFFE(W72_pre_out[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);

--W72_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_15_F3
--operation mode is arithmetic

W72_the_carries[15] = CARRY(!W72_the_carries[14] & (W72_pre_out[14] $ !VB1_inst46));


--W72_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_15_F3
--operation mode is normal

W72_pre_out[15]_lut_out = W72_pre_out[15] $ W72_the_carries[15];
W72_pre_out[15] = DFFE(W72_pre_out[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst48);


--W52_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC9_12_I3
--operation mode is arithmetic

W52_sload_path[2]_lut_out = W52_sload_path[2] $ !W52L5;
W52_sload_path[2] = DFFE(W52_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W52_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_12_I3
--operation mode is arithmetic

W52_cout = CARRY(W52_sload_path[2] & !W52L5);


--W52_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC8_12_I3
--operation mode is arithmetic

W52_sload_path[1]_lut_out = W52_sload_path[1] $ W52L3;
W52_sload_path[1] = DFFE(W52_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W52L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC8_12_I3
--operation mode is arithmetic

W52L5 = CARRY(!W52L3 # !W52_sload_path[1]);


--W52_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC7_12_I3
--operation mode is arithmetic

W52_sload_path[0]_lut_out = !W52_sload_path[0];
W52_sload_path[0] = DFFE(W52_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W52L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC7_12_I3
--operation mode is arithmetic

W52L3 = CARRY(W52_sload_path[0]);


--W62_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC5_12_I3
--operation mode is arithmetic

W62_sload_path[2]_lut_out = W62_sload_path[2] $ W62L6;
W62_sload_path[2] = DFFE(W62_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W62_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_12_I3
--operation mode is arithmetic

W62_cout = CARRY(!W62L6 # !W62_sload_path[2]);


--W62_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC4_12_I3
--operation mode is arithmetic

W62_sload_path[1]_lut_out = W62_sload_path[1] $ !W62L4;
W62_sload_path[1] = DFFE(W62_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W62L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC4_12_I3
--operation mode is arithmetic

W62L6 = CARRY(W62_sload_path[1] & !W62L4);


--W62_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC3_12_I3
--operation mode is arithmetic

W62_sload_path[0]_lut_out = W62_sload_path[0] $ W62L3;
W62_sload_path[0] = DFFE(W62_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !QD1_STF, , QD1L701Q);

--W62L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC3_12_I3
--operation mode is arithmetic

W62L4 = CARRY(!W62L3 # !W62_sload_path[0]);


--W22_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_7_I3
--operation mode is qfbk_counter

W22_q[0]_lut_out = !W22_q[0];
W22_q[0]_sload_eqn = (QD1_STF & WF1_portadataout[2]) # (!QD1_STF & W22_q[0]_lut_out);
W22_q[0] = DFFE(W22_q[0]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_I3
--operation mode is qfbk_counter

W22_the_carries[1] = CARRY(QD1_PL_INC $ !W22_q[0]);


--W22_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_I3
--operation mode is counter

W22_pre_out[1]_lut_out = W22_pre_out[1] $ W22_the_carries[1];
W22_pre_out[1]_sload_eqn = (QD1_STF & WF1_portadataout[3]) # (!QD1_STF & W22_pre_out[1]_lut_out);
W22_pre_out[1] = DFFE(W22_pre_out[1]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_I3
--operation mode is counter

W22_the_carries[2] = CARRY(QD1_PL_INC $ W22_pre_out[1] # !W22_the_carries[1]);


--W22_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_I3
--operation mode is counter

W22_pre_out[2]_lut_out = W22_pre_out[2] $ !W22_the_carries[2];
W22_pre_out[2]_sload_eqn = (QD1_STF & WF1_portadataout[4]) # (!QD1_STF & W22_pre_out[2]_lut_out);
W22_pre_out[2] = DFFE(W22_pre_out[2]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_I3
--operation mode is counter

W22_the_carries[3] = CARRY(!W22_the_carries[2] & (QD1_PL_INC $ !W22_pre_out[2]));


--W22_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_I3
--operation mode is counter

W22_pre_out[3]_lut_out = W22_pre_out[3] $ W22_the_carries[3];
W22_pre_out[3]_sload_eqn = (QD1_STF & WF1_portadataout[5]) # (!QD1_STF & W22_pre_out[3]_lut_out);
W22_pre_out[3] = DFFE(W22_pre_out[3]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_I3
--operation mode is counter

W22_the_carries[4] = CARRY(QD1_PL_INC $ W22_pre_out[3] # !W22_the_carries[3]);


--W22_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_I3
--operation mode is counter

W22_pre_out[4]_lut_out = W22_pre_out[4] $ !W22_the_carries[4];
W22_pre_out[4]_sload_eqn = (QD1_STF & WF1_portadataout[6]) # (!QD1_STF & W22_pre_out[4]_lut_out);
W22_pre_out[4] = DFFE(W22_pre_out[4]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_I3
--operation mode is counter

W22_the_carries[5] = CARRY(!W22_the_carries[4] & (QD1_PL_INC $ !W22_pre_out[4]));


--W22_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_I3
--operation mode is counter

W22_pre_out[5]_lut_out = W22_pre_out[5] $ W22_the_carries[5];
W22_pre_out[5]_sload_eqn = (QD1_STF & WF1_portadataout[7]) # (!QD1_STF & W22_pre_out[5]_lut_out);
W22_pre_out[5] = DFFE(W22_pre_out[5]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_I3
--operation mode is counter

W22_the_carries[6] = CARRY(QD1_PL_INC $ W22_pre_out[5] # !W22_the_carries[5]);


--W22_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_I3
--operation mode is counter

W22_pre_out[6]_lut_out = W22_pre_out[6] $ !W22_the_carries[6];
W22_pre_out[6]_sload_eqn = (QD1_STF & WF1_portadataout[8]) # (!QD1_STF & W22_pre_out[6]_lut_out);
W22_pre_out[6] = DFFE(W22_pre_out[6]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_I3
--operation mode is counter

W22_the_carries[7] = CARRY(!W22_the_carries[6] & (QD1_PL_INC $ !W22_pre_out[6]));


--W22_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_I3
--operation mode is counter

W22_pre_out[7]_lut_out = W22_pre_out[7] $ W22_the_carries[7];
W22_pre_out[7]_sload_eqn = (QD1_STF & WF1_portadataout[9]) # (!QD1_STF & W22_pre_out[7]_lut_out);
W22_pre_out[7] = DFFE(W22_pre_out[7]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_7_I3
--operation mode is counter

W22_the_carries[8] = CARRY(QD1_PL_INC $ W22_pre_out[7] # !W22_the_carries[7]);


--W22_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_7_I3
--operation mode is counter

W22_pre_out[8]_lut_out = W22_pre_out[8] $ !W22_the_carries[8];
W22_pre_out[8]_sload_eqn = (QD1_STF & WF1_portadataout[10]) # (!QD1_STF & W22_pre_out[8]_lut_out);
W22_pre_out[8] = DFFE(W22_pre_out[8]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_7_I3
--operation mode is counter

W22_the_carries[9] = CARRY(!W22_the_carries[8] & (QD1_PL_INC $ !W22_pre_out[8]));


--W22_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_7_I3
--operation mode is counter

W22_pre_out[9]_lut_out = W22_pre_out[9] $ W22_the_carries[9];
W22_pre_out[9]_sload_eqn = (QD1_STF & WF1_portadataout[11]) # (!QD1_STF & W22_pre_out[9]_lut_out);
W22_pre_out[9] = DFFE(W22_pre_out[9]_sload_eqn, GLOBAL(HF1_outclock0), , , QD1L101Q);

--W22_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_7_I3
--operation mode is counter

W22_the_carries[10] = CARRY(QD1_PL_INC $ W22_pre_out[9] # !W22_the_carries[9]);


--W91_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_5_A3
--operation mode is qfbk_counter

W91_q[0]_lut_out = !W91_q[0];
W91_q[0]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_q[0]_lut_out);
W91_q[0] = DFFE(W91_q[0]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_5_A3
--operation mode is qfbk_counter

W91_the_carries[1] = CARRY(JD1L41 $ !W91_q[0]);


--W91_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_5_A3
--operation mode is counter

W91_pre_out[1]_lut_out = W91_pre_out[1] $ W91_the_carries[1];
W91_pre_out[1]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[1]_lut_out);
W91_pre_out[1] = DFFE(W91_pre_out[1]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_5_A3
--operation mode is counter

W91_the_carries[2] = CARRY(JD1L41 $ W91_pre_out[1] # !W91_the_carries[1]);


--W91_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_5_A3
--operation mode is counter

W91_pre_out[2]_lut_out = W91_pre_out[2] $ !W91_the_carries[2];
W91_pre_out[2]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[2]_lut_out);
W91_pre_out[2] = DFFE(W91_pre_out[2]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_5_A3
--operation mode is counter

W91_the_carries[3] = CARRY(!W91_the_carries[2] & (JD1L41 $ !W91_pre_out[2]));


--W91_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_5_A3
--operation mode is counter

W91_pre_out[3]_lut_out = W91_pre_out[3] $ W91_the_carries[3];
W91_pre_out[3]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[3]_lut_out);
W91_pre_out[3] = DFFE(W91_pre_out[3]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_5_A3
--operation mode is counter

W91_the_carries[4] = CARRY(JD1L41 $ W91_pre_out[3] # !W91_the_carries[3]);


--W91_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_5_A3
--operation mode is counter

W91_pre_out[4]_lut_out = W91_pre_out[4] $ !W91_the_carries[4];
W91_pre_out[4]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[4]_lut_out);
W91_pre_out[4] = DFFE(W91_pre_out[4]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_5_A3
--operation mode is counter

W91_the_carries[5] = CARRY(!W91_the_carries[4] & (JD1L41 $ !W91_pre_out[4]));


--W91_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_5_A3
--operation mode is counter

W91_pre_out[5]_lut_out = W91_pre_out[5] $ W91_the_carries[5];
W91_pre_out[5]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[5]_lut_out);
W91_pre_out[5] = DFFE(W91_pre_out[5]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_5_A3
--operation mode is counter

W91_the_carries[6] = CARRY(JD1L41 $ W91_pre_out[5] # !W91_the_carries[5]);


--W91_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_5_A3
--operation mode is counter

W91_pre_out[6]_lut_out = W91_pre_out[6] $ !W91_the_carries[6];
W91_pre_out[6]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[6]_lut_out);
W91_pre_out[6] = DFFE(W91_pre_out[6]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);

--W91_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_5_A3
--operation mode is counter

W91_the_carries[7] = CARRY(!W91_the_carries[6] & (JD1L41 $ !W91_pre_out[6]));


--W91_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_5_A3
--operation mode is normal

W91_pre_out[7]_lut_out = W91_pre_out[7] $ W91_the_carries[7];
W91_pre_out[7]_sload_eqn = (TB1_CLR_BUF & VCC) # (!TB1_CLR_BUF & W91_pre_out[7]_lut_out);
W91_pre_out[7] = DFFE(W91_pre_out[7]_sload_eqn, GLOBAL(HF1_outclock0), , , JD1L2);


--W42_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_12_L3
--operation mode is counter

W42_q[7]_lut_out = W42_q[7] $ W42L51;
W42_q[7]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[7]_lut_out);
W42_q[7] = DFFE(W42_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_12_L3
--operation mode is counter

W42_cout = CARRY(W42_q[7] # !W42L51);


--W42_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_12_L3
--operation mode is counter

W42_q[6]_lut_out = W42_q[6] $ !W42L31;
W42_q[6]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[6]_lut_out);
W42_q[6] = DFFE(W42_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_L3
--operation mode is counter

W42L51 = CARRY(!W42_q[6] & !W42L31);


--W42_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_12_L3
--operation mode is counter

W42_q[5]_lut_out = W42_q[5] $ W42L11;
W42_q[5]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[5]_lut_out);
W42_q[5] = DFFE(W42_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_L3
--operation mode is counter

W42L31 = CARRY(W42_q[5] # !W42L11);


--W42_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_12_L3
--operation mode is counter

W42_q[4]_lut_out = W42_q[4] $ !W42L9;
W42_q[4]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[4]_lut_out);
W42_q[4] = DFFE(W42_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_L3
--operation mode is counter

W42L11 = CARRY(!W42_q[4] & !W42L9);


--W42_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_12_L3
--operation mode is counter

W42_q[3]_lut_out = W42_q[3] $ W42L7;
W42_q[3]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[3]_lut_out);
W42_q[3] = DFFE(W42_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_L3
--operation mode is counter

W42L9 = CARRY(W42_q[3] # !W42L7);


--W42_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_12_L3
--operation mode is counter

W42_q[2]_lut_out = W42_q[2] $ !W42L5;
W42_q[2]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[2]_lut_out);
W42_q[2] = DFFE(W42_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_L3
--operation mode is counter

W42L7 = CARRY(!W42_q[2] & !W42L5);


--W42_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_12_L3
--operation mode is counter

W42_q[1]_lut_out = W42_q[1] $ W42L3;
W42_q[1]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[1]_lut_out);
W42_q[1] = DFFE(W42_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_L3
--operation mode is counter

W42L5 = CARRY(W42_q[1] # !W42L3);


--W42_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_12_L3
--operation mode is qfbk_counter

W42_q[0]_lut_out = !W42_q[0];
W42_q[0]_sload_eqn = (SD1L1 & VCC) # (!SD1L1 & W42_q[0]_lut_out);
W42_q[0] = DFFE(W42_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , SD1L2);

--W42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_L3
--operation mode is qfbk_counter

W42L3 = CARRY(!W42_q[0]);


--W02_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_R3
--operation mode is counter

W02_sload_path[4]_lut_out = W02_sload_path[4] $ !W02L9;
W02_sload_path[4]_reg_input = !W02_pre_sclr & W02_sload_path[4]_lut_out;
W02_sload_path[4] = DFFE(W02_sload_path[4]_reg_input, GLOBAL(HF1_outclock0), , , !XD1L4Q);

--W02L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_R3
--operation mode is counter

W02L11 = CARRY(W02_sload_path[4] & !W02L9);


--W02_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_R3
--operation mode is counter

W02_sload_path[3]_lut_out = W02_sload_path[3] $ W02L7;
W02_sload_path[3]_reg_input = !W02_pre_sclr & W02_sload_path[3]_lut_out;
W02_sload_path[3] = DFFE(W02_sload_path[3]_reg_input, GLOBAL(HF1_outclock0), , , !XD1L4Q);

--W02L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_R3
--operation mode is counter

W02L9 = CARRY(!W02L7 # !W02_sload_path[3]);


--W02_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_R3
--operation mode is counter

W02_sload_path[2]_lut_out = W02_sload_path[2] $ !W02L5;
W02_sload_path[2]_reg_input = !W02_pre_sclr & W02_sload_path[2]_lut_out;
W02_sload_path[2] = DFFE(W02_sload_path[2]_reg_input, GLOBAL(HF1_outclock0), , , !XD1L4Q);

--W02L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_R3
--operation mode is counter

W02L7 = CARRY(W02_sload_path[2] & !W02L5);


--W02_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_R3
--operation mode is counter

W02_sload_path[1]_lut_out = W02_sload_path[1] $ W02L3;
W02_sload_path[1]_reg_input = !W02_pre_sclr & W02_sload_path[1]_lut_out;
W02_sload_path[1] = DFFE(W02_sload_path[1]_reg_input, GLOBAL(HF1_outclock0), , , !XD1L4Q);

--W02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_R3
--operation mode is counter

W02L5 = CARRY(!W02L3 # !W02_sload_path[1]);


--W02_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_R3
--operation mode is qfbk_counter

W02_sload_path[0]_lut_out = !W02_sload_path[0];
W02_sload_path[0]_reg_input = !W02_pre_sclr & W02_sload_path[0]_lut_out;
W02_sload_path[0] = DFFE(W02_sload_path[0]_reg_input, GLOBAL(HF1_outclock0), , , !XD1L4Q);

--W02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_R3
--operation mode is qfbk_counter

W02L3 = CARRY(W02_sload_path[0]);


--W02L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_13_R3
--operation mode is arithmetic

W02L22 = KB42_aeb_out # W02L11;

--W02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_13_R3
--operation mode is arithmetic

W02_cout = CARRY(!KB42_aeb_out & !W02L11);


--W12_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_12_R3
--operation mode is counter

W12_sload_path[3]_lut_out = W12_sload_path[3] $ W12L7;
W12_sload_path[3]_reg_input = !KB52_aeb_out & W12_sload_path[3]_lut_out;
W12_sload_path[3] = DFFE(W12_sload_path[3]_reg_input, GLOBAL(HF1_outclock0), XD1L7Q, , W02L31);

--W12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_R3
--operation mode is counter

W12L9 = CARRY(!W12L7 # !W12_sload_path[3]);


--W12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_12_R3
--operation mode is counter

W12_sload_path[2]_lut_out = W12_sload_path[2] $ !W12L5;
W12_sload_path[2]_reg_input = !KB52_aeb_out & W12_sload_path[2]_lut_out;
W12_sload_path[2] = DFFE(W12_sload_path[2]_reg_input, GLOBAL(HF1_outclock0), XD1L7Q, , W02L31);

--W12L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_R3
--operation mode is counter

W12L7 = CARRY(W12_sload_path[2] & !W12L5);


--W12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_R3
--operation mode is counter

W12_sload_path[1]_lut_out = W12_sload_path[1] $ W12L3;
W12_sload_path[1]_reg_input = !KB52_aeb_out & W12_sload_path[1]_lut_out;
W12_sload_path[1] = DFFE(W12_sload_path[1]_reg_input, GLOBAL(HF1_outclock0), XD1L7Q, , W02L31);

--W12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_R3
--operation mode is counter

W12L5 = CARRY(!W12L3 # !W12_sload_path[1]);


--W12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_R3
--operation mode is qfbk_counter

W12_sload_path[0]_lut_out = !W12_sload_path[0];
W12_sload_path[0]_reg_input = !KB52_aeb_out & W12_sload_path[0]_lut_out;
W12_sload_path[0] = DFFE(W12_sload_path[0]_reg_input, GLOBAL(HF1_outclock0), XD1L7Q, , W02L31);

--W12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_R3
--operation mode is qfbk_counter

W12L3 = CARRY(W12_sload_path[0]);


--W12L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_12_R3
--operation mode is arithmetic

W12L81 = KB52_aeb_out # !W12L9;

--W12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_12_R3
--operation mode is arithmetic

W12_cout = CARRY(KB52_aeb_out # !W12L9);


--UF1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC3_9_A1
--operation mode is normal

UF1_lcell_hgrant = GND;


--UF1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC5_10_C4
--operation mode is normal

UF1_lcell_hresp0 = !JF1L43Q;


--UF1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC7_8_A1
--operation mode is normal

UF1_lcell_hresp1 = VCC;


--HF2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_1
HF2_outclock1 = PLL(CLK1p, , );


--HF1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
HF1_outclock0 = PLL(CLK2p, , );

--HF1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
HF1_outclock1 = PLL(CLK2p, , );


--A1L7 is altera_internal_jtag~TDO at JTAG_ELA_1
A1L7 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_ELA_1
A1L8 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--A1L6 is altera_internal_jtag~TCKUTAP at JTAG_ELA_1
A1L6 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--altera_internal_jtag is altera_internal_jtag at JTAG_ELA_1
altera_internal_jtag = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--A1L5 is altera_internal_jtag~SHIFTUSER at JTAG_ELA_1
A1L5 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--A1L3 is altera_internal_jtag~CLKDRUSER at JTAG_ELA_1
A1L3 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);

--A1L9 is altera_internal_jtag~UPDATEUSER at JTAG_ELA_1
A1L9 = APEX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , P1L2);


--BF2L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~190COMBOUT at LC4_4_O1
--operation mode is arithmetic

BF2L701 = BF2L392 & !BF2L182;

--BF2L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~190 at LC4_4_O1
--operation mode is arithmetic

BF2L601 = CARRY(BF2L392 & !BF2L182);


--BF2L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~191COMBOUT at LC5_4_O1
--operation mode is arithmetic

BF2L901 = BF2L592 & (BF2L601 # !BF2L382) # !BF2L592 & !BF2L382 & BF2L601;

--BF2L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~191 at LC5_4_O1
--operation mode is arithmetic

BF2L801 = CARRY(BF2L592 & BF2L382 & !BF2L601 # !BF2L592 & (BF2L382 # !BF2L601));


--BF2L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~192COMBOUT at LC6_4_O1
--operation mode is arithmetic

BF2L111 = BF2L582 & BF2L792 & !BF2L801 # !BF2L582 & (BF2L792 # !BF2L801);

--BF2L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~192 at LC6_4_O1
--operation mode is arithmetic

BF2L011 = CARRY(BF2L582 & BF2L792 & !BF2L801 # !BF2L582 & (BF2L792 # !BF2L801));


--BF2L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~193COMBOUT at LC7_4_O1
--operation mode is arithmetic

BF2L311 = BF2L992 & (BF2L011 # !BF2L782) # !BF2L992 & !BF2L782 & BF2L011;

--BF2L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~193 at LC7_4_O1
--operation mode is arithmetic

BF2L211 = CARRY(BF2L992 & BF2L782 & !BF2L011 # !BF2L992 & (BF2L782 # !BF2L011));


--BF2L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~194COMBOUT at LC8_4_O1
--operation mode is arithmetic

BF2L511 = BF2L103 & (!BF2L211 # !BF2L982) # !BF2L103 & !BF2L982 & !BF2L211;

--BF2L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~194 at LC8_4_O1
--operation mode is arithmetic

BF2L411 = CARRY(BF2L103 & (!BF2L211 # !BF2L982) # !BF2L103 & !BF2L982 & !BF2L211);


--BF2L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~195COMBOUT at LC9_4_O1
--operation mode is arithmetic

BF2L711 = BF2L303 & (BF2L411 # !BF2L192) # !BF2L303 & !BF2L192 & BF2L411;

--BF2L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~195 at LC9_4_O1
--operation mode is arithmetic

BF2L611 = CARRY(BF2L303 & BF2L192 & !BF2L411 # !BF2L303 & (BF2L192 # !BF2L411));


--BF2L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~196 at LC10_4_O1
--operation mode is normal

BF2L811 = BF2L772 & !BF2L611 & BF2L972 # !BF2L772 & (BF2L972 # !BF2L611);


--BF2L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~197COMBOUT at LC2_9_O1
--operation mode is arithmetic

BF2L021 = BF2L182 & !BF2L392;

--BF2L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~197 at LC2_9_O1
--operation mode is arithmetic

BF2L911 = CARRY(BF2L182 & !BF2L392);


--BF2L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~198COMBOUT at LC3_9_O1
--operation mode is arithmetic

BF2L221 = BF2L592 & BF2L382 & BF2L911 # !BF2L592 & (BF2L382 # BF2L911);

--BF2L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~198 at LC3_9_O1
--operation mode is arithmetic

BF2L121 = CARRY(BF2L592 & (!BF2L911 # !BF2L382) # !BF2L592 & !BF2L382 & !BF2L911);


--BF2L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~199COMBOUT at LC4_9_O1
--operation mode is arithmetic

BF2L421 = BF2L582 & (!BF2L121 # !BF2L792) # !BF2L582 & !BF2L792 & !BF2L121;

--BF2L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~199 at LC4_9_O1
--operation mode is arithmetic

BF2L321 = CARRY(BF2L582 & (!BF2L121 # !BF2L792) # !BF2L582 & !BF2L792 & !BF2L121);


--BF2L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~200COMBOUT at LC5_9_O1
--operation mode is arithmetic

BF2L621 = BF2L992 & BF2L782 & BF2L321 # !BF2L992 & (BF2L782 # BF2L321);

--BF2L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~200 at LC5_9_O1
--operation mode is arithmetic

BF2L521 = CARRY(BF2L992 & (!BF2L321 # !BF2L782) # !BF2L992 & !BF2L782 & !BF2L321);


--BF2L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~201COMBOUT at LC6_9_O1
--operation mode is arithmetic

BF2L821 = BF2L103 & BF2L982 & !BF2L521 # !BF2L103 & (BF2L982 # !BF2L521);

--BF2L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~201 at LC6_9_O1
--operation mode is arithmetic

BF2L721 = CARRY(BF2L103 & BF2L982 & !BF2L521 # !BF2L103 & (BF2L982 # !BF2L521));


--BF2L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202COMBOUT at LC7_9_O1
--operation mode is arithmetic

BF2L031 = BF2L303 & BF2L192 & BF2L721 # !BF2L303 & (BF2L192 # BF2L721);

--BF2L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202 at LC7_9_O1
--operation mode is arithmetic

BF2L921 = CARRY(BF2L303 & (!BF2L721 # !BF2L192) # !BF2L303 & !BF2L192 & !BF2L721);


--BF2L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~203 at LC8_9_O1
--operation mode is normal

BF2L131 = BF2L772 & (!BF2L972 # !BF2L921) # !BF2L772 & !BF2L921 & !BF2L972;


--BF1L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~150COMBOUT at LC2_13_N1
--operation mode is arithmetic

BF1L401 = !BF2L743 & BF1L663;

--BF1L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~150 at LC2_13_N1
--operation mode is arithmetic

BF1L301 = CARRY(!BF2L743 & BF1L663);


--BF1L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~151COMBOUT at LC3_13_N1
--operation mode is arithmetic

BF1L601 = BF2L943 & BF1L763 & BF1L301 # !BF2L943 & (BF1L763 # BF1L301);

--BF1L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~151 at LC3_13_N1
--operation mode is arithmetic

BF1L501 = CARRY(BF2L943 & (!BF1L301 # !BF1L763) # !BF2L943 & !BF1L763 & !BF1L301);


--BF1L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~152COMBOUT at LC4_13_N1
--operation mode is arithmetic

BF1L801 = BF2L153 & BF1L863 & !BF1L501 # !BF2L153 & (BF1L863 # !BF1L501);

--BF1L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~152 at LC4_13_N1
--operation mode is arithmetic

BF1L701 = CARRY(BF2L153 & BF1L863 & !BF1L501 # !BF2L153 & (BF1L863 # !BF1L501));


--BF1L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~153COMBOUT at LC5_13_N1
--operation mode is arithmetic

BF1L011 = BF2L353 & BF1L963 & BF1L701 # !BF2L353 & (BF1L963 # BF1L701);

--BF1L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~153 at LC5_13_N1
--operation mode is arithmetic

BF1L901 = CARRY(BF2L353 & (!BF1L701 # !BF1L963) # !BF2L353 & !BF1L963 & !BF1L701);


--BF1L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~154COMBOUT at LC6_13_N1
--operation mode is arithmetic

BF1L211 = BF2L553 & BF1L073 & !BF1L901 # !BF2L553 & (BF1L073 # !BF1L901);

--BF1L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~154 at LC6_13_N1
--operation mode is arithmetic

BF1L111 = CARRY(BF2L553 & BF1L073 & !BF1L901 # !BF2L553 & (BF1L073 # !BF1L901));


--BF1L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~155COMBOUT at LC7_13_N1
--operation mode is arithmetic

BF1L411 = BF2L753 & BF1L173 & BF1L111 # !BF2L753 & (BF1L173 # BF1L111);

--BF1L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~155 at LC7_13_N1
--operation mode is arithmetic

BF1L311 = CARRY(BF2L753 & (!BF1L111 # !BF1L173) # !BF2L753 & !BF1L173 & !BF1L111);


--BF1L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~156COMBOUT at LC8_13_N1
--operation mode is arithmetic

BF1L611 = BF2L953 & BF1L273 & !BF1L311 # !BF2L953 & (BF1L273 # !BF1L311);

--BF1L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~156 at LC8_13_N1
--operation mode is arithmetic

BF1L511 = CARRY(BF2L953 & BF1L273 & !BF1L311 # !BF2L953 & (BF1L273 # !BF1L311));


--BF1L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~157 at LC9_13_N1
--operation mode is normal

BF1L711 = BF2L163 & BF1L511 & BF1L373 # !BF2L163 & (BF1L511 # BF1L373);


--BF1L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~158COMBOUT at LC4_2_Q1
--operation mode is arithmetic

BF1L911 = !BF1L663 & BF2L913;

--BF1L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~158 at LC4_2_Q1
--operation mode is arithmetic

BF1L811 = CARRY(!BF1L663 & BF2L913);


--BF1L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~159COMBOUT at LC5_2_Q1
--operation mode is arithmetic

BF1L121 = BF2L713 & (BF1L811 # !BF1L763) # !BF2L713 & !BF1L763 & BF1L811;

--BF1L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~159 at LC5_2_Q1
--operation mode is arithmetic

BF1L021 = CARRY(BF2L713 & BF1L763 & !BF1L811 # !BF2L713 & (BF1L763 # !BF1L811));


--BF1L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~160COMBOUT at LC6_2_Q1
--operation mode is arithmetic

BF1L321 = BF1L863 & BF2L513 & !BF1L021 # !BF1L863 & (BF2L513 # !BF1L021);

--BF1L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~160 at LC6_2_Q1
--operation mode is arithmetic

BF1L221 = CARRY(BF1L863 & BF2L513 & !BF1L021 # !BF1L863 & (BF2L513 # !BF1L021));


--BF1L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~161COMBOUT at LC7_2_Q1
--operation mode is arithmetic

BF1L521 = BF1L963 & BF2L313 & BF1L221 # !BF1L963 & (BF2L313 # BF1L221);

--BF1L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~161 at LC7_2_Q1
--operation mode is arithmetic

BF1L421 = CARRY(BF1L963 & (!BF1L221 # !BF2L313) # !BF1L963 & !BF2L313 & !BF1L221);


--BF1L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162COMBOUT at LC8_2_Q1
--operation mode is arithmetic

BF1L721 = BF1L073 & BF2L113 & !BF1L421 # !BF1L073 & (BF2L113 # !BF1L421);

--BF1L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162 at LC8_2_Q1
--operation mode is arithmetic

BF1L621 = CARRY(BF1L073 & BF2L113 & !BF1L421 # !BF1L073 & (BF2L113 # !BF1L421));


--BF1L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163COMBOUT at LC9_2_Q1
--operation mode is arithmetic

BF1L921 = BF2L903 & (BF1L621 # !BF1L173) # !BF2L903 & !BF1L173 & BF1L621;

--BF1L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163 at LC9_2_Q1
--operation mode is arithmetic

BF1L821 = CARRY(BF2L903 & BF1L173 & !BF1L621 # !BF2L903 & (BF1L173 # !BF1L621));


--BF1L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~164 at LC10_2_Q1
--operation mode is normal

BF1L031 = BF1L273 & !BF1L821 & BF2L503 # !BF1L273 & (BF2L503 # !BF1L821);


--BF1L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165COMBOUT at LC2_3_V1
--operation mode is arithmetic

BF1L231 = !BF2L233 & BF1L663;

--BF1L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165 at LC2_3_V1
--operation mode is arithmetic

BF1L131 = CARRY(!BF2L233 & BF1L663);


--BF1L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166COMBOUT at LC3_3_V1
--operation mode is arithmetic

BF1L431 = BF2L433 & BF1L763 & BF1L131 # !BF2L433 & (BF1L763 # BF1L131);

--BF1L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166 at LC3_3_V1
--operation mode is arithmetic

BF1L331 = CARRY(BF2L433 & (!BF1L131 # !BF1L763) # !BF2L433 & !BF1L763 & !BF1L131);


--BF1L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167COMBOUT at LC4_3_V1
--operation mode is arithmetic

BF1L631 = BF2L633 & BF1L863 & !BF1L331 # !BF2L633 & (BF1L863 # !BF1L331);

--BF1L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167 at LC4_3_V1
--operation mode is arithmetic

BF1L531 = CARRY(BF2L633 & BF1L863 & !BF1L331 # !BF2L633 & (BF1L863 # !BF1L331));


--BF1L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168COMBOUT at LC5_3_V1
--operation mode is arithmetic

BF1L831 = BF2L833 & BF1L963 & BF1L531 # !BF2L833 & (BF1L963 # BF1L531);

--BF1L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168 at LC5_3_V1
--operation mode is arithmetic

BF1L731 = CARRY(BF2L833 & (!BF1L531 # !BF1L963) # !BF2L833 & !BF1L963 & !BF1L531);


--BF1L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~169COMBOUT at LC6_3_V1
--operation mode is arithmetic

BF1L041 = BF2L043 & BF1L073 & !BF1L731 # !BF2L043 & (BF1L073 # !BF1L731);

--BF1L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~169 at LC6_3_V1
--operation mode is arithmetic

BF1L931 = CARRY(BF2L043 & BF1L073 & !BF1L731 # !BF2L043 & (BF1L073 # !BF1L731));


--BF1L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170COMBOUT at LC7_3_V1
--operation mode is arithmetic

BF1L241 = BF2L243 & BF1L173 & BF1L931 # !BF2L243 & (BF1L173 # BF1L931);

--BF1L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170 at LC7_3_V1
--operation mode is arithmetic

BF1L141 = CARRY(BF2L243 & (!BF1L931 # !BF1L173) # !BF2L243 & !BF1L173 & !BF1L931);


--BF1L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171COMBOUT at LC8_3_V1
--operation mode is arithmetic

BF1L441 = BF2L443 & BF1L273 & !BF1L141 # !BF2L443 & (BF1L273 # !BF1L141);

--BF1L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171 at LC8_3_V1
--operation mode is arithmetic

BF1L341 = CARRY(BF2L443 & BF1L273 & !BF1L141 # !BF2L443 & (BF1L273 # !BF1L141));


--BF1L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~172 at LC9_3_V1
--operation mode is normal

BF1L541 = BF2L643 & BF1L341 & BF1L373 # !BF2L643 & (BF1L341 # BF1L373);


--BF1L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173COMBOUT at LC4_4_V1
--operation mode is arithmetic

BF1L741 = !BF1L663 & BF2L133;

--BF1L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173 at LC4_4_V1
--operation mode is arithmetic

BF1L641 = CARRY(!BF1L663 & BF2L133);


--BF1L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174COMBOUT at LC5_4_V1
--operation mode is arithmetic

BF1L941 = BF1L763 & BF2L923 & BF1L641 # !BF1L763 & (BF2L923 # BF1L641);

--BF1L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174 at LC5_4_V1
--operation mode is arithmetic

BF1L841 = CARRY(BF1L763 & (!BF1L641 # !BF2L923) # !BF1L763 & !BF2L923 & !BF1L641);


--BF1L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175COMBOUT at LC6_4_V1
--operation mode is arithmetic

BF1L151 = BF2L723 & (!BF1L841 # !BF1L863) # !BF2L723 & !BF1L863 & !BF1L841;

--BF1L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175 at LC6_4_V1
--operation mode is arithmetic

BF1L051 = CARRY(BF2L723 & (!BF1L841 # !BF1L863) # !BF2L723 & !BF1L863 & !BF1L841);


--BF1L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~176COMBOUT at LC7_4_V1
--operation mode is arithmetic

BF1L351 = BF1L963 & BF2L523 & BF1L051 # !BF1L963 & (BF2L523 # BF1L051);

--BF1L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~176 at LC7_4_V1
--operation mode is arithmetic

BF1L251 = CARRY(BF1L963 & (!BF1L051 # !BF2L523) # !BF1L963 & !BF2L523 & !BF1L051);


--BF1L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177COMBOUT at LC8_4_V1
--operation mode is arithmetic

BF1L551 = BF1L073 & BF2L323 & !BF1L251 # !BF1L073 & (BF2L323 # !BF1L251);

--BF1L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177 at LC8_4_V1
--operation mode is arithmetic

BF1L451 = CARRY(BF1L073 & BF2L323 & !BF1L251 # !BF1L073 & (BF2L323 # !BF1L251));


--BF1L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178COMBOUT at LC9_4_V1
--operation mode is arithmetic

BF1L751 = BF1L173 & BF2L123 & BF1L451 # !BF1L173 & (BF2L123 # BF1L451);

--BF1L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178 at LC9_4_V1
--operation mode is arithmetic

BF1L651 = CARRY(BF1L173 & (!BF1L451 # !BF2L123) # !BF1L173 & !BF2L123 & !BF1L451);


--BF1L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~179 at LC10_4_V1
--operation mode is normal

BF1L851 = BF1L273 & !BF1L651 & BF2L703 # !BF1L273 & (BF2L703 # !BF1L651);


--BF1L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180COMBOUT at LC2_13_W4
--operation mode is arithmetic

BF1L061 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L524;

--BF1L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180 at LC2_13_W4
--operation mode is arithmetic

BF1L951 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L524);


--BF1L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181COMBOUT at LC3_13_W4
--operation mode is arithmetic

BF1L261 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L714 & BF1L951 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L714 # BF1L951);

--BF1L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181 at LC3_13_W4
--operation mode is arithmetic

BF1L161 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L951 # !BF1L714) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L714 & !BF1L951);


--BF1L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~182COMBOUT at LC4_13_W4
--operation mode is arithmetic

BF1L461 = M1_LC_ctrl_local.lc_pre_window[2] & BF1L904 & !BF1L161 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L904 # !BF1L161);

--BF1L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~182 at LC4_13_W4
--operation mode is arithmetic

BF1L361 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF1L904 & !BF1L161 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L904 # !BF1L161));


--BF1L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183COMBOUT at LC5_13_W4
--operation mode is arithmetic

BF1L661 = M1_LC_ctrl_local.lc_pre_window[3] & BF1L104 & BF1L361 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF1L104 # BF1L361);

--BF1L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183 at LC5_13_W4
--operation mode is arithmetic

BF1L561 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF1L361 # !BF1L104) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF1L104 & !BF1L361);


--BF1L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184COMBOUT at LC6_13_W4
--operation mode is arithmetic

BF1L861 = M1_LC_ctrl_local.lc_pre_window[4] & BF1L393 & !BF1L561 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L393 # !BF1L561);

--BF1L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184 at LC6_13_W4
--operation mode is arithmetic

BF1L761 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF1L393 & !BF1L561 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L393 # !BF1L561));


--BF1L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~185 at LC7_13_W4
--operation mode is normal

BF1L961 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L761 & BF1L583 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L761 # BF1L583);


--BF1L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186COMBOUT at LC2_5_Q4
--operation mode is arithmetic

BF1L171 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L424;

--BF1L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186 at LC2_5_Q4
--operation mode is arithmetic

BF1L071 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L424);


--BF1L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187COMBOUT at LC3_5_Q4
--operation mode is arithmetic

BF1L371 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L614 & BF1L071 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L614 # BF1L071);

--BF1L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187 at LC3_5_Q4
--operation mode is arithmetic

BF1L271 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L071 # !BF1L614) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L614 & !BF1L071);


--BF1L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~188COMBOUT at LC4_5_Q4
--operation mode is arithmetic

BF1L571 = M1_LC_ctrl_local.lc_pre_window[2] & BF1L804 & !BF1L271 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L804 # !BF1L271);

--BF1L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~188 at LC4_5_Q4
--operation mode is arithmetic

BF1L471 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF1L804 & !BF1L271 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L804 # !BF1L271));


--BF1L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189COMBOUT at LC5_5_Q4
--operation mode is arithmetic

BF1L771 = M1_LC_ctrl_local.lc_pre_window[3] & BF1L004 & BF1L471 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF1L004 # BF1L471);

--BF1L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189 at LC5_5_Q4
--operation mode is arithmetic

BF1L671 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF1L471 # !BF1L004) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF1L004 & !BF1L471);


--BF1L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190COMBOUT at LC6_5_Q4
--operation mode is arithmetic

BF1L971 = M1_LC_ctrl_local.lc_pre_window[4] & BF1L293 & !BF1L671 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L293 # !BF1L671);

--BF1L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190 at LC6_5_Q4
--operation mode is arithmetic

BF1L871 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF1L293 & !BF1L671 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L293 # !BF1L671));


--BF1L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~191 at LC7_5_Q4
--operation mode is normal

BF1L081 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L871 & BF1L483 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L871 # BF1L483);


--BF1L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192COMBOUT at LC1_9_Q4
--operation mode is arithmetic

BF1L281 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L324;

--BF1L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192 at LC1_9_Q4
--operation mode is arithmetic

BF1L181 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L324);


--BF1L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193COMBOUT at LC2_9_Q4
--operation mode is arithmetic

BF1L481 = BF1L514 & (BF1L181 # !M1_LC_ctrl_local.lc_pre_window[1]) # !BF1L514 & !M1_LC_ctrl_local.lc_pre_window[1] & BF1L181;

--BF1L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193 at LC2_9_Q4
--operation mode is arithmetic

BF1L381 = CARRY(BF1L514 & M1_LC_ctrl_local.lc_pre_window[1] & !BF1L181 # !BF1L514 & (M1_LC_ctrl_local.lc_pre_window[1] # !BF1L181));


--BF1L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~194COMBOUT at LC3_9_Q4
--operation mode is arithmetic

BF1L681 = M1_LC_ctrl_local.lc_pre_window[2] & BF1L704 & !BF1L381 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L704 # !BF1L381);

--BF1L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~194 at LC3_9_Q4
--operation mode is arithmetic

BF1L581 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF1L704 & !BF1L381 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L704 # !BF1L381));


--BF1L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195COMBOUT at LC4_9_Q4
--operation mode is arithmetic

BF1L881 = M1_LC_ctrl_local.lc_pre_window[3] & BF1L993 & BF1L581 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF1L993 # BF1L581);

--BF1L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195 at LC4_9_Q4
--operation mode is arithmetic

BF1L781 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF1L581 # !BF1L993) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF1L993 & !BF1L581);


--BF1L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196COMBOUT at LC5_9_Q4
--operation mode is arithmetic

BF1L091 = BF1L193 & (!BF1L781 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L193 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L781;

--BF1L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196 at LC5_9_Q4
--operation mode is arithmetic

BF1L981 = CARRY(BF1L193 & (!BF1L781 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L193 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L781);


--BF1L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~197 at LC6_9_Q4
--operation mode is normal

BF1L191 = BF1L383 & (BF1L981 # !M1_LC_ctrl_local.lc_pre_window[5]) # !BF1L383 & !M1_LC_ctrl_local.lc_pre_window[5] & BF1L981;


--BF1L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198COMBOUT at LC4_14_Q4
--operation mode is arithmetic

BF1L391 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L224;

--BF1L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198 at LC4_14_Q4
--operation mode is arithmetic

BF1L291 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L224);


--BF1L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199COMBOUT at LC5_14_Q4
--operation mode is arithmetic

BF1L591 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L414 & BF1L291 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L414 # BF1L291);

--BF1L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199 at LC5_14_Q4
--operation mode is arithmetic

BF1L491 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L291 # !BF1L414) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L414 & !BF1L291);


--BF1L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~200COMBOUT at LC6_14_Q4
--operation mode is arithmetic

BF1L791 = M1_LC_ctrl_local.lc_pre_window[2] & BF1L604 & !BF1L491 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L604 # !BF1L491);

--BF1L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~200 at LC6_14_Q4
--operation mode is arithmetic

BF1L691 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF1L604 & !BF1L491 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L604 # !BF1L491));


--BF1L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201COMBOUT at LC7_14_Q4
--operation mode is arithmetic

BF1L991 = M1_LC_ctrl_local.lc_pre_window[3] & BF1L893 & BF1L691 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF1L893 # BF1L691);

--BF1L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201 at LC7_14_Q4
--operation mode is arithmetic

BF1L891 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF1L691 # !BF1L893) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF1L893 & !BF1L691);


--BF1L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202COMBOUT at LC8_14_Q4
--operation mode is arithmetic

BF1L102 = BF1L093 & (!BF1L891 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L093 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L891;

--BF1L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202 at LC8_14_Q4
--operation mode is arithmetic

BF1L002 = CARRY(BF1L093 & (!BF1L891 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L093 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L891);


--BF1L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~203 at LC9_14_Q4
--operation mode is normal

BF1L202 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L002 & BF1L283 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L002 # BF1L283);


--BF1L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204COMBOUT at LC1_13_U3
--operation mode is arithmetic

BF1L402 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L924;

--BF1L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204 at LC1_13_U3
--operation mode is arithmetic

BF1L302 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L924);


--BF1L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205COMBOUT at LC2_13_U3
--operation mode is arithmetic

BF1L602 = BF1L124 & (BF1L302 # !M1_LC_ctrl_local.lc_pre_window[1]) # !BF1L124 & !M1_LC_ctrl_local.lc_pre_window[1] & BF1L302;

--BF1L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205 at LC2_13_U3
--operation mode is arithmetic

BF1L502 = CARRY(BF1L124 & M1_LC_ctrl_local.lc_pre_window[1] & !BF1L302 # !BF1L124 & (M1_LC_ctrl_local.lc_pre_window[1] # !BF1L302));


--BF1L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206COMBOUT at LC3_13_U3
--operation mode is arithmetic

BF1L802 = BF1L314 & (!BF1L502 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L314 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L502;

--BF1L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206 at LC3_13_U3
--operation mode is arithmetic

BF1L702 = CARRY(BF1L314 & (!BF1L502 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L314 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L502);


--BF1L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207COMBOUT at LC4_13_U3
--operation mode is arithmetic

BF1L012 = BF1L504 & (BF1L702 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF1L504 & !M1_LC_ctrl_local.lc_pre_window[3] & BF1L702;

--BF1L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207 at LC4_13_U3
--operation mode is arithmetic

BF1L902 = CARRY(BF1L504 & M1_LC_ctrl_local.lc_pre_window[3] & !BF1L702 # !BF1L504 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF1L702));


--BF1L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~208COMBOUT at LC5_13_U3
--operation mode is arithmetic

BF1L212 = M1_LC_ctrl_local.lc_pre_window[4] & BF1L793 & !BF1L902 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L793 # !BF1L902);

--BF1L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~208 at LC5_13_U3
--operation mode is arithmetic

BF1L112 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF1L793 & !BF1L902 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L793 # !BF1L902));


--BF1L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~209 at LC6_13_U3
--operation mode is normal

BF1L312 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L112 & BF1L983 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L112 # BF1L983);


--BF1L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210COMBOUT at LC3_12_U3
--operation mode is arithmetic

BF1L512 = !M1_LC_ctrl_local.lc_pre_window[0] & BF1L824;

--BF1L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210 at LC3_12_U3
--operation mode is arithmetic

BF1L412 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF1L824);


--BF1L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211COMBOUT at LC4_12_U3
--operation mode is arithmetic

BF1L712 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L024 & BF1L412 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L024 # BF1L412);

--BF1L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211 at LC4_12_U3
--operation mode is arithmetic

BF1L612 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L412 # !BF1L024) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L024 & !BF1L412);


--BF1L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212COMBOUT at LC5_12_U3
--operation mode is arithmetic

BF1L912 = BF1L214 & (!BF1L612 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L214 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L612;

--BF1L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212 at LC5_12_U3
--operation mode is arithmetic

BF1L812 = CARRY(BF1L214 & (!BF1L612 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L214 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L612);


--BF1L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213COMBOUT at LC6_12_U3
--operation mode is arithmetic

BF1L122 = M1_LC_ctrl_local.lc_pre_window[3] & BF1L404 & BF1L812 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF1L404 # BF1L812);

--BF1L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213 at LC6_12_U3
--operation mode is arithmetic

BF1L022 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF1L812 # !BF1L404) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF1L404 & !BF1L812);


--BF1L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214COMBOUT at LC7_12_U3
--operation mode is arithmetic

BF1L322 = BF1L693 & (!BF1L022 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L693 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L022;

--BF1L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214 at LC7_12_U3
--operation mode is arithmetic

BF1L222 = CARRY(BF1L693 & (!BF1L022 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF1L693 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF1L022);


--BF1L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~215 at LC8_12_U3
--operation mode is normal

BF1L422 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L222 & BF1L883 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L222 # BF1L883);


--BF1L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216COMBOUT at LC4_1_W3
--operation mode is arithmetic

BF1L622 = BF1L724 & !M1_LC_ctrl_local.lc_pre_window[0];

--BF1L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216 at LC4_1_W3
--operation mode is arithmetic

BF1L522 = CARRY(BF1L724 & !M1_LC_ctrl_local.lc_pre_window[0]);


--BF1L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217COMBOUT at LC5_1_W3
--operation mode is arithmetic

BF1L822 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L914 & BF1L522 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L914 # BF1L522);

--BF1L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217 at LC5_1_W3
--operation mode is arithmetic

BF1L722 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L522 # !BF1L914) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L914 & !BF1L522);


--BF1L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218COMBOUT at LC6_1_W3
--operation mode is arithmetic

BF1L032 = BF1L114 & (!BF1L722 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L114 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L722;

--BF1L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218 at LC6_1_W3
--operation mode is arithmetic

BF1L922 = CARRY(BF1L114 & (!BF1L722 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF1L114 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF1L722);


--BF1L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219COMBOUT at LC7_1_W3
--operation mode is arithmetic

BF1L232 = BF1L304 & (BF1L922 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF1L304 & !M1_LC_ctrl_local.lc_pre_window[3] & BF1L922;

--BF1L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219 at LC7_1_W3
--operation mode is arithmetic

BF1L132 = CARRY(BF1L304 & M1_LC_ctrl_local.lc_pre_window[3] & !BF1L922 # !BF1L304 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF1L922));


--BF1L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220COMBOUT at LC8_1_W3
--operation mode is arithmetic

BF1L432 = M1_LC_ctrl_local.lc_pre_window[4] & BF1L593 & !BF1L132 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L593 # !BF1L132);

--BF1L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220 at LC8_1_W3
--operation mode is arithmetic

BF1L332 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF1L593 & !BF1L132 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L593 # !BF1L132));


--BF1L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~221 at LC9_1_W3
--operation mode is normal

BF1L532 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L332 & BF1L783 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L332 # BF1L783);


--BF1L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222COMBOUT at LC3_4_W3
--operation mode is arithmetic

BF1L732 = BF1L624 & !M1_LC_ctrl_local.lc_pre_window[0];

--BF1L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222 at LC3_4_W3
--operation mode is arithmetic

BF1L632 = CARRY(BF1L624 & !M1_LC_ctrl_local.lc_pre_window[0]);


--BF1L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223COMBOUT at LC4_4_W3
--operation mode is arithmetic

BF1L932 = M1_LC_ctrl_local.lc_pre_window[1] & BF1L814 & BF1L632 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF1L814 # BF1L632);

--BF1L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223 at LC4_4_W3
--operation mode is arithmetic

BF1L832 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF1L632 # !BF1L814) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF1L814 & !BF1L632);


--BF1L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224COMBOUT at LC5_4_W3
--operation mode is arithmetic

BF1L142 = M1_LC_ctrl_local.lc_pre_window[2] & BF1L014 & !BF1L832 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L014 # !BF1L832);

--BF1L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224 at LC5_4_W3
--operation mode is arithmetic

BF1L042 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF1L014 & !BF1L832 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF1L014 # !BF1L832));


--BF1L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225COMBOUT at LC6_4_W3
--operation mode is arithmetic

BF1L342 = BF1L204 & (BF1L042 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF1L204 & !M1_LC_ctrl_local.lc_pre_window[3] & BF1L042;

--BF1L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225 at LC6_4_W3
--operation mode is arithmetic

BF1L242 = CARRY(BF1L204 & M1_LC_ctrl_local.lc_pre_window[3] & !BF1L042 # !BF1L204 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF1L042));


--BF1L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226COMBOUT at LC7_4_W3
--operation mode is arithmetic

BF1L542 = M1_LC_ctrl_local.lc_pre_window[4] & BF1L493 & !BF1L242 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L493 # !BF1L242);

--BF1L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226 at LC7_4_W3
--operation mode is arithmetic

BF1L442 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF1L493 & !BF1L242 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF1L493 # !BF1L242));


--BF1L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~227 at LC8_4_W3
--operation mode is normal

BF1L642 = M1_LC_ctrl_local.lc_pre_window[5] & BF1L442 & BF1L683 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF1L442 # BF1L683);


--EC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0COMBOUT at LC1_13_B3
--operation mode is arithmetic

EC1L53 = EC1_ind[0] & !EC1_ina[0];

--EC1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0 at LC1_13_B3
--operation mode is arithmetic

EC1L43 = CARRY(EC1_ind[0] & !EC1_ina[0]);


--EC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1COMBOUT at LC2_13_B3
--operation mode is arithmetic

EC1L73 = EC1_ind[1] & (EC1L43 # !EC1_ina[1]) # !EC1_ind[1] & !EC1_ina[1] & EC1L43;

--EC1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1 at LC2_13_B3
--operation mode is arithmetic

EC1L63 = CARRY(EC1_ind[1] & EC1_ina[1] & !EC1L43 # !EC1_ind[1] & (EC1_ina[1] # !EC1L43));


--EC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2COMBOUT at LC3_13_B3
--operation mode is arithmetic

EC1L93 = EC1_ina[2] & EC1_ind[2] & !EC1L63 # !EC1_ina[2] & (EC1_ind[2] # !EC1L63);

--EC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2 at LC3_13_B3
--operation mode is arithmetic

EC1L83 = CARRY(EC1_ina[2] & EC1_ind[2] & !EC1L63 # !EC1_ina[2] & (EC1_ind[2] # !EC1L63));


--EC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3COMBOUT at LC4_13_B3
--operation mode is arithmetic

EC1L14 = EC1_ind[3] & (EC1L83 # !EC1_ina[3]) # !EC1_ind[3] & !EC1_ina[3] & EC1L83;

--EC1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3 at LC4_13_B3
--operation mode is arithmetic

EC1L04 = CARRY(EC1_ind[3] & EC1_ina[3] & !EC1L83 # !EC1_ind[3] & (EC1_ina[3] # !EC1L83));


--EC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4COMBOUT at LC5_13_B3
--operation mode is arithmetic

EC1L34 = EC1_ina[4] & EC1_ind[4] & !EC1L04 # !EC1_ina[4] & (EC1_ind[4] # !EC1L04);

--EC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4 at LC5_13_B3
--operation mode is arithmetic

EC1L24 = CARRY(EC1_ina[4] & EC1_ind[4] & !EC1L04 # !EC1_ina[4] & (EC1_ind[4] # !EC1L04));


--EC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5COMBOUT at LC6_13_B3
--operation mode is arithmetic

EC1L54 = EC1_ind[5] & (EC1L24 # !EC1_ina[5]) # !EC1_ind[5] & !EC1_ina[5] & EC1L24;

--EC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5 at LC6_13_B3
--operation mode is arithmetic

EC1L44 = CARRY(EC1_ind[5] & EC1_ina[5] & !EC1L24 # !EC1_ind[5] & (EC1_ina[5] # !EC1L24));


--EC1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6COMBOUT at LC7_13_B3
--operation mode is arithmetic

EC1L74 = EC1_ind[6] & (!EC1L44 # !EC1_ina[6]) # !EC1_ind[6] & !EC1_ina[6] & !EC1L44;

--EC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6 at LC7_13_B3
--operation mode is arithmetic

EC1L64 = CARRY(EC1_ind[6] & (!EC1L44 # !EC1_ina[6]) # !EC1_ind[6] & !EC1_ina[6] & !EC1L44);


--EC1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7COMBOUT at LC8_13_B3
--operation mode is arithmetic

EC1L94 = EC1_ina[7] & EC1_ind[7] & EC1L64 # !EC1_ina[7] & (EC1_ind[7] # EC1L64);

--EC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7 at LC8_13_B3
--operation mode is arithmetic

EC1L84 = CARRY(EC1_ina[7] & (!EC1L64 # !EC1_ind[7]) # !EC1_ina[7] & !EC1_ind[7] & !EC1L64);


--EC1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8COMBOUT at LC9_13_B3
--operation mode is arithmetic

EC1L15 = EC1_ind[8] & (!EC1L84 # !EC1_ina[8]) # !EC1_ind[8] & !EC1_ina[8] & !EC1L84;

--EC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8 at LC9_13_B3
--operation mode is arithmetic

EC1L05 = CARRY(EC1_ind[8] & (!EC1L84 # !EC1_ina[8]) # !EC1_ind[8] & !EC1_ina[8] & !EC1L84);


--EC1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~9 at LC10_13_B3
--operation mode is normal

EC1L25 = EC1_ina[9] & EC1L05 & EC1_ind[9] # !EC1_ina[9] & (EC1L05 # EC1_ind[9]);


--EC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0COMBOUT at LC1_12_B3
--operation mode is arithmetic

EC1L5 = EC1_ina[0] & !EC1_ind[0];

--EC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0 at LC1_12_B3
--operation mode is arithmetic

EC1L4 = CARRY(EC1_ina[0] & !EC1_ind[0]);


--EC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1COMBOUT at LC2_12_B3
--operation mode is arithmetic

EC1L7 = EC1_ina[1] & (EC1L4 # !EC1_ind[1]) # !EC1_ina[1] & !EC1_ind[1] & EC1L4;

--EC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1 at LC2_12_B3
--operation mode is arithmetic

EC1L6 = CARRY(EC1_ina[1] & EC1_ind[1] & !EC1L4 # !EC1_ina[1] & (EC1_ind[1] # !EC1L4));


--EC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2COMBOUT at LC3_12_B3
--operation mode is arithmetic

EC1L9 = EC1_ind[2] & EC1_ina[2] & !EC1L6 # !EC1_ind[2] & (EC1_ina[2] # !EC1L6);

--EC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2 at LC3_12_B3
--operation mode is arithmetic

EC1L8 = CARRY(EC1_ind[2] & EC1_ina[2] & !EC1L6 # !EC1_ind[2] & (EC1_ina[2] # !EC1L6));


--EC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3COMBOUT at LC4_12_B3
--operation mode is arithmetic

EC1L11 = EC1_ina[3] & (EC1L8 # !EC1_ind[3]) # !EC1_ina[3] & !EC1_ind[3] & EC1L8;

--EC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3 at LC4_12_B3
--operation mode is arithmetic

EC1L01 = CARRY(EC1_ina[3] & EC1_ind[3] & !EC1L8 # !EC1_ina[3] & (EC1_ind[3] # !EC1L8));


--EC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4COMBOUT at LC5_12_B3
--operation mode is arithmetic

EC1L31 = EC1_ind[4] & EC1_ina[4] & !EC1L01 # !EC1_ind[4] & (EC1_ina[4] # !EC1L01);

--EC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4 at LC5_12_B3
--operation mode is arithmetic

EC1L21 = CARRY(EC1_ind[4] & EC1_ina[4] & !EC1L01 # !EC1_ind[4] & (EC1_ina[4] # !EC1L01));


--EC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5COMBOUT at LC6_12_B3
--operation mode is arithmetic

EC1L51 = EC1_ina[5] & (EC1L21 # !EC1_ind[5]) # !EC1_ina[5] & !EC1_ind[5] & EC1L21;

--EC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5 at LC6_12_B3
--operation mode is arithmetic

EC1L41 = CARRY(EC1_ina[5] & EC1_ind[5] & !EC1L21 # !EC1_ina[5] & (EC1_ind[5] # !EC1L21));


--EC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6COMBOUT at LC7_12_B3
--operation mode is arithmetic

EC1L71 = EC1_ina[6] & (!EC1L41 # !EC1_ind[6]) # !EC1_ina[6] & !EC1_ind[6] & !EC1L41;

--EC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6 at LC7_12_B3
--operation mode is arithmetic

EC1L61 = CARRY(EC1_ina[6] & (!EC1L41 # !EC1_ind[6]) # !EC1_ina[6] & !EC1_ind[6] & !EC1L41);


--EC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7COMBOUT at LC8_12_B3
--operation mode is arithmetic

EC1L91 = EC1_ind[7] & EC1_ina[7] & EC1L61 # !EC1_ind[7] & (EC1_ina[7] # EC1L61);

--EC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7 at LC8_12_B3
--operation mode is arithmetic

EC1L81 = CARRY(EC1_ind[7] & (!EC1L61 # !EC1_ina[7]) # !EC1_ind[7] & !EC1_ina[7] & !EC1L61);


--EC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8COMBOUT at LC9_12_B3
--operation mode is arithmetic

EC1L12 = EC1_ina[8] & (!EC1L81 # !EC1_ind[8]) # !EC1_ina[8] & !EC1_ind[8] & !EC1L81;

--EC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8 at LC9_12_B3
--operation mode is arithmetic

EC1L02 = CARRY(EC1_ina[8] & (!EC1L81 # !EC1_ind[8]) # !EC1_ina[8] & !EC1_ind[8] & !EC1L81);


--EC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~9 at LC10_12_B3
--operation mode is normal

EC1L22 = EC1_ina[9] & (EC1L02 # !EC1_ind[9]) # !EC1_ina[9] & EC1L02 & !EC1_ind[9];


--VE2L287 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1281COMBOUT at LC1_3_D1
--operation mode is arithmetic

VE2L287 = VE2L296 & !M1_COMPR_ctrl_local.FADCthres[0];

--VE2L187 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1281 at LC1_3_D1
--operation mode is arithmetic

VE2L187 = CARRY(VE2L296 & !M1_COMPR_ctrl_local.FADCthres[0]);


--VE2L487 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1282COMBOUT at LC2_3_D1
--operation mode is arithmetic

VE2L487 = VE2L196 & (VE2L187 # !M1_COMPR_ctrl_local.FADCthres[1]) # !VE2L196 & !M1_COMPR_ctrl_local.FADCthres[1] & VE2L187;

--VE2L387 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1282 at LC2_3_D1
--operation mode is arithmetic

VE2L387 = CARRY(VE2L196 & M1_COMPR_ctrl_local.FADCthres[1] & !VE2L187 # !VE2L196 & (M1_COMPR_ctrl_local.FADCthres[1] # !VE2L187));


--VE2L687 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1283COMBOUT at LC3_3_D1
--operation mode is arithmetic

VE2L687 = VE2L096 & (!VE2L387 # !M1_COMPR_ctrl_local.FADCthres[2]) # !VE2L096 & !M1_COMPR_ctrl_local.FADCthres[2] & !VE2L387;

--VE2L587 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1283 at LC3_3_D1
--operation mode is arithmetic

VE2L587 = CARRY(VE2L096 & (!VE2L387 # !M1_COMPR_ctrl_local.FADCthres[2]) # !VE2L096 & !M1_COMPR_ctrl_local.FADCthres[2] & !VE2L387);


--VE2L887 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1284COMBOUT at LC4_3_D1
--operation mode is arithmetic

VE2L887 = VE2L986 & (VE2L587 # !M1_COMPR_ctrl_local.FADCthres[3]) # !VE2L986 & !M1_COMPR_ctrl_local.FADCthres[3] & VE2L587;

--VE2L787 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1284 at LC4_3_D1
--operation mode is arithmetic

VE2L787 = CARRY(VE2L986 & M1_COMPR_ctrl_local.FADCthres[3] & !VE2L587 # !VE2L986 & (M1_COMPR_ctrl_local.FADCthres[3] # !VE2L587));


--VE2L097 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1285COMBOUT at LC5_3_D1
--operation mode is arithmetic

VE2L097 = VE2L886 & (!VE2L787 # !M1_COMPR_ctrl_local.FADCthres[4]) # !VE2L886 & !M1_COMPR_ctrl_local.FADCthres[4] & !VE2L787;

--VE2L987 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1285 at LC5_3_D1
--operation mode is arithmetic

VE2L987 = CARRY(VE2L886 & (!VE2L787 # !M1_COMPR_ctrl_local.FADCthres[4]) # !VE2L886 & !M1_COMPR_ctrl_local.FADCthres[4] & !VE2L787);


--VE2L297 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1286COMBOUT at LC6_3_D1
--operation mode is arithmetic

VE2L297 = VE2L786 & (VE2L987 # !M1_COMPR_ctrl_local.FADCthres[5]) # !VE2L786 & !M1_COMPR_ctrl_local.FADCthres[5] & VE2L987;

--VE2L197 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1286 at LC6_3_D1
--operation mode is arithmetic

VE2L197 = CARRY(VE2L786 & M1_COMPR_ctrl_local.FADCthres[5] & !VE2L987 # !VE2L786 & (M1_COMPR_ctrl_local.FADCthres[5] # !VE2L987));


--VE2L497 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1287COMBOUT at LC7_3_D1
--operation mode is arithmetic

VE2L497 = VE2L686 & (!VE2L197 # !M1_COMPR_ctrl_local.FADCthres[6]) # !VE2L686 & !M1_COMPR_ctrl_local.FADCthres[6] & !VE2L197;

--VE2L397 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1287 at LC7_3_D1
--operation mode is arithmetic

VE2L397 = CARRY(VE2L686 & (!VE2L197 # !M1_COMPR_ctrl_local.FADCthres[6]) # !VE2L686 & !M1_COMPR_ctrl_local.FADCthres[6] & !VE2L197);


--VE2L697 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1288COMBOUT at LC8_3_D1
--operation mode is arithmetic

VE2L697 = M1_COMPR_ctrl_local.FADCthres[7] & VE2L586 & VE2L397 # !M1_COMPR_ctrl_local.FADCthres[7] & (VE2L586 # VE2L397);

--VE2L597 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1288 at LC8_3_D1
--operation mode is arithmetic

VE2L597 = CARRY(M1_COMPR_ctrl_local.FADCthres[7] & (!VE2L397 # !VE2L586) # !M1_COMPR_ctrl_local.FADCthres[7] & !VE2L586 & !VE2L397);


--VE2L897 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1289COMBOUT at LC9_3_D1
--operation mode is arithmetic

VE2L897 = VE2L486 & (!VE2L597 # !M1_COMPR_ctrl_local.FADCthres[8]) # !VE2L486 & !M1_COMPR_ctrl_local.FADCthres[8] & !VE2L597;

--VE2L797 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1289 at LC9_3_D1
--operation mode is arithmetic

VE2L797 = CARRY(VE2L486 & (!VE2L597 # !M1_COMPR_ctrl_local.FADCthres[8]) # !VE2L486 & !M1_COMPR_ctrl_local.FADCthres[8] & !VE2L597);


--VE2L997 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1290 at LC10_3_D1
--operation mode is normal

VE2L997 = M1_COMPR_ctrl_local.FADCthres[9] & VE2L797 & VE2L386 # !M1_COMPR_ctrl_local.FADCthres[9] & (VE2L797 # VE2L386);


--VE2L108 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1291COMBOUT at LC1_12_E1
--operation mode is arithmetic

VE2L108 = VE2L307 & !M1_COMPR_ctrl_local.ATWDb0thres[0];

--VE2L008 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1291 at LC1_12_E1
--operation mode is arithmetic

VE2L008 = CARRY(VE2L307 & !M1_COMPR_ctrl_local.ATWDb0thres[0]);


--VE2L308 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1292COMBOUT at LC2_12_E1
--operation mode is arithmetic

VE2L308 = VE2L207 & (VE2L008 # !M1_COMPR_ctrl_local.ATWDb0thres[1]) # !VE2L207 & !M1_COMPR_ctrl_local.ATWDb0thres[1] & VE2L008;

--VE2L208 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1292 at LC2_12_E1
--operation mode is arithmetic

VE2L208 = CARRY(VE2L207 & M1_COMPR_ctrl_local.ATWDb0thres[1] & !VE2L008 # !VE2L207 & (M1_COMPR_ctrl_local.ATWDb0thres[1] # !VE2L008));


--VE2L508 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1293COMBOUT at LC3_12_E1
--operation mode is arithmetic

VE2L508 = VE2L107 & (!VE2L208 # !M1_COMPR_ctrl_local.ATWDb0thres[2]) # !VE2L107 & !M1_COMPR_ctrl_local.ATWDb0thres[2] & !VE2L208;

--VE2L408 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1293 at LC3_12_E1
--operation mode is arithmetic

VE2L408 = CARRY(VE2L107 & (!VE2L208 # !M1_COMPR_ctrl_local.ATWDb0thres[2]) # !VE2L107 & !M1_COMPR_ctrl_local.ATWDb0thres[2] & !VE2L208);


--VE2L708 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1294COMBOUT at LC4_12_E1
--operation mode is arithmetic

VE2L708 = VE2L007 & (VE2L408 # !M1_COMPR_ctrl_local.ATWDb0thres[3]) # !VE2L007 & !M1_COMPR_ctrl_local.ATWDb0thres[3] & VE2L408;

--VE2L608 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1294 at LC4_12_E1
--operation mode is arithmetic

VE2L608 = CARRY(VE2L007 & M1_COMPR_ctrl_local.ATWDb0thres[3] & !VE2L408 # !VE2L007 & (M1_COMPR_ctrl_local.ATWDb0thres[3] # !VE2L408));


--VE2L908 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1295COMBOUT at LC5_12_E1
--operation mode is arithmetic

VE2L908 = VE2L996 & (!VE2L608 # !M1_COMPR_ctrl_local.ATWDb0thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb0thres[4] & !VE2L608;

--VE2L808 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1295 at LC5_12_E1
--operation mode is arithmetic

VE2L808 = CARRY(VE2L996 & (!VE2L608 # !M1_COMPR_ctrl_local.ATWDb0thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb0thres[4] & !VE2L608);


--VE2L118 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1296COMBOUT at LC6_12_E1
--operation mode is arithmetic

VE2L118 = VE2L896 & (VE2L808 # !M1_COMPR_ctrl_local.ATWDb0thres[5]) # !VE2L896 & !M1_COMPR_ctrl_local.ATWDb0thres[5] & VE2L808;

--VE2L018 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1296 at LC6_12_E1
--operation mode is arithmetic

VE2L018 = CARRY(VE2L896 & M1_COMPR_ctrl_local.ATWDb0thres[5] & !VE2L808 # !VE2L896 & (M1_COMPR_ctrl_local.ATWDb0thres[5] # !VE2L808));


--VE2L318 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1297COMBOUT at LC7_12_E1
--operation mode is arithmetic

VE2L318 = VE2L796 & (!VE2L018 # !M1_COMPR_ctrl_local.ATWDb0thres[6]) # !VE2L796 & !M1_COMPR_ctrl_local.ATWDb0thres[6] & !VE2L018;

--VE2L218 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1297 at LC7_12_E1
--operation mode is arithmetic

VE2L218 = CARRY(VE2L796 & (!VE2L018 # !M1_COMPR_ctrl_local.ATWDb0thres[6]) # !VE2L796 & !M1_COMPR_ctrl_local.ATWDb0thres[6] & !VE2L018);


--VE2L518 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1298COMBOUT at LC8_12_E1
--operation mode is arithmetic

VE2L518 = VE2L696 & (VE2L218 # !M1_COMPR_ctrl_local.ATWDb0thres[7]) # !VE2L696 & !M1_COMPR_ctrl_local.ATWDb0thres[7] & VE2L218;

--VE2L418 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1298 at LC8_12_E1
--operation mode is arithmetic

VE2L418 = CARRY(VE2L696 & M1_COMPR_ctrl_local.ATWDb0thres[7] & !VE2L218 # !VE2L696 & (M1_COMPR_ctrl_local.ATWDb0thres[7] # !VE2L218));


--VE2L718 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1299COMBOUT at LC9_12_E1
--operation mode is arithmetic

VE2L718 = VE2L596 & (!VE2L418 # !M1_COMPR_ctrl_local.ATWDb0thres[8]) # !VE2L596 & !M1_COMPR_ctrl_local.ATWDb0thres[8] & !VE2L418;

--VE2L618 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1299 at LC9_12_E1
--operation mode is arithmetic

VE2L618 = CARRY(VE2L596 & (!VE2L418 # !M1_COMPR_ctrl_local.ATWDb0thres[8]) # !VE2L596 & !M1_COMPR_ctrl_local.ATWDb0thres[8] & !VE2L418);


--VE2L818 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1300 at LC10_12_E1
--operation mode is normal

VE2L818 = VE2L496 & (VE2L618 # !M1_COMPR_ctrl_local.ATWDb0thres[9]) # !VE2L496 & VE2L618 & !M1_COMPR_ctrl_local.ATWDb0thres[9];


--VE2L028 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1301COMBOUT at LC1_8_E1
--operation mode is arithmetic

VE2L028 = !M1_COMPR_ctrl_local.ATWDb2thres[0] & VE2L307;

--VE2L918 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1301 at LC1_8_E1
--operation mode is arithmetic

VE2L918 = CARRY(!M1_COMPR_ctrl_local.ATWDb2thres[0] & VE2L307);


--VE2L228 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1302COMBOUT at LC2_8_E1
--operation mode is arithmetic

VE2L228 = M1_COMPR_ctrl_local.ATWDb2thres[1] & VE2L207 & VE2L918 # !M1_COMPR_ctrl_local.ATWDb2thres[1] & (VE2L207 # VE2L918);

--VE2L128 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1302 at LC2_8_E1
--operation mode is arithmetic

VE2L128 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[1] & (!VE2L918 # !VE2L207) # !M1_COMPR_ctrl_local.ATWDb2thres[1] & !VE2L207 & !VE2L918);


--VE2L428 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1303COMBOUT at LC3_8_E1
--operation mode is arithmetic

VE2L428 = M1_COMPR_ctrl_local.ATWDb2thres[2] & VE2L107 & !VE2L128 # !M1_COMPR_ctrl_local.ATWDb2thres[2] & (VE2L107 # !VE2L128);

--VE2L328 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1303 at LC3_8_E1
--operation mode is arithmetic

VE2L328 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[2] & VE2L107 & !VE2L128 # !M1_COMPR_ctrl_local.ATWDb2thres[2] & (VE2L107 # !VE2L128));


--VE2L628 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1304COMBOUT at LC4_8_E1
--operation mode is arithmetic

VE2L628 = VE2L007 & (VE2L328 # !M1_COMPR_ctrl_local.ATWDb2thres[3]) # !VE2L007 & !M1_COMPR_ctrl_local.ATWDb2thres[3] & VE2L328;

--VE2L528 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1304 at LC4_8_E1
--operation mode is arithmetic

VE2L528 = CARRY(VE2L007 & M1_COMPR_ctrl_local.ATWDb2thres[3] & !VE2L328 # !VE2L007 & (M1_COMPR_ctrl_local.ATWDb2thres[3] # !VE2L328));


--VE2L828 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1305COMBOUT at LC5_8_E1
--operation mode is arithmetic

VE2L828 = M1_COMPR_ctrl_local.ATWDb2thres[4] & VE2L996 & !VE2L528 # !M1_COMPR_ctrl_local.ATWDb2thres[4] & (VE2L996 # !VE2L528);

--VE2L728 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1305 at LC5_8_E1
--operation mode is arithmetic

VE2L728 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[4] & VE2L996 & !VE2L528 # !M1_COMPR_ctrl_local.ATWDb2thres[4] & (VE2L996 # !VE2L528));


--VE2L038 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1306COMBOUT at LC6_8_E1
--operation mode is arithmetic

VE2L038 = M1_COMPR_ctrl_local.ATWDb2thres[5] & VE2L896 & VE2L728 # !M1_COMPR_ctrl_local.ATWDb2thres[5] & (VE2L896 # VE2L728);

--VE2L928 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1306 at LC6_8_E1
--operation mode is arithmetic

VE2L928 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[5] & (!VE2L728 # !VE2L896) # !M1_COMPR_ctrl_local.ATWDb2thres[5] & !VE2L896 & !VE2L728);


--VE2L238 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1307COMBOUT at LC7_8_E1
--operation mode is arithmetic

VE2L238 = M1_COMPR_ctrl_local.ATWDb2thres[6] & VE2L796 & !VE2L928 # !M1_COMPR_ctrl_local.ATWDb2thres[6] & (VE2L796 # !VE2L928);

--VE2L138 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1307 at LC7_8_E1
--operation mode is arithmetic

VE2L138 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[6] & VE2L796 & !VE2L928 # !M1_COMPR_ctrl_local.ATWDb2thres[6] & (VE2L796 # !VE2L928));


--VE2L438 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1308COMBOUT at LC8_8_E1
--operation mode is arithmetic

VE2L438 = VE2L696 & (VE2L138 # !M1_COMPR_ctrl_local.ATWDb2thres[7]) # !VE2L696 & !M1_COMPR_ctrl_local.ATWDb2thres[7] & VE2L138;

--VE2L338 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1308 at LC8_8_E1
--operation mode is arithmetic

VE2L338 = CARRY(VE2L696 & M1_COMPR_ctrl_local.ATWDb2thres[7] & !VE2L138 # !VE2L696 & (M1_COMPR_ctrl_local.ATWDb2thres[7] # !VE2L138));


--VE2L638 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1309COMBOUT at LC9_8_E1
--operation mode is arithmetic

VE2L638 = M1_COMPR_ctrl_local.ATWDb2thres[8] & VE2L596 & !VE2L338 # !M1_COMPR_ctrl_local.ATWDb2thres[8] & (VE2L596 # !VE2L338);

--VE2L538 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1309 at LC9_8_E1
--operation mode is arithmetic

VE2L538 = CARRY(M1_COMPR_ctrl_local.ATWDb2thres[8] & VE2L596 & !VE2L338 # !M1_COMPR_ctrl_local.ATWDb2thres[8] & (VE2L596 # !VE2L338));


--VE2L738 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1310 at LC10_8_E1
--operation mode is normal

VE2L738 = M1_COMPR_ctrl_local.ATWDb2thres[9] & VE2L538 & VE2L496 # !M1_COMPR_ctrl_local.ATWDb2thres[9] & (VE2L538 # VE2L496);


--VE2L938 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1311COMBOUT at LC1_10_E1
--operation mode is arithmetic

VE2L938 = VE2L307 & !M1_COMPR_ctrl_local.ATWDb1thres[0];

--VE2L838 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1311 at LC1_10_E1
--operation mode is arithmetic

VE2L838 = CARRY(VE2L307 & !M1_COMPR_ctrl_local.ATWDb1thres[0]);


--VE2L148 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1312COMBOUT at LC2_10_E1
--operation mode is arithmetic

VE2L148 = M1_COMPR_ctrl_local.ATWDb1thres[1] & VE2L207 & VE2L838 # !M1_COMPR_ctrl_local.ATWDb1thres[1] & (VE2L207 # VE2L838);

--VE2L048 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1312 at LC2_10_E1
--operation mode is arithmetic

VE2L048 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[1] & (!VE2L838 # !VE2L207) # !M1_COMPR_ctrl_local.ATWDb1thres[1] & !VE2L207 & !VE2L838);


--VE2L348 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1313COMBOUT at LC3_10_E1
--operation mode is arithmetic

VE2L348 = M1_COMPR_ctrl_local.ATWDb1thres[2] & VE2L107 & !VE2L048 # !M1_COMPR_ctrl_local.ATWDb1thres[2] & (VE2L107 # !VE2L048);

--VE2L248 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1313 at LC3_10_E1
--operation mode is arithmetic

VE2L248 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[2] & VE2L107 & !VE2L048 # !M1_COMPR_ctrl_local.ATWDb1thres[2] & (VE2L107 # !VE2L048));


--VE2L548 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1314COMBOUT at LC4_10_E1
--operation mode is arithmetic

VE2L548 = VE2L007 & (VE2L248 # !M1_COMPR_ctrl_local.ATWDb1thres[3]) # !VE2L007 & !M1_COMPR_ctrl_local.ATWDb1thres[3] & VE2L248;

--VE2L448 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1314 at LC4_10_E1
--operation mode is arithmetic

VE2L448 = CARRY(VE2L007 & M1_COMPR_ctrl_local.ATWDb1thres[3] & !VE2L248 # !VE2L007 & (M1_COMPR_ctrl_local.ATWDb1thres[3] # !VE2L248));


--VE2L748 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1315COMBOUT at LC5_10_E1
--operation mode is arithmetic

VE2L748 = VE2L996 & (!VE2L448 # !M1_COMPR_ctrl_local.ATWDb1thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb1thres[4] & !VE2L448;

--VE2L648 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1315 at LC5_10_E1
--operation mode is arithmetic

VE2L648 = CARRY(VE2L996 & (!VE2L448 # !M1_COMPR_ctrl_local.ATWDb1thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb1thres[4] & !VE2L448);


--VE2L948 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1316COMBOUT at LC6_10_E1
--operation mode is arithmetic

VE2L948 = VE2L896 & (VE2L648 # !M1_COMPR_ctrl_local.ATWDb1thres[5]) # !VE2L896 & !M1_COMPR_ctrl_local.ATWDb1thres[5] & VE2L648;

--VE2L848 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1316 at LC6_10_E1
--operation mode is arithmetic

VE2L848 = CARRY(VE2L896 & M1_COMPR_ctrl_local.ATWDb1thres[5] & !VE2L648 # !VE2L896 & (M1_COMPR_ctrl_local.ATWDb1thres[5] # !VE2L648));


--VE2L158 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1317COMBOUT at LC7_10_E1
--operation mode is arithmetic

VE2L158 = M1_COMPR_ctrl_local.ATWDb1thres[6] & VE2L796 & !VE2L848 # !M1_COMPR_ctrl_local.ATWDb1thres[6] & (VE2L796 # !VE2L848);

--VE2L058 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1317 at LC7_10_E1
--operation mode is arithmetic

VE2L058 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[6] & VE2L796 & !VE2L848 # !M1_COMPR_ctrl_local.ATWDb1thres[6] & (VE2L796 # !VE2L848));


--VE2L358 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1318COMBOUT at LC8_10_E1
--operation mode is arithmetic

VE2L358 = M1_COMPR_ctrl_local.ATWDb1thres[7] & VE2L696 & VE2L058 # !M1_COMPR_ctrl_local.ATWDb1thres[7] & (VE2L696 # VE2L058);

--VE2L258 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1318 at LC8_10_E1
--operation mode is arithmetic

VE2L258 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[7] & (!VE2L058 # !VE2L696) # !M1_COMPR_ctrl_local.ATWDb1thres[7] & !VE2L696 & !VE2L058);


--VE2L558 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1319COMBOUT at LC9_10_E1
--operation mode is arithmetic

VE2L558 = M1_COMPR_ctrl_local.ATWDb1thres[8] & VE2L596 & !VE2L258 # !M1_COMPR_ctrl_local.ATWDb1thres[8] & (VE2L596 # !VE2L258);

--VE2L458 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1319 at LC9_10_E1
--operation mode is arithmetic

VE2L458 = CARRY(M1_COMPR_ctrl_local.ATWDb1thres[8] & VE2L596 & !VE2L258 # !M1_COMPR_ctrl_local.ATWDb1thres[8] & (VE2L596 # !VE2L258));


--VE2L658 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1320 at LC10_10_E1
--operation mode is normal

VE2L658 = M1_COMPR_ctrl_local.ATWDb1thres[9] & VE2L458 & VE2L496 # !M1_COMPR_ctrl_local.ATWDb1thres[9] & (VE2L458 # VE2L496);


--VE2L858 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1321COMBOUT at LC1_6_E1
--operation mode is arithmetic

VE2L858 = VE2L307 & !M1_COMPR_ctrl_local.ATWDb3thres[0];

--VE2L758 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1321 at LC1_6_E1
--operation mode is arithmetic

VE2L758 = CARRY(VE2L307 & !M1_COMPR_ctrl_local.ATWDb3thres[0]);


--VE2L068 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1322COMBOUT at LC2_6_E1
--operation mode is arithmetic

VE2L068 = VE2L207 & (VE2L758 # !M1_COMPR_ctrl_local.ATWDb3thres[1]) # !VE2L207 & !M1_COMPR_ctrl_local.ATWDb3thres[1] & VE2L758;

--VE2L958 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1322 at LC2_6_E1
--operation mode is arithmetic

VE2L958 = CARRY(VE2L207 & M1_COMPR_ctrl_local.ATWDb3thres[1] & !VE2L758 # !VE2L207 & (M1_COMPR_ctrl_local.ATWDb3thres[1] # !VE2L758));


--VE2L268 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1323COMBOUT at LC3_6_E1
--operation mode is arithmetic

VE2L268 = M1_COMPR_ctrl_local.ATWDb3thres[2] & VE2L107 & !VE2L958 # !M1_COMPR_ctrl_local.ATWDb3thres[2] & (VE2L107 # !VE2L958);

--VE2L168 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1323 at LC3_6_E1
--operation mode is arithmetic

VE2L168 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[2] & VE2L107 & !VE2L958 # !M1_COMPR_ctrl_local.ATWDb3thres[2] & (VE2L107 # !VE2L958));


--VE2L468 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1324COMBOUT at LC4_6_E1
--operation mode is arithmetic

VE2L468 = VE2L007 & (VE2L168 # !M1_COMPR_ctrl_local.ATWDb3thres[3]) # !VE2L007 & !M1_COMPR_ctrl_local.ATWDb3thres[3] & VE2L168;

--VE2L368 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1324 at LC4_6_E1
--operation mode is arithmetic

VE2L368 = CARRY(VE2L007 & M1_COMPR_ctrl_local.ATWDb3thres[3] & !VE2L168 # !VE2L007 & (M1_COMPR_ctrl_local.ATWDb3thres[3] # !VE2L168));


--VE2L668 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1325COMBOUT at LC5_6_E1
--operation mode is arithmetic

VE2L668 = VE2L996 & (!VE2L368 # !M1_COMPR_ctrl_local.ATWDb3thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb3thres[4] & !VE2L368;

--VE2L568 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1325 at LC5_6_E1
--operation mode is arithmetic

VE2L568 = CARRY(VE2L996 & (!VE2L368 # !M1_COMPR_ctrl_local.ATWDb3thres[4]) # !VE2L996 & !M1_COMPR_ctrl_local.ATWDb3thres[4] & !VE2L368);


--VE2L868 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326COMBOUT at LC6_6_E1
--operation mode is arithmetic

VE2L868 = M1_COMPR_ctrl_local.ATWDb3thres[5] & VE2L896 & VE2L568 # !M1_COMPR_ctrl_local.ATWDb3thres[5] & (VE2L896 # VE2L568);

--VE2L768 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326 at LC6_6_E1
--operation mode is arithmetic

VE2L768 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[5] & (!VE2L568 # !VE2L896) # !M1_COMPR_ctrl_local.ATWDb3thres[5] & !VE2L896 & !VE2L568);


--VE2L078 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327COMBOUT at LC7_6_E1
--operation mode is arithmetic

VE2L078 = VE2L796 & (!VE2L768 # !M1_COMPR_ctrl_local.ATWDb3thres[6]) # !VE2L796 & !M1_COMPR_ctrl_local.ATWDb3thres[6] & !VE2L768;

--VE2L968 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327 at LC7_6_E1
--operation mode is arithmetic

VE2L968 = CARRY(VE2L796 & (!VE2L768 # !M1_COMPR_ctrl_local.ATWDb3thres[6]) # !VE2L796 & !M1_COMPR_ctrl_local.ATWDb3thres[6] & !VE2L768);


--VE2L278 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328COMBOUT at LC8_6_E1
--operation mode is arithmetic

VE2L278 = M1_COMPR_ctrl_local.ATWDb3thres[7] & VE2L696 & VE2L968 # !M1_COMPR_ctrl_local.ATWDb3thres[7] & (VE2L696 # VE2L968);

--VE2L178 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328 at LC8_6_E1
--operation mode is arithmetic

VE2L178 = CARRY(M1_COMPR_ctrl_local.ATWDb3thres[7] & (!VE2L968 # !VE2L696) # !M1_COMPR_ctrl_local.ATWDb3thres[7] & !VE2L696 & !VE2L968);


--VE2L478 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329COMBOUT at LC9_6_E1
--operation mode is arithmetic

VE2L478 = VE2L596 & (!VE2L178 # !M1_COMPR_ctrl_local.ATWDb3thres[8]) # !VE2L596 & !M1_COMPR_ctrl_local.ATWDb3thres[8] & !VE2L178;

--VE2L378 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329 at LC9_6_E1
--operation mode is arithmetic

VE2L378 = CARRY(VE2L596 & (!VE2L178 # !M1_COMPR_ctrl_local.ATWDb3thres[8]) # !VE2L596 & !M1_COMPR_ctrl_local.ATWDb3thres[8] & !VE2L178);


--VE2L578 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1330 at LC10_6_E1
--operation mode is normal

VE2L578 = M1_COMPR_ctrl_local.ATWDb3thres[9] & VE2L378 & VE2L496 # !M1_COMPR_ctrl_local.ATWDb3thres[9] & (VE2L378 # VE2L496);


--BF2L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204COMBOUT at LC4_11_U4
--operation mode is arithmetic

BF2L331 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L075;

--BF2L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204 at LC4_11_U4
--operation mode is arithmetic

BF2L231 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L075);


--BF2L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205COMBOUT at LC5_11_U4
--operation mode is arithmetic

BF2L531 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L265 & BF2L231 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L265 # BF2L231);

--BF2L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205 at LC5_11_U4
--operation mode is arithmetic

BF2L431 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L231 # !BF2L265) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L265 & !BF2L231);


--BF2L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206COMBOUT at LC6_11_U4
--operation mode is arithmetic

BF2L731 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L455 & !BF2L431 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L455 # !BF2L431);

--BF2L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206 at LC6_11_U4
--operation mode is arithmetic

BF2L631 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L455 & !BF2L431 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L455 # !BF2L431));


--BF2L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207COMBOUT at LC7_11_U4
--operation mode is arithmetic

BF2L931 = BF2L645 & (BF2L631 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF2L645 & !M1_LC_ctrl_local.lc_pre_window[3] & BF2L631;

--BF2L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207 at LC7_11_U4
--operation mode is arithmetic

BF2L831 = CARRY(BF2L645 & M1_LC_ctrl_local.lc_pre_window[3] & !BF2L631 # !BF2L645 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF2L631));


--BF2L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~208COMBOUT at LC8_11_U4
--operation mode is arithmetic

BF2L141 = BF2L835 & (!BF2L831 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L835 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L831;

--BF2L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~208 at LC8_11_U4
--operation mode is arithmetic

BF2L041 = CARRY(BF2L835 & (!BF2L831 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L835 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L831);


--BF2L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~209 at LC9_11_U4
--operation mode is normal

BF2L241 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L041 & BF2L035 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L041 # BF2L035);


--BF2L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210COMBOUT at LC2_3_Q4
--operation mode is arithmetic

BF2L441 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L965;

--BF2L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210 at LC2_3_Q4
--operation mode is arithmetic

BF2L341 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L965);


--BF2L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211COMBOUT at LC3_3_Q4
--operation mode is arithmetic

BF2L641 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L165 & BF2L341 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L165 # BF2L341);

--BF2L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211 at LC3_3_Q4
--operation mode is arithmetic

BF2L541 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L341 # !BF2L165) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L165 & !BF2L341);


--BF2L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212COMBOUT at LC4_3_Q4
--operation mode is arithmetic

BF2L841 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L355 & !BF2L541 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L355 # !BF2L541);

--BF2L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212 at LC4_3_Q4
--operation mode is arithmetic

BF2L741 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L355 & !BF2L541 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L355 # !BF2L541));


--BF2L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213COMBOUT at LC5_3_Q4
--operation mode is arithmetic

BF2L051 = BF2L545 & (BF2L741 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF2L545 & !M1_LC_ctrl_local.lc_pre_window[3] & BF2L741;

--BF2L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213 at LC5_3_Q4
--operation mode is arithmetic

BF2L941 = CARRY(BF2L545 & M1_LC_ctrl_local.lc_pre_window[3] & !BF2L741 # !BF2L545 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF2L741));


--BF2L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214COMBOUT at LC6_3_Q4
--operation mode is arithmetic

BF2L251 = BF2L735 & (!BF2L941 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L735 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L941;

--BF2L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214 at LC6_3_Q4
--operation mode is arithmetic

BF2L151 = CARRY(BF2L735 & (!BF2L941 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L735 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L941);


--BF2L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~215 at LC7_3_Q4
--operation mode is normal

BF2L351 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L151 & BF2L925 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L151 # BF2L925);


--BF2L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216COMBOUT at LC5_1_Q4
--operation mode is arithmetic

BF2L551 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L865;

--BF2L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216 at LC5_1_Q4
--operation mode is arithmetic

BF2L451 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L865);


--BF2L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217COMBOUT at LC6_1_Q4
--operation mode is arithmetic

BF2L751 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L065 & BF2L451 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L065 # BF2L451);

--BF2L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217 at LC6_1_Q4
--operation mode is arithmetic

BF2L651 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L451 # !BF2L065) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L065 & !BF2L451);


--BF2L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218COMBOUT at LC7_1_Q4
--operation mode is arithmetic

BF2L951 = BF2L255 & (!BF2L651 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF2L255 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF2L651;

--BF2L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218 at LC7_1_Q4
--operation mode is arithmetic

BF2L851 = CARRY(BF2L255 & (!BF2L651 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF2L255 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF2L651);


--BF2L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219COMBOUT at LC8_1_Q4
--operation mode is arithmetic

BF2L161 = M1_LC_ctrl_local.lc_pre_window[3] & BF2L445 & BF2L851 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF2L445 # BF2L851);

--BF2L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219 at LC8_1_Q4
--operation mode is arithmetic

BF2L061 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF2L851 # !BF2L445) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF2L445 & !BF2L851);


--BF2L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220COMBOUT at LC9_1_Q4
--operation mode is arithmetic

BF2L361 = BF2L635 & (!BF2L061 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L635 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L061;

--BF2L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220 at LC9_1_Q4
--operation mode is arithmetic

BF2L261 = CARRY(BF2L635 & (!BF2L061 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L635 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L061);


--BF2L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~221 at LC10_1_Q4
--operation mode is normal

BF2L461 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L261 & BF2L825 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L261 # BF2L825);


--BF2L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222COMBOUT at LC5_12_Q4
--operation mode is arithmetic

BF2L661 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L765;

--BF2L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222 at LC5_12_Q4
--operation mode is arithmetic

BF2L561 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L765);


--BF2L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~223COMBOUT at LC6_12_Q4
--operation mode is arithmetic

BF2L861 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L955 & BF2L561 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L955 # BF2L561);

--BF2L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~223 at LC6_12_Q4
--operation mode is arithmetic

BF2L761 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L561 # !BF2L955) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L955 & !BF2L561);


--BF2L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224COMBOUT at LC7_12_Q4
--operation mode is arithmetic

BF2L071 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L155 & !BF2L761 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L155 # !BF2L761);

--BF2L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224 at LC7_12_Q4
--operation mode is arithmetic

BF2L961 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L155 & !BF2L761 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L155 # !BF2L761));


--BF2L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225COMBOUT at LC8_12_Q4
--operation mode is arithmetic

BF2L271 = M1_LC_ctrl_local.lc_pre_window[3] & BF2L345 & BF2L961 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF2L345 # BF2L961);

--BF2L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225 at LC8_12_Q4
--operation mode is arithmetic

BF2L171 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF2L961 # !BF2L345) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF2L345 & !BF2L961);


--BF2L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226COMBOUT at LC9_12_Q4
--operation mode is arithmetic

BF2L471 = M1_LC_ctrl_local.lc_pre_window[4] & BF2L535 & !BF2L171 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L535 # !BF2L171);

--BF2L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226 at LC9_12_Q4
--operation mode is arithmetic

BF2L371 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF2L535 & !BF2L171 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L535 # !BF2L171));


--BF2L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~227 at LC10_12_Q4
--operation mode is normal

BF2L571 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L371 & BF2L725 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L371 # BF2L725);


--BF2L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228COMBOUT at LC2_9_U3
--operation mode is arithmetic

BF2L771 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L475;

--BF2L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228 at LC2_9_U3
--operation mode is arithmetic

BF2L671 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L475);


--BF2L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229COMBOUT at LC3_9_U3
--operation mode is arithmetic

BF2L971 = BF2L665 & (BF2L671 # !M1_LC_ctrl_local.lc_pre_window[1]) # !BF2L665 & !M1_LC_ctrl_local.lc_pre_window[1] & BF2L671;

--BF2L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229 at LC3_9_U3
--operation mode is arithmetic

BF2L871 = CARRY(BF2L665 & M1_LC_ctrl_local.lc_pre_window[1] & !BF2L671 # !BF2L665 & (M1_LC_ctrl_local.lc_pre_window[1] # !BF2L671));


--BF2L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~230COMBOUT at LC4_9_U3
--operation mode is arithmetic

BF2L181 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L855 & !BF2L871 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L855 # !BF2L871);

--BF2L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~230 at LC4_9_U3
--operation mode is arithmetic

BF2L081 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L855 & !BF2L871 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L855 # !BF2L871));


--BF2L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231COMBOUT at LC5_9_U3
--operation mode is arithmetic

BF2L381 = M1_LC_ctrl_local.lc_pre_window[3] & BF2L055 & BF2L081 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF2L055 # BF2L081);

--BF2L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231 at LC5_9_U3
--operation mode is arithmetic

BF2L281 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF2L081 # !BF2L055) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF2L055 & !BF2L081);


--BF2L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232COMBOUT at LC6_9_U3
--operation mode is arithmetic

BF2L581 = M1_LC_ctrl_local.lc_pre_window[4] & BF2L245 & !BF2L281 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L245 # !BF2L281);

--BF2L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232 at LC6_9_U3
--operation mode is arithmetic

BF2L481 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF2L245 & !BF2L281 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L245 # !BF2L281));


--BF2L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~233 at LC7_9_U3
--operation mode is normal

BF2L681 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L481 & BF2L435 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L481 # BF2L435);


--BF2L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234COMBOUT at LC5_7_W3
--operation mode is arithmetic

BF2L881 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L375;

--BF2L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234 at LC5_7_W3
--operation mode is arithmetic

BF2L781 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L375);


--BF2L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235COMBOUT at LC6_7_W3
--operation mode is arithmetic

BF2L091 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L565 & BF2L781 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L565 # BF2L781);

--BF2L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235 at LC6_7_W3
--operation mode is arithmetic

BF2L981 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L781 # !BF2L565) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L565 & !BF2L781);


--BF2L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~236COMBOUT at LC7_7_W3
--operation mode is arithmetic

BF2L291 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L755 & !BF2L981 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L755 # !BF2L981);

--BF2L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~236 at LC7_7_W3
--operation mode is arithmetic

BF2L191 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L755 & !BF2L981 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L755 # !BF2L981));


--BF2L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237COMBOUT at LC8_7_W3
--operation mode is arithmetic

BF2L491 = M1_LC_ctrl_local.lc_pre_window[3] & BF2L945 & BF2L191 # !M1_LC_ctrl_local.lc_pre_window[3] & (BF2L945 # BF2L191);

--BF2L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237 at LC8_7_W3
--operation mode is arithmetic

BF2L391 = CARRY(M1_LC_ctrl_local.lc_pre_window[3] & (!BF2L191 # !BF2L945) # !M1_LC_ctrl_local.lc_pre_window[3] & !BF2L945 & !BF2L191);


--BF2L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238COMBOUT at LC9_7_W3
--operation mode is arithmetic

BF2L691 = M1_LC_ctrl_local.lc_pre_window[4] & BF2L145 & !BF2L391 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L145 # !BF2L391);

--BF2L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238 at LC9_7_W3
--operation mode is arithmetic

BF2L591 = CARRY(M1_LC_ctrl_local.lc_pre_window[4] & BF2L145 & !BF2L391 # !M1_LC_ctrl_local.lc_pre_window[4] & (BF2L145 # !BF2L391));


--BF2L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~239 at LC10_7_W3
--operation mode is normal

BF2L791 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L591 & BF2L335 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L591 # BF2L335);


--BF2L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240COMBOUT at LC3_4_U3
--operation mode is arithmetic

BF2L991 = !M1_LC_ctrl_local.lc_pre_window[0] & BF2L275;

--BF2L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240 at LC3_4_U3
--operation mode is arithmetic

BF2L891 = CARRY(!M1_LC_ctrl_local.lc_pre_window[0] & BF2L275);


--BF2L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241COMBOUT at LC4_4_U3
--operation mode is arithmetic

BF2L102 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L465 & BF2L891 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L465 # BF2L891);

--BF2L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241 at LC4_4_U3
--operation mode is arithmetic

BF2L002 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L891 # !BF2L465) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L465 & !BF2L891);


--BF2L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~242COMBOUT at LC5_4_U3
--operation mode is arithmetic

BF2L302 = BF2L655 & (!BF2L002 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF2L655 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF2L002;

--BF2L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~242 at LC5_4_U3
--operation mode is arithmetic

BF2L202 = CARRY(BF2L655 & (!BF2L002 # !M1_LC_ctrl_local.lc_pre_window[2]) # !BF2L655 & !M1_LC_ctrl_local.lc_pre_window[2] & !BF2L002);


--BF2L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243COMBOUT at LC6_4_U3
--operation mode is arithmetic

BF2L502 = BF2L845 & (BF2L202 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF2L845 & !M1_LC_ctrl_local.lc_pre_window[3] & BF2L202;

--BF2L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243 at LC6_4_U3
--operation mode is arithmetic

BF2L402 = CARRY(BF2L845 & M1_LC_ctrl_local.lc_pre_window[3] & !BF2L202 # !BF2L845 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF2L202));


--BF2L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244COMBOUT at LC7_4_U3
--operation mode is arithmetic

BF2L702 = BF2L045 & (!BF2L402 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L045 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L402;

--BF2L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244 at LC7_4_U3
--operation mode is arithmetic

BF2L602 = CARRY(BF2L045 & (!BF2L402 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L045 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L402);


--BF2L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~245 at LC8_4_U3
--operation mode is normal

BF2L802 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L602 & BF2L235 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L602 # BF2L235);


--BF2L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246COMBOUT at LC5_14_U3
--operation mode is arithmetic

BF2L012 = BF2L175 & !M1_LC_ctrl_local.lc_pre_window[0];

--BF2L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246 at LC5_14_U3
--operation mode is arithmetic

BF2L902 = CARRY(BF2L175 & !M1_LC_ctrl_local.lc_pre_window[0]);


--BF2L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247COMBOUT at LC6_14_U3
--operation mode is arithmetic

BF2L212 = M1_LC_ctrl_local.lc_pre_window[1] & BF2L365 & BF2L902 # !M1_LC_ctrl_local.lc_pre_window[1] & (BF2L365 # BF2L902);

--BF2L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247 at LC6_14_U3
--operation mode is arithmetic

BF2L112 = CARRY(M1_LC_ctrl_local.lc_pre_window[1] & (!BF2L902 # !BF2L365) # !M1_LC_ctrl_local.lc_pre_window[1] & !BF2L365 & !BF2L902);


--BF2L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~248COMBOUT at LC7_14_U3
--operation mode is arithmetic

BF2L412 = M1_LC_ctrl_local.lc_pre_window[2] & BF2L555 & !BF2L112 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L555 # !BF2L112);

--BF2L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~248 at LC7_14_U3
--operation mode is arithmetic

BF2L312 = CARRY(M1_LC_ctrl_local.lc_pre_window[2] & BF2L555 & !BF2L112 # !M1_LC_ctrl_local.lc_pre_window[2] & (BF2L555 # !BF2L112));


--BF2L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249COMBOUT at LC8_14_U3
--operation mode is arithmetic

BF2L612 = BF2L745 & (BF2L312 # !M1_LC_ctrl_local.lc_pre_window[3]) # !BF2L745 & !M1_LC_ctrl_local.lc_pre_window[3] & BF2L312;

--BF2L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249 at LC8_14_U3
--operation mode is arithmetic

BF2L512 = CARRY(BF2L745 & M1_LC_ctrl_local.lc_pre_window[3] & !BF2L312 # !BF2L745 & (M1_LC_ctrl_local.lc_pre_window[3] # !BF2L312));


--BF2L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250COMBOUT at LC9_14_U3
--operation mode is arithmetic

BF2L812 = BF2L935 & (!BF2L512 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L935 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L512;

--BF2L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250 at LC9_14_U3
--operation mode is arithmetic

BF2L712 = CARRY(BF2L935 & (!BF2L512 # !M1_LC_ctrl_local.lc_pre_window[4]) # !BF2L935 & !M1_LC_ctrl_local.lc_pre_window[4] & !BF2L512);


--BF2L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~251 at LC10_14_U3
--operation mode is normal

BF2L912 = M1_LC_ctrl_local.lc_pre_window[5] & BF2L712 & BF2L135 # !M1_LC_ctrl_local.lc_pre_window[5] & (BF2L712 # BF2L135);


--BF2L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252COMBOUT at LC2_1_V1
--operation mode is arithmetic

BF2L122 = BF2L115 & !BF2L233;

--BF2L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252 at LC2_1_V1
--operation mode is arithmetic

BF2L022 = CARRY(BF2L115 & !BF2L233);


--BF2L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253COMBOUT at LC3_1_V1
--operation mode is arithmetic

BF2L322 = BF2L215 & (BF2L022 # !BF2L433) # !BF2L215 & !BF2L433 & BF2L022;

--BF2L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253 at LC3_1_V1
--operation mode is arithmetic

BF2L222 = CARRY(BF2L215 & BF2L433 & !BF2L022 # !BF2L215 & (BF2L433 # !BF2L022));


--BF2L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~254COMBOUT at LC4_1_V1
--operation mode is arithmetic

BF2L522 = BF2L315 & (!BF2L222 # !BF2L633) # !BF2L315 & !BF2L633 & !BF2L222;

--BF2L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~254 at LC4_1_V1
--operation mode is arithmetic

BF2L422 = CARRY(BF2L315 & (!BF2L222 # !BF2L633) # !BF2L315 & !BF2L633 & !BF2L222);


--BF2L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255COMBOUT at LC5_1_V1
--operation mode is arithmetic

BF2L722 = BF2L415 & (BF2L422 # !BF2L833) # !BF2L415 & !BF2L833 & BF2L422;

--BF2L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255 at LC5_1_V1
--operation mode is arithmetic

BF2L622 = CARRY(BF2L415 & BF2L833 & !BF2L422 # !BF2L415 & (BF2L833 # !BF2L422));


--BF2L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256COMBOUT at LC6_1_V1
--operation mode is arithmetic

BF2L922 = BF2L515 & (!BF2L622 # !BF2L043) # !BF2L515 & !BF2L043 & !BF2L622;

--BF2L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256 at LC6_1_V1
--operation mode is arithmetic

BF2L822 = CARRY(BF2L515 & (!BF2L622 # !BF2L043) # !BF2L515 & !BF2L043 & !BF2L622);


--BF2L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257COMBOUT at LC7_1_V1
--operation mode is arithmetic

BF2L132 = BF2L615 & (BF2L822 # !BF2L243) # !BF2L615 & !BF2L243 & BF2L822;

--BF2L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257 at LC7_1_V1
--operation mode is arithmetic

BF2L032 = CARRY(BF2L615 & BF2L243 & !BF2L822 # !BF2L615 & (BF2L243 # !BF2L822));


--BF2L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258COMBOUT at LC8_1_V1
--operation mode is arithmetic

BF2L332 = BF2L715 & (!BF2L032 # !BF2L443) # !BF2L715 & !BF2L443 & !BF2L032;

--BF2L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258 at LC8_1_V1
--operation mode is arithmetic

BF2L232 = CARRY(BF2L715 & (!BF2L032 # !BF2L443) # !BF2L715 & !BF2L443 & !BF2L032);


--BF2L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~259 at LC9_1_V1
--operation mode is normal

BF2L432 = BF2L815 & (BF2L232 # !BF2L643) # !BF2L815 & BF2L232 & !BF2L643;


--BF2L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260COMBOUT at LC2_10_V1
--operation mode is arithmetic

BF2L632 = BF2L133 & !BF2L115;

--BF2L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260 at LC2_10_V1
--operation mode is arithmetic

BF2L532 = CARRY(BF2L133 & !BF2L115);


--BF2L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261COMBOUT at LC3_10_V1
--operation mode is arithmetic

BF2L832 = BF2L923 & (BF2L532 # !BF2L215) # !BF2L923 & !BF2L215 & BF2L532;

--BF2L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261 at LC3_10_V1
--operation mode is arithmetic

BF2L732 = CARRY(BF2L923 & BF2L215 & !BF2L532 # !BF2L923 & (BF2L215 # !BF2L532));


--BF2L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~262COMBOUT at LC4_10_V1
--operation mode is arithmetic

BF2L042 = BF2L723 & (!BF2L732 # !BF2L315) # !BF2L723 & !BF2L315 & !BF2L732;

--BF2L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~262 at LC4_10_V1
--operation mode is arithmetic

BF2L932 = CARRY(BF2L723 & (!BF2L732 # !BF2L315) # !BF2L723 & !BF2L315 & !BF2L732);


--BF2L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263COMBOUT at LC5_10_V1
--operation mode is arithmetic

BF2L242 = BF2L415 & BF2L523 & BF2L932 # !BF2L415 & (BF2L523 # BF2L932);

--BF2L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263 at LC5_10_V1
--operation mode is arithmetic

BF2L142 = CARRY(BF2L415 & (!BF2L932 # !BF2L523) # !BF2L415 & !BF2L523 & !BF2L932);


--BF2L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264COMBOUT at LC6_10_V1
--operation mode is arithmetic

BF2L442 = BF2L515 & BF2L323 & !BF2L142 # !BF2L515 & (BF2L323 # !BF2L142);

--BF2L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264 at LC6_10_V1
--operation mode is arithmetic

BF2L342 = CARRY(BF2L515 & BF2L323 & !BF2L142 # !BF2L515 & (BF2L323 # !BF2L142));


--BF2L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265COMBOUT at LC7_10_V1
--operation mode is arithmetic

BF2L642 = BF2L123 & (BF2L342 # !BF2L615) # !BF2L123 & !BF2L615 & BF2L342;

--BF2L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265 at LC7_10_V1
--operation mode is arithmetic

BF2L542 = CARRY(BF2L123 & BF2L615 & !BF2L342 # !BF2L123 & (BF2L615 # !BF2L342));


--BF2L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~266 at LC8_10_V1
--operation mode is normal

BF2L742 = BF2L715 & !BF2L542 & BF2L703 # !BF2L715 & (BF2L703 # !BF2L542);


--BF2L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267COMBOUT at LC3_11_N1
--operation mode is arithmetic

BF2L942 = BF2L115 & !BF2L743;

--BF2L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267 at LC3_11_N1
--operation mode is arithmetic

BF2L842 = CARRY(BF2L115 & !BF2L743);


--BF2L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268COMBOUT at LC4_11_N1
--operation mode is arithmetic

BF2L152 = BF2L215 & (BF2L842 # !BF2L943) # !BF2L215 & !BF2L943 & BF2L842;

--BF2L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268 at LC4_11_N1
--operation mode is arithmetic

BF2L052 = CARRY(BF2L215 & BF2L943 & !BF2L842 # !BF2L215 & (BF2L943 # !BF2L842));


--BF2L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~269COMBOUT at LC5_11_N1
--operation mode is arithmetic

BF2L352 = BF2L315 & (!BF2L052 # !BF2L153) # !BF2L315 & !BF2L153 & !BF2L052;

--BF2L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~269 at LC5_11_N1
--operation mode is arithmetic

BF2L252 = CARRY(BF2L315 & (!BF2L052 # !BF2L153) # !BF2L315 & !BF2L153 & !BF2L052);


--BF2L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270COMBOUT at LC6_11_N1
--operation mode is arithmetic

BF2L552 = BF2L415 & (BF2L252 # !BF2L353) # !BF2L415 & !BF2L353 & BF2L252;

--BF2L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270 at LC6_11_N1
--operation mode is arithmetic

BF2L452 = CARRY(BF2L415 & BF2L353 & !BF2L252 # !BF2L415 & (BF2L353 # !BF2L252));


--BF2L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271COMBOUT at LC7_11_N1
--operation mode is arithmetic

BF2L752 = BF2L515 & (!BF2L452 # !BF2L553) # !BF2L515 & !BF2L553 & !BF2L452;

--BF2L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271 at LC7_11_N1
--operation mode is arithmetic

BF2L652 = CARRY(BF2L515 & (!BF2L452 # !BF2L553) # !BF2L515 & !BF2L553 & !BF2L452);


--BF2L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272COMBOUT at LC8_11_N1
--operation mode is arithmetic

BF2L952 = BF2L615 & (BF2L652 # !BF2L753) # !BF2L615 & !BF2L753 & BF2L652;

--BF2L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272 at LC8_11_N1
--operation mode is arithmetic

BF2L852 = CARRY(BF2L615 & BF2L753 & !BF2L652 # !BF2L615 & (BF2L753 # !BF2L652));


--BF2L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273COMBOUT at LC9_11_N1
--operation mode is arithmetic

BF2L162 = BF2L715 & (!BF2L852 # !BF2L953) # !BF2L715 & !BF2L953 & !BF2L852;

--BF2L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273 at LC9_11_N1
--operation mode is arithmetic

BF2L062 = CARRY(BF2L715 & (!BF2L852 # !BF2L953) # !BF2L715 & !BF2L953 & !BF2L852);


--BF2L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~274 at LC10_11_N1
--operation mode is normal

BF2L262 = BF2L815 & (BF2L062 # !BF2L163) # !BF2L815 & BF2L062 & !BF2L163;


--BF2L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~275COMBOUT at LC2_11_V1
--operation mode is arithmetic

BF2L462 = !BF2L115 & BF2L913;

--BF2L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~275 at LC2_11_V1
--operation mode is arithmetic

BF2L362 = CARRY(!BF2L115 & BF2L913);


--BF2L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276COMBOUT at LC3_11_V1
--operation mode is arithmetic

BF2L662 = BF2L215 & BF2L713 & BF2L362 # !BF2L215 & (BF2L713 # BF2L362);

--BF2L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276 at LC3_11_V1
--operation mode is arithmetic

BF2L562 = CARRY(BF2L215 & (!BF2L362 # !BF2L713) # !BF2L215 & !BF2L713 & !BF2L362);


--BF2L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277COMBOUT at LC4_11_V1
--operation mode is arithmetic

BF2L862 = BF2L315 & BF2L513 & !BF2L562 # !BF2L315 & (BF2L513 # !BF2L562);

--BF2L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277 at LC4_11_V1
--operation mode is arithmetic

BF2L762 = CARRY(BF2L315 & BF2L513 & !BF2L562 # !BF2L315 & (BF2L513 # !BF2L562));


--BF2L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278COMBOUT at LC5_11_V1
--operation mode is arithmetic

BF2L072 = BF2L415 & BF2L313 & BF2L762 # !BF2L415 & (BF2L313 # BF2L762);

--BF2L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278 at LC5_11_V1
--operation mode is arithmetic

BF2L962 = CARRY(BF2L415 & (!BF2L762 # !BF2L313) # !BF2L415 & !BF2L313 & !BF2L762);


--BF2L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279COMBOUT at LC6_11_V1
--operation mode is arithmetic

BF2L272 = BF2L515 & BF2L113 & !BF2L962 # !BF2L515 & (BF2L113 # !BF2L962);

--BF2L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279 at LC6_11_V1
--operation mode is arithmetic

BF2L172 = CARRY(BF2L515 & BF2L113 & !BF2L962 # !BF2L515 & (BF2L113 # !BF2L962));


--BF2L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280COMBOUT at LC7_11_V1
--operation mode is arithmetic

BF2L472 = BF2L615 & BF2L903 & BF2L172 # !BF2L615 & (BF2L903 # BF2L172);

--BF2L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280 at LC7_11_V1
--operation mode is arithmetic

BF2L372 = CARRY(BF2L615 & (!BF2L172 # !BF2L903) # !BF2L615 & !BF2L903 & !BF2L172);


--BF2L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~281 at LC8_11_V1
--operation mode is normal

BF2L572 = BF2L503 & (!BF2L715 # !BF2L372) # !BF2L503 & !BF2L372 & !BF2L715;


--VE1L187 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1289COMBOUT at LC1_4_I1
--operation mode is arithmetic

VE1L187 = !M1_COMPR_ctrl_local.FADCthres[0] & VE1L296;

--VE1L087 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1289 at LC1_4_I1
--operation mode is arithmetic

VE1L087 = CARRY(!M1_COMPR_ctrl_local.FADCthres[0] & VE1L296);


--VE1L387 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1290COMBOUT at LC2_4_I1
--operation mode is arithmetic

VE1L387 = M1_COMPR_ctrl_local.FADCthres[1] & VE1L196 & VE1L087 # !M1_COMPR_ctrl_local.FADCthres[1] & (VE1L196 # VE1L087);

--VE1L287 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1290 at LC2_4_I1
--operation mode is arithmetic

VE1L287 = CARRY(M1_COMPR_ctrl_local.FADCthres[1] & (!VE1L087 # !VE1L196) # !M1_COMPR_ctrl_local.FADCthres[1] & !VE1L196 & !VE1L087);


--VE1L587 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1291COMBOUT at LC3_4_I1
--operation mode is arithmetic

VE1L587 = M1_COMPR_ctrl_local.FADCthres[2] & VE1L096 & !VE1L287 # !M1_COMPR_ctrl_local.FADCthres[2] & (VE1L096 # !VE1L287);

--VE1L487 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1291 at LC3_4_I1
--operation mode is arithmetic

VE1L487 = CARRY(M1_COMPR_ctrl_local.FADCthres[2] & VE1L096 & !VE1L287 # !M1_COMPR_ctrl_local.FADCthres[2] & (VE1L096 # !VE1L287));


--VE1L787 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1292COMBOUT at LC4_4_I1
--operation mode is arithmetic

VE1L787 = M1_COMPR_ctrl_local.FADCthres[3] & VE1L986 & VE1L487 # !M1_COMPR_ctrl_local.FADCthres[3] & (VE1L986 # VE1L487);

--VE1L687 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1292 at LC4_4_I1
--operation mode is arithmetic

VE1L687 = CARRY(M1_COMPR_ctrl_local.FADCthres[3] & (!VE1L487 # !VE1L986) # !M1_COMPR_ctrl_local.FADCthres[3] & !VE1L986 & !VE1L487);


--VE1L987 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1293COMBOUT at LC5_4_I1
--operation mode is arithmetic

VE1L987 = M1_COMPR_ctrl_local.FADCthres[4] & VE1L886 & !VE1L687 # !M1_COMPR_ctrl_local.FADCthres[4] & (VE1L886 # !VE1L687);

--VE1L887 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1293 at LC5_4_I1
--operation mode is arithmetic

VE1L887 = CARRY(M1_COMPR_ctrl_local.FADCthres[4] & VE1L886 & !VE1L687 # !M1_COMPR_ctrl_local.FADCthres[4] & (VE1L886 # !VE1L687));


--VE1L197 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1294COMBOUT at LC6_4_I1
--operation mode is arithmetic

VE1L197 = M1_COMPR_ctrl_local.FADCthres[5] & VE1L786 & VE1L887 # !M1_COMPR_ctrl_local.FADCthres[5] & (VE1L786 # VE1L887);

--VE1L097 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1294 at LC6_4_I1
--operation mode is arithmetic

VE1L097 = CARRY(M1_COMPR_ctrl_local.FADCthres[5] & (!VE1L887 # !VE1L786) # !M1_COMPR_ctrl_local.FADCthres[5] & !VE1L786 & !VE1L887);


--VE1L397 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1295COMBOUT at LC7_4_I1
--operation mode is arithmetic

VE1L397 = M1_COMPR_ctrl_local.FADCthres[6] & VE1L686 & !VE1L097 # !M1_COMPR_ctrl_local.FADCthres[6] & (VE1L686 # !VE1L097);

--VE1L297 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1295 at LC7_4_I1
--operation mode is arithmetic

VE1L297 = CARRY(M1_COMPR_ctrl_local.FADCthres[6] & VE1L686 & !VE1L097 # !M1_COMPR_ctrl_local.FADCthres[6] & (VE1L686 # !VE1L097));


--VE1L597 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1296COMBOUT at LC8_4_I1
--operation mode is arithmetic

VE1L597 = M1_COMPR_ctrl_local.FADCthres[7] & VE1L586 & VE1L297 # !M1_COMPR_ctrl_local.FADCthres[7] & (VE1L586 # VE1L297);

--VE1L497 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1296 at LC8_4_I1
--operation mode is arithmetic

VE1L497 = CARRY(M1_COMPR_ctrl_local.FADCthres[7] & (!VE1L297 # !VE1L586) # !M1_COMPR_ctrl_local.FADCthres[7] & !VE1L586 & !VE1L297);


--VE1L797 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1297COMBOUT at LC9_4_I1
--operation mode is arithmetic

VE1L797 = M1_COMPR_ctrl_local.FADCthres[8] & VE1L486 & !VE1L497 # !M1_COMPR_ctrl_local.FADCthres[8] & (VE1L486 # !VE1L497);

--VE1L697 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1297 at LC9_4_I1
--operation mode is arithmetic

VE1L697 = CARRY(M1_COMPR_ctrl_local.FADCthres[8] & VE1L486 & !VE1L497 # !M1_COMPR_ctrl_local.FADCthres[8] & (VE1L486 # !VE1L497));


--VE1L897 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1298 at LC10_4_I1
--operation mode is normal

VE1L897 = VE1L386 & (VE1L697 # !M1_COMPR_ctrl_local.FADCthres[9]) # !VE1L386 & VE1L697 & !M1_COMPR_ctrl_local.FADCthres[9];


--VE1L008 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1299COMBOUT at LC1_2_J1
--operation mode is arithmetic

VE1L008 = !M1_COMPR_ctrl_local.ATWDa2thres[0] & VE1L307;

--VE1L997 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1299 at LC1_2_J1
--operation mode is arithmetic

VE1L997 = CARRY(!M1_COMPR_ctrl_local.ATWDa2thres[0] & VE1L307);


--VE1L208 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1300COMBOUT at LC2_2_J1
--operation mode is arithmetic

VE1L208 = VE1L207 & (VE1L997 # !M1_COMPR_ctrl_local.ATWDa2thres[1]) # !VE1L207 & !M1_COMPR_ctrl_local.ATWDa2thres[1] & VE1L997;

--VE1L108 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1300 at LC2_2_J1
--operation mode is arithmetic

VE1L108 = CARRY(VE1L207 & M1_COMPR_ctrl_local.ATWDa2thres[1] & !VE1L997 # !VE1L207 & (M1_COMPR_ctrl_local.ATWDa2thres[1] # !VE1L997));


--VE1L408 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1301COMBOUT at LC3_2_J1
--operation mode is arithmetic

VE1L408 = VE1L107 & (!VE1L108 # !M1_COMPR_ctrl_local.ATWDa2thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa2thres[2] & !VE1L108;

--VE1L308 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1301 at LC3_2_J1
--operation mode is arithmetic

VE1L308 = CARRY(VE1L107 & (!VE1L108 # !M1_COMPR_ctrl_local.ATWDa2thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa2thres[2] & !VE1L108);


--VE1L608 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1302COMBOUT at LC4_2_J1
--operation mode is arithmetic

VE1L608 = M1_COMPR_ctrl_local.ATWDa2thres[3] & VE1L007 & VE1L308 # !M1_COMPR_ctrl_local.ATWDa2thres[3] & (VE1L007 # VE1L308);

--VE1L508 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1302 at LC4_2_J1
--operation mode is arithmetic

VE1L508 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[3] & (!VE1L308 # !VE1L007) # !M1_COMPR_ctrl_local.ATWDa2thres[3] & !VE1L007 & !VE1L308);


--VE1L808 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1303COMBOUT at LC5_2_J1
--operation mode is arithmetic

VE1L808 = VE1L996 & (!VE1L508 # !M1_COMPR_ctrl_local.ATWDa2thres[4]) # !VE1L996 & !M1_COMPR_ctrl_local.ATWDa2thres[4] & !VE1L508;

--VE1L708 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1303 at LC5_2_J1
--operation mode is arithmetic

VE1L708 = CARRY(VE1L996 & (!VE1L508 # !M1_COMPR_ctrl_local.ATWDa2thres[4]) # !VE1L996 & !M1_COMPR_ctrl_local.ATWDa2thres[4] & !VE1L508);


--VE1L018 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1304COMBOUT at LC6_2_J1
--operation mode is arithmetic

VE1L018 = M1_COMPR_ctrl_local.ATWDa2thres[5] & VE1L896 & VE1L708 # !M1_COMPR_ctrl_local.ATWDa2thres[5] & (VE1L896 # VE1L708);

--VE1L908 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1304 at LC6_2_J1
--operation mode is arithmetic

VE1L908 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[5] & (!VE1L708 # !VE1L896) # !M1_COMPR_ctrl_local.ATWDa2thres[5] & !VE1L896 & !VE1L708);


--VE1L218 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1305COMBOUT at LC7_2_J1
--operation mode is arithmetic

VE1L218 = VE1L796 & (!VE1L908 # !M1_COMPR_ctrl_local.ATWDa2thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa2thres[6] & !VE1L908;

--VE1L118 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1305 at LC7_2_J1
--operation mode is arithmetic

VE1L118 = CARRY(VE1L796 & (!VE1L908 # !M1_COMPR_ctrl_local.ATWDa2thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa2thres[6] & !VE1L908);


--VE1L418 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1306COMBOUT at LC8_2_J1
--operation mode is arithmetic

VE1L418 = M1_COMPR_ctrl_local.ATWDa2thres[7] & VE1L696 & VE1L118 # !M1_COMPR_ctrl_local.ATWDa2thres[7] & (VE1L696 # VE1L118);

--VE1L318 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1306 at LC8_2_J1
--operation mode is arithmetic

VE1L318 = CARRY(M1_COMPR_ctrl_local.ATWDa2thres[7] & (!VE1L118 # !VE1L696) # !M1_COMPR_ctrl_local.ATWDa2thres[7] & !VE1L696 & !VE1L118);


--VE1L618 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1307COMBOUT at LC9_2_J1
--operation mode is arithmetic

VE1L618 = VE1L596 & (!VE1L318 # !M1_COMPR_ctrl_local.ATWDa2thres[8]) # !VE1L596 & !M1_COMPR_ctrl_local.ATWDa2thres[8] & !VE1L318;

--VE1L518 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1307 at LC9_2_J1
--operation mode is arithmetic

VE1L518 = CARRY(VE1L596 & (!VE1L318 # !M1_COMPR_ctrl_local.ATWDa2thres[8]) # !VE1L596 & !M1_COMPR_ctrl_local.ATWDa2thres[8] & !VE1L318);


--VE1L718 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1308 at LC10_2_J1
--operation mode is normal

VE1L718 = M1_COMPR_ctrl_local.ATWDa2thres[9] & VE1L518 & VE1L496 # !M1_COMPR_ctrl_local.ATWDa2thres[9] & (VE1L518 # VE1L496);


--VE1L918 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1309COMBOUT at LC1_6_J1
--operation mode is arithmetic

VE1L918 = VE1L307 & !M1_COMPR_ctrl_local.ATWDa3thres[0];

--VE1L818 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1309 at LC1_6_J1
--operation mode is arithmetic

VE1L818 = CARRY(VE1L307 & !M1_COMPR_ctrl_local.ATWDa3thres[0]);


--VE1L128 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1310COMBOUT at LC2_6_J1
--operation mode is arithmetic

VE1L128 = M1_COMPR_ctrl_local.ATWDa3thres[1] & VE1L207 & VE1L818 # !M1_COMPR_ctrl_local.ATWDa3thres[1] & (VE1L207 # VE1L818);

--VE1L028 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1310 at LC2_6_J1
--operation mode is arithmetic

VE1L028 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[1] & (!VE1L818 # !VE1L207) # !M1_COMPR_ctrl_local.ATWDa3thres[1] & !VE1L207 & !VE1L818);


--VE1L328 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1311COMBOUT at LC3_6_J1
--operation mode is arithmetic

VE1L328 = M1_COMPR_ctrl_local.ATWDa3thres[2] & VE1L107 & !VE1L028 # !M1_COMPR_ctrl_local.ATWDa3thres[2] & (VE1L107 # !VE1L028);

--VE1L228 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1311 at LC3_6_J1
--operation mode is arithmetic

VE1L228 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[2] & VE1L107 & !VE1L028 # !M1_COMPR_ctrl_local.ATWDa3thres[2] & (VE1L107 # !VE1L028));


--VE1L528 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1312COMBOUT at LC4_6_J1
--operation mode is arithmetic

VE1L528 = M1_COMPR_ctrl_local.ATWDa3thres[3] & VE1L007 & VE1L228 # !M1_COMPR_ctrl_local.ATWDa3thres[3] & (VE1L007 # VE1L228);

--VE1L428 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1312 at LC4_6_J1
--operation mode is arithmetic

VE1L428 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[3] & (!VE1L228 # !VE1L007) # !M1_COMPR_ctrl_local.ATWDa3thres[3] & !VE1L007 & !VE1L228);


--VE1L728 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1313COMBOUT at LC5_6_J1
--operation mode is arithmetic

VE1L728 = M1_COMPR_ctrl_local.ATWDa3thres[4] & VE1L996 & !VE1L428 # !M1_COMPR_ctrl_local.ATWDa3thres[4] & (VE1L996 # !VE1L428);

--VE1L628 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1313 at LC5_6_J1
--operation mode is arithmetic

VE1L628 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[4] & VE1L996 & !VE1L428 # !M1_COMPR_ctrl_local.ATWDa3thres[4] & (VE1L996 # !VE1L428));


--VE1L928 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1314COMBOUT at LC6_6_J1
--operation mode is arithmetic

VE1L928 = M1_COMPR_ctrl_local.ATWDa3thres[5] & VE1L896 & VE1L628 # !M1_COMPR_ctrl_local.ATWDa3thres[5] & (VE1L896 # VE1L628);

--VE1L828 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1314 at LC6_6_J1
--operation mode is arithmetic

VE1L828 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[5] & (!VE1L628 # !VE1L896) # !M1_COMPR_ctrl_local.ATWDa3thres[5] & !VE1L896 & !VE1L628);


--VE1L138 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1315COMBOUT at LC7_6_J1
--operation mode is arithmetic

VE1L138 = M1_COMPR_ctrl_local.ATWDa3thres[6] & VE1L796 & !VE1L828 # !M1_COMPR_ctrl_local.ATWDa3thres[6] & (VE1L796 # !VE1L828);

--VE1L038 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1315 at LC7_6_J1
--operation mode is arithmetic

VE1L038 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[6] & VE1L796 & !VE1L828 # !M1_COMPR_ctrl_local.ATWDa3thres[6] & (VE1L796 # !VE1L828));


--VE1L338 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1316COMBOUT at LC8_6_J1
--operation mode is arithmetic

VE1L338 = M1_COMPR_ctrl_local.ATWDa3thres[7] & VE1L696 & VE1L038 # !M1_COMPR_ctrl_local.ATWDa3thres[7] & (VE1L696 # VE1L038);

--VE1L238 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1316 at LC8_6_J1
--operation mode is arithmetic

VE1L238 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[7] & (!VE1L038 # !VE1L696) # !M1_COMPR_ctrl_local.ATWDa3thres[7] & !VE1L696 & !VE1L038);


--VE1L538 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1317COMBOUT at LC9_6_J1
--operation mode is arithmetic

VE1L538 = M1_COMPR_ctrl_local.ATWDa3thres[8] & VE1L596 & !VE1L238 # !M1_COMPR_ctrl_local.ATWDa3thres[8] & (VE1L596 # !VE1L238);

--VE1L438 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1317 at LC9_6_J1
--operation mode is arithmetic

VE1L438 = CARRY(M1_COMPR_ctrl_local.ATWDa3thres[8] & VE1L596 & !VE1L238 # !M1_COMPR_ctrl_local.ATWDa3thres[8] & (VE1L596 # !VE1L238));


--VE1L638 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1318 at LC10_6_J1
--operation mode is normal

VE1L638 = M1_COMPR_ctrl_local.ATWDa3thres[9] & VE1L438 & VE1L496 # !M1_COMPR_ctrl_local.ATWDa3thres[9] & (VE1L438 # VE1L496);


--VE1L838 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1319COMBOUT at LC1_8_J1
--operation mode is arithmetic

VE1L838 = !M1_COMPR_ctrl_local.ATWDa0thres[0] & VE1L307;

--VE1L738 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1319 at LC1_8_J1
--operation mode is arithmetic

VE1L738 = CARRY(!M1_COMPR_ctrl_local.ATWDa0thres[0] & VE1L307);


--VE1L048 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1320COMBOUT at LC2_8_J1
--operation mode is arithmetic

VE1L048 = VE1L207 & (VE1L738 # !M1_COMPR_ctrl_local.ATWDa0thres[1]) # !VE1L207 & !M1_COMPR_ctrl_local.ATWDa0thres[1] & VE1L738;

--VE1L938 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1320 at LC2_8_J1
--operation mode is arithmetic

VE1L938 = CARRY(VE1L207 & M1_COMPR_ctrl_local.ATWDa0thres[1] & !VE1L738 # !VE1L207 & (M1_COMPR_ctrl_local.ATWDa0thres[1] # !VE1L738));


--VE1L248 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1321COMBOUT at LC3_8_J1
--operation mode is arithmetic

VE1L248 = VE1L107 & (!VE1L938 # !M1_COMPR_ctrl_local.ATWDa0thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa0thres[2] & !VE1L938;

--VE1L148 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1321 at LC3_8_J1
--operation mode is arithmetic

VE1L148 = CARRY(VE1L107 & (!VE1L938 # !M1_COMPR_ctrl_local.ATWDa0thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa0thres[2] & !VE1L938);


--VE1L448 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1322COMBOUT at LC4_8_J1
--operation mode is arithmetic

VE1L448 = VE1L007 & (VE1L148 # !M1_COMPR_ctrl_local.ATWDa0thres[3]) # !VE1L007 & !M1_COMPR_ctrl_local.ATWDa0thres[3] & VE1L148;

--VE1L348 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1322 at LC4_8_J1
--operation mode is arithmetic

VE1L348 = CARRY(VE1L007 & M1_COMPR_ctrl_local.ATWDa0thres[3] & !VE1L148 # !VE1L007 & (M1_COMPR_ctrl_local.ATWDa0thres[3] # !VE1L148));


--VE1L648 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1323COMBOUT at LC5_8_J1
--operation mode is arithmetic

VE1L648 = M1_COMPR_ctrl_local.ATWDa0thres[4] & VE1L996 & !VE1L348 # !M1_COMPR_ctrl_local.ATWDa0thres[4] & (VE1L996 # !VE1L348);

--VE1L548 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1323 at LC5_8_J1
--operation mode is arithmetic

VE1L548 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[4] & VE1L996 & !VE1L348 # !M1_COMPR_ctrl_local.ATWDa0thres[4] & (VE1L996 # !VE1L348));


--VE1L848 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1324COMBOUT at LC6_8_J1
--operation mode is arithmetic

VE1L848 = M1_COMPR_ctrl_local.ATWDa0thres[5] & VE1L896 & VE1L548 # !M1_COMPR_ctrl_local.ATWDa0thres[5] & (VE1L896 # VE1L548);

--VE1L748 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1324 at LC6_8_J1
--operation mode is arithmetic

VE1L748 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[5] & (!VE1L548 # !VE1L896) # !M1_COMPR_ctrl_local.ATWDa0thres[5] & !VE1L896 & !VE1L548);


--VE1L058 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1325COMBOUT at LC7_8_J1
--operation mode is arithmetic

VE1L058 = VE1L796 & (!VE1L748 # !M1_COMPR_ctrl_local.ATWDa0thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa0thres[6] & !VE1L748;

--VE1L948 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1325 at LC7_8_J1
--operation mode is arithmetic

VE1L948 = CARRY(VE1L796 & (!VE1L748 # !M1_COMPR_ctrl_local.ATWDa0thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa0thres[6] & !VE1L748);


--VE1L258 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1326COMBOUT at LC8_8_J1
--operation mode is arithmetic

VE1L258 = VE1L696 & (VE1L948 # !M1_COMPR_ctrl_local.ATWDa0thres[7]) # !VE1L696 & !M1_COMPR_ctrl_local.ATWDa0thres[7] & VE1L948;

--VE1L158 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1326 at LC8_8_J1
--operation mode is arithmetic

VE1L158 = CARRY(VE1L696 & M1_COMPR_ctrl_local.ATWDa0thres[7] & !VE1L948 # !VE1L696 & (M1_COMPR_ctrl_local.ATWDa0thres[7] # !VE1L948));


--VE1L458 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1327COMBOUT at LC9_8_J1
--operation mode is arithmetic

VE1L458 = M1_COMPR_ctrl_local.ATWDa0thres[8] & VE1L596 & !VE1L158 # !M1_COMPR_ctrl_local.ATWDa0thres[8] & (VE1L596 # !VE1L158);

--VE1L358 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1327 at LC9_8_J1
--operation mode is arithmetic

VE1L358 = CARRY(M1_COMPR_ctrl_local.ATWDa0thres[8] & VE1L596 & !VE1L158 # !M1_COMPR_ctrl_local.ATWDa0thres[8] & (VE1L596 # !VE1L158));


--VE1L558 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1328 at LC10_8_J1
--operation mode is normal

VE1L558 = M1_COMPR_ctrl_local.ATWDa0thres[9] & VE1L358 & VE1L496 # !M1_COMPR_ctrl_local.ATWDa0thres[9] & (VE1L358 # VE1L496);


--VE1L758 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1329COMBOUT at LC1_10_J1
--operation mode is arithmetic

VE1L758 = VE1L307 & !M1_COMPR_ctrl_local.ATWDa1thres[0];

--VE1L658 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1329 at LC1_10_J1
--operation mode is arithmetic

VE1L658 = CARRY(VE1L307 & !M1_COMPR_ctrl_local.ATWDa1thres[0]);


--VE1L958 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1330COMBOUT at LC2_10_J1
--operation mode is arithmetic

VE1L958 = M1_COMPR_ctrl_local.ATWDa1thres[1] & VE1L207 & VE1L658 # !M1_COMPR_ctrl_local.ATWDa1thres[1] & (VE1L207 # VE1L658);

--VE1L858 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1330 at LC2_10_J1
--operation mode is arithmetic

VE1L858 = CARRY(M1_COMPR_ctrl_local.ATWDa1thres[1] & (!VE1L658 # !VE1L207) # !M1_COMPR_ctrl_local.ATWDa1thres[1] & !VE1L207 & !VE1L658);


--VE1L168 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1331COMBOUT at LC3_10_J1
--operation mode is arithmetic

VE1L168 = VE1L107 & (!VE1L858 # !M1_COMPR_ctrl_local.ATWDa1thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa1thres[2] & !VE1L858;

--VE1L068 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1331 at LC3_10_J1
--operation mode is arithmetic

VE1L068 = CARRY(VE1L107 & (!VE1L858 # !M1_COMPR_ctrl_local.ATWDa1thres[2]) # !VE1L107 & !M1_COMPR_ctrl_local.ATWDa1thres[2] & !VE1L858);


--VE1L368 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1332COMBOUT at LC4_10_J1
--operation mode is arithmetic

VE1L368 = VE1L007 & (VE1L068 # !M1_COMPR_ctrl_local.ATWDa1thres[3]) # !VE1L007 & !M1_COMPR_ctrl_local.ATWDa1thres[3] & VE1L068;

--VE1L268 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1332 at LC4_10_J1
--operation mode is arithmetic

VE1L268 = CARRY(VE1L007 & M1_COMPR_ctrl_local.ATWDa1thres[3] & !VE1L068 # !VE1L007 & (M1_COMPR_ctrl_local.ATWDa1thres[3] # !VE1L068));


--VE1L568 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1333COMBOUT at LC5_10_J1
--operation mode is arithmetic

VE1L568 = VE1L996 & (!VE1L268 # !M1_COMPR_ctrl_local.ATWDa1thres[4]) # !VE1L996 & !M1_COMPR_ctrl_local.ATWDa1thres[4] & !VE1L268;

--VE1L468 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1333 at LC5_10_J1
--operation mode is arithmetic

VE1L468 = CARRY(VE1L996 & (!VE1L268 # !M1_COMPR_ctrl_local.ATWDa1thres[4]) # !VE1L996 & !M1_COMPR_ctrl_local.ATWDa1thres[4] & !VE1L268);


--VE1L768 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT at LC6_10_J1
--operation mode is arithmetic

VE1L768 = VE1L896 & (VE1L468 # !M1_COMPR_ctrl_local.ATWDa1thres[5]) # !VE1L896 & !M1_COMPR_ctrl_local.ATWDa1thres[5] & VE1L468;

--VE1L668 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334 at LC6_10_J1
--operation mode is arithmetic

VE1L668 = CARRY(VE1L896 & M1_COMPR_ctrl_local.ATWDa1thres[5] & !VE1L468 # !VE1L896 & (M1_COMPR_ctrl_local.ATWDa1thres[5] # !VE1L468));


--VE1L968 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335COMBOUT at LC7_10_J1
--operation mode is arithmetic

VE1L968 = VE1L796 & (!VE1L668 # !M1_COMPR_ctrl_local.ATWDa1thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa1thres[6] & !VE1L668;

--VE1L868 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335 at LC7_10_J1
--operation mode is arithmetic

VE1L868 = CARRY(VE1L796 & (!VE1L668 # !M1_COMPR_ctrl_local.ATWDa1thres[6]) # !VE1L796 & !M1_COMPR_ctrl_local.ATWDa1thres[6] & !VE1L668);


--VE1L178 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336COMBOUT at LC8_10_J1
--operation mode is arithmetic

VE1L178 = VE1L696 & (VE1L868 # !M1_COMPR_ctrl_local.ATWDa1thres[7]) # !VE1L696 & !M1_COMPR_ctrl_local.ATWDa1thres[7] & VE1L868;

--VE1L078 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336 at LC8_10_J1
--operation mode is arithmetic

VE1L078 = CARRY(VE1L696 & M1_COMPR_ctrl_local.ATWDa1thres[7] & !VE1L868 # !VE1L696 & (M1_COMPR_ctrl_local.ATWDa1thres[7] # !VE1L868));


--VE1L378 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337COMBOUT at LC9_10_J1
--operation mode is arithmetic

VE1L378 = VE1L596 & (!VE1L078 # !M1_COMPR_ctrl_local.ATWDa1thres[8]) # !VE1L596 & !M1_COMPR_ctrl_local.ATWDa1thres[8] & !VE1L078;

--VE1L278 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337 at LC9_10_J1
--operation mode is arithmetic

VE1L278 = CARRY(VE1L596 & (!VE1L078 # !M1_COMPR_ctrl_local.ATWDa1thres[8]) # !VE1L596 & !M1_COMPR_ctrl_local.ATWDa1thres[8] & !VE1L078);


--VE1L478 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1338 at LC10_10_J1
--operation mode is normal

VE1L478 = VE1L496 & (VE1L278 # !M1_COMPR_ctrl_local.ATWDa1thres[9]) # !VE1L496 & VE1L278 & !M1_COMPR_ctrl_local.ATWDa1thres[9];


--K1L821 is rate_meters:inst_rate_meters|i~267COMBOUT at LC1_13_P2
--operation mode is arithmetic

K1L821 = !W34_q[1] & M1_RM_ctrl_local.rm_rate_dead[0];

--K1L721 is rate_meters:inst_rate_meters|i~267 at LC1_13_P2
--operation mode is arithmetic

K1L721 = CARRY(!W34_q[1] & M1_RM_ctrl_local.rm_rate_dead[0]);


--K1L031 is rate_meters:inst_rate_meters|i~268COMBOUT at LC2_13_P2
--operation mode is arithmetic

K1L031 = W34_q[2] & M1_RM_ctrl_local.rm_rate_dead[1] & K1L721 # !W34_q[2] & (M1_RM_ctrl_local.rm_rate_dead[1] # K1L721);

--K1L921 is rate_meters:inst_rate_meters|i~268 at LC2_13_P2
--operation mode is arithmetic

K1L921 = CARRY(W34_q[2] & (!K1L721 # !M1_RM_ctrl_local.rm_rate_dead[1]) # !W34_q[2] & !M1_RM_ctrl_local.rm_rate_dead[1] & !K1L721);


--K1L231 is rate_meters:inst_rate_meters|i~269COMBOUT at LC3_13_P2
--operation mode is arithmetic

K1L231 = W34_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L921 # !W34_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L921);

--K1L131 is rate_meters:inst_rate_meters|i~269 at LC3_13_P2
--operation mode is arithmetic

K1L131 = CARRY(W34_q[3] & M1_RM_ctrl_local.rm_rate_dead[2] & !K1L921 # !W34_q[3] & (M1_RM_ctrl_local.rm_rate_dead[2] # !K1L921));


--K1L431 is rate_meters:inst_rate_meters|i~270COMBOUT at LC4_13_P2
--operation mode is arithmetic

K1L431 = W34_q[4] & M1_RM_ctrl_local.rm_rate_dead[3] & K1L131 # !W34_q[4] & (M1_RM_ctrl_local.rm_rate_dead[3] # K1L131);

--K1L331 is rate_meters:inst_rate_meters|i~270 at LC4_13_P2
--operation mode is arithmetic

K1L331 = CARRY(W34_q[4] & (!K1L131 # !M1_RM_ctrl_local.rm_rate_dead[3]) # !W34_q[4] & !M1_RM_ctrl_local.rm_rate_dead[3] & !K1L131);


--K1L631 is rate_meters:inst_rate_meters|i~271COMBOUT at LC5_13_P2
--operation mode is arithmetic

K1L631 = W34_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L331 # !W34_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L331);

--K1L531 is rate_meters:inst_rate_meters|i~271 at LC5_13_P2
--operation mode is arithmetic

K1L531 = CARRY(W34_q[5] & M1_RM_ctrl_local.rm_rate_dead[4] & !K1L331 # !W34_q[5] & (M1_RM_ctrl_local.rm_rate_dead[4] # !K1L331));


--K1L831 is rate_meters:inst_rate_meters|i~272COMBOUT at LC6_13_P2
--operation mode is arithmetic

K1L831 = W34_q[6] & M1_RM_ctrl_local.rm_rate_dead[5] & K1L531 # !W34_q[6] & (M1_RM_ctrl_local.rm_rate_dead[5] # K1L531);

--K1L731 is rate_meters:inst_rate_meters|i~272 at LC6_13_P2
--operation mode is arithmetic

K1L731 = CARRY(W34_q[6] & (!K1L531 # !M1_RM_ctrl_local.rm_rate_dead[5]) # !W34_q[6] & !M1_RM_ctrl_local.rm_rate_dead[5] & !K1L531);


--K1L041 is rate_meters:inst_rate_meters|i~273COMBOUT at LC7_13_P2
--operation mode is arithmetic

K1L041 = W34_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L731 # !W34_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L731);

--K1L931 is rate_meters:inst_rate_meters|i~273 at LC7_13_P2
--operation mode is arithmetic

K1L931 = CARRY(W34_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L731 # !W34_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L731));


--K1L241 is rate_meters:inst_rate_meters|i~274COMBOUT at LC8_13_P2
--operation mode is arithmetic

K1L241 = W34_q[8] & M1_RM_ctrl_local.rm_rate_dead[7] & K1L931 # !W34_q[8] & (M1_RM_ctrl_local.rm_rate_dead[7] # K1L931);

--K1L141 is rate_meters:inst_rate_meters|i~274 at LC8_13_P2
--operation mode is arithmetic

K1L141 = CARRY(W34_q[8] & (!K1L931 # !M1_RM_ctrl_local.rm_rate_dead[7]) # !W34_q[8] & !M1_RM_ctrl_local.rm_rate_dead[7] & !K1L931);


--K1L341 is rate_meters:inst_rate_meters|i~275 at LC9_13_P2
--operation mode is normal

K1L341 = W34_q[9] & !K1L141 & M1_RM_ctrl_local.rm_rate_dead[8] # !W34_q[9] & (M1_RM_ctrl_local.rm_rate_dead[8] # !K1L141);


--K1L541 is rate_meters:inst_rate_meters|i~276COMBOUT at LC2_9_V3
--operation mode is arithmetic

K1L541 = M1_RM_ctrl_local.rm_rate_dead[0] & !W24_q[1];

--K1L441 is rate_meters:inst_rate_meters|i~276 at LC2_9_V3
--operation mode is arithmetic

K1L441 = CARRY(M1_RM_ctrl_local.rm_rate_dead[0] & !W24_q[1]);


--K1L741 is rate_meters:inst_rate_meters|i~277COMBOUT at LC3_9_V3
--operation mode is arithmetic

K1L741 = W24_q[2] & M1_RM_ctrl_local.rm_rate_dead[1] & K1L441 # !W24_q[2] & (M1_RM_ctrl_local.rm_rate_dead[1] # K1L441);

--K1L641 is rate_meters:inst_rate_meters|i~277 at LC3_9_V3
--operation mode is arithmetic

K1L641 = CARRY(W24_q[2] & (!K1L441 # !M1_RM_ctrl_local.rm_rate_dead[1]) # !W24_q[2] & !M1_RM_ctrl_local.rm_rate_dead[1] & !K1L441);


--K1L941 is rate_meters:inst_rate_meters|i~278COMBOUT at LC4_9_V3
--operation mode is arithmetic

K1L941 = M1_RM_ctrl_local.rm_rate_dead[2] & (!K1L641 # !W24_q[3]) # !M1_RM_ctrl_local.rm_rate_dead[2] & !W24_q[3] & !K1L641;

--K1L841 is rate_meters:inst_rate_meters|i~278 at LC4_9_V3
--operation mode is arithmetic

K1L841 = CARRY(M1_RM_ctrl_local.rm_rate_dead[2] & (!K1L641 # !W24_q[3]) # !M1_RM_ctrl_local.rm_rate_dead[2] & !W24_q[3] & !K1L641);


--K1L151 is rate_meters:inst_rate_meters|i~279COMBOUT at LC5_9_V3
--operation mode is arithmetic

K1L151 = W24_q[4] & M1_RM_ctrl_local.rm_rate_dead[3] & K1L841 # !W24_q[4] & (M1_RM_ctrl_local.rm_rate_dead[3] # K1L841);

--K1L051 is rate_meters:inst_rate_meters|i~279 at LC5_9_V3
--operation mode is arithmetic

K1L051 = CARRY(W24_q[4] & (!K1L841 # !M1_RM_ctrl_local.rm_rate_dead[3]) # !W24_q[4] & !M1_RM_ctrl_local.rm_rate_dead[3] & !K1L841);


--K1L351 is rate_meters:inst_rate_meters|i~280COMBOUT at LC6_9_V3
--operation mode is arithmetic

K1L351 = M1_RM_ctrl_local.rm_rate_dead[4] & (!K1L051 # !W24_q[5]) # !M1_RM_ctrl_local.rm_rate_dead[4] & !W24_q[5] & !K1L051;

--K1L251 is rate_meters:inst_rate_meters|i~280 at LC6_9_V3
--operation mode is arithmetic

K1L251 = CARRY(M1_RM_ctrl_local.rm_rate_dead[4] & (!K1L051 # !W24_q[5]) # !M1_RM_ctrl_local.rm_rate_dead[4] & !W24_q[5] & !K1L051);


--K1L551 is rate_meters:inst_rate_meters|i~281COMBOUT at LC7_9_V3
--operation mode is arithmetic

K1L551 = W24_q[6] & M1_RM_ctrl_local.rm_rate_dead[5] & K1L251 # !W24_q[6] & (M1_RM_ctrl_local.rm_rate_dead[5] # K1L251);

--K1L451 is rate_meters:inst_rate_meters|i~281 at LC7_9_V3
--operation mode is arithmetic

K1L451 = CARRY(W24_q[6] & (!K1L251 # !M1_RM_ctrl_local.rm_rate_dead[5]) # !W24_q[6] & !M1_RM_ctrl_local.rm_rate_dead[5] & !K1L251);


--K1L751 is rate_meters:inst_rate_meters|i~282COMBOUT at LC8_9_V3
--operation mode is arithmetic

K1L751 = W24_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L451 # !W24_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L451);

--K1L651 is rate_meters:inst_rate_meters|i~282 at LC8_9_V3
--operation mode is arithmetic

K1L651 = CARRY(W24_q[7] & M1_RM_ctrl_local.rm_rate_dead[6] & !K1L451 # !W24_q[7] & (M1_RM_ctrl_local.rm_rate_dead[6] # !K1L451));


--K1L951 is rate_meters:inst_rate_meters|i~283COMBOUT at LC9_9_V3
--operation mode is arithmetic

K1L951 = W24_q[8] & M1_RM_ctrl_local.rm_rate_dead[7] & K1L651 # !W24_q[8] & (M1_RM_ctrl_local.rm_rate_dead[7] # K1L651);

--K1L851 is rate_meters:inst_rate_meters|i~283 at LC9_9_V3
--operation mode is arithmetic

K1L851 = CARRY(W24_q[8] & (!K1L651 # !M1_RM_ctrl_local.rm_rate_dead[7]) # !W24_q[8] & !M1_RM_ctrl_local.rm_rate_dead[7] & !K1L651);


--K1L061 is rate_meters:inst_rate_meters|i~284 at LC10_9_V3
--operation mode is normal

K1L061 = W24_q[9] & !K1L851 & M1_RM_ctrl_local.rm_rate_dead[8] # !W24_q[9] & (M1_RM_ctrl_local.rm_rate_dead[8] # !K1L851);


--VE2L778 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331COMBOUT at LC4_6_V4
--operation mode is arithmetic

VE2L778 = GND;

--VE2L678 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331 at LC4_6_V4
--operation mode is arithmetic

VE2L678 = CARRY(GND);


--VE2L978 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332COMBOUT at LC5_6_V4
--operation mode is arithmetic

VE2L978 = VE2_p[1] & VE2_m[1] & VE2L678 # !VE2_p[1] & (VE2_m[1] # VE2L678);

--VE2L878 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332 at LC5_6_V4
--operation mode is arithmetic

VE2L878 = CARRY(VE2_p[1] & (!VE2L678 # !VE2_m[1]) # !VE2_p[1] & !VE2_m[1] & !VE2L678);


--VE2L188 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333COMBOUT at LC6_6_V4
--operation mode is arithmetic

VE2L188 = VE2_p[2] & VE2_m[2] & !VE2L878 # !VE2_p[2] & (VE2_m[2] # !VE2L878);

--VE2L088 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333 at LC6_6_V4
--operation mode is arithmetic

VE2L088 = CARRY(VE2_p[2] & VE2_m[2] & !VE2L878 # !VE2_p[2] & (VE2_m[2] # !VE2L878));


--VE2L388 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT at LC7_6_V4
--operation mode is arithmetic

VE2L388 = VE2_p[3] & VE2_m[3] & VE2L088 # !VE2_p[3] & (VE2_m[3] # VE2L088);

--VE2L288 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334 at LC7_6_V4
--operation mode is arithmetic

VE2L288 = CARRY(VE2_p[3] & (!VE2L088 # !VE2_m[3]) # !VE2_p[3] & !VE2_m[3] & !VE2L088);


--VE2L588 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1335COMBOUT at LC8_6_V4
--operation mode is arithmetic

VE2L588 = VE2_p[4] & VE2_m[4] & !VE2L288 # !VE2_p[4] & (VE2_m[4] # !VE2L288);

--VE2L488 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1335 at LC8_6_V4
--operation mode is arithmetic

VE2L488 = CARRY(VE2_p[4] & VE2_m[4] & !VE2L288 # !VE2_p[4] & (VE2_m[4] # !VE2L288));


--VE2L688 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1336 at LC9_6_V4
--operation mode is normal

VE2L688 = VE2_m[5] & (VE2L488 # !VE2_p[5]) # !VE2_m[5] & VE2L488 & !VE2_p[5];


--VE1L678 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339COMBOUT at LC3_1_T3
--operation mode is arithmetic

VE1L678 = GND;

--VE1L578 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339 at LC3_1_T3
--operation mode is arithmetic

VE1L578 = CARRY(GND);


--VE1L878 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340COMBOUT at LC4_1_T3
--operation mode is arithmetic

VE1L878 = VE1_p[1] & VE1_m[1] & VE1L578 # !VE1_p[1] & (VE1_m[1] # VE1L578);

--VE1L778 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340 at LC4_1_T3
--operation mode is arithmetic

VE1L778 = CARRY(VE1_p[1] & (!VE1L578 # !VE1_m[1]) # !VE1_p[1] & !VE1_m[1] & !VE1L578);


--VE1L088 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341COMBOUT at LC5_1_T3
--operation mode is arithmetic

VE1L088 = VE1_p[2] & VE1_m[2] & !VE1L778 # !VE1_p[2] & (VE1_m[2] # !VE1L778);

--VE1L978 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341 at LC5_1_T3
--operation mode is arithmetic

VE1L978 = CARRY(VE1_p[2] & VE1_m[2] & !VE1L778 # !VE1_p[2] & (VE1_m[2] # !VE1L778));


--VE1L288 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342COMBOUT at LC6_1_T3
--operation mode is arithmetic

VE1L288 = VE1_p[3] & VE1_m[3] & VE1L978 # !VE1_p[3] & (VE1_m[3] # VE1L978);

--VE1L188 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342 at LC6_1_T3
--operation mode is arithmetic

VE1L188 = CARRY(VE1_p[3] & (!VE1L978 # !VE1_m[3]) # !VE1_p[3] & !VE1_m[3] & !VE1L978);


--VE1L488 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1343COMBOUT at LC7_1_T3
--operation mode is arithmetic

VE1L488 = VE1_p[4] & VE1_m[4] & !VE1L188 # !VE1_p[4] & (VE1_m[4] # !VE1L188);

--VE1L388 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1343 at LC7_1_T3
--operation mode is arithmetic

VE1L388 = CARRY(VE1_p[4] & VE1_m[4] & !VE1L188 # !VE1_p[4] & (VE1_m[4] # !VE1L188));


--VE1L588 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1344 at LC8_1_T3
--operation mode is normal

VE1L588 = VE1_p[5] & VE1L388 & VE1_m[5] # !VE1_p[5] & (VE1L388 # VE1_m[5]);


--EC1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0COMBOUT at LC1_10_E3
--operation mode is arithmetic

EC1L251 = !EC1_adcmax[0] & EC1_ina[0];

--EC1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0 at LC1_10_E3
--operation mode is arithmetic

EC1L151 = CARRY(!EC1_adcmax[0] & EC1_ina[0]);


--EC1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1COMBOUT at LC2_10_E3
--operation mode is arithmetic

EC1L451 = EC1_adcmax[1] & EC1_ina[1] & EC1L151 # !EC1_adcmax[1] & (EC1_ina[1] # EC1L151);

--EC1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1 at LC2_10_E3
--operation mode is arithmetic

EC1L351 = CARRY(EC1_adcmax[1] & (!EC1L151 # !EC1_ina[1]) # !EC1_adcmax[1] & !EC1_ina[1] & !EC1L151);


--EC1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2COMBOUT at LC3_10_E3
--operation mode is arithmetic

EC1L651 = EC1_ina[2] & (!EC1L351 # !EC1_adcmax[2]) # !EC1_ina[2] & !EC1_adcmax[2] & !EC1L351;

--EC1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2 at LC3_10_E3
--operation mode is arithmetic

EC1L551 = CARRY(EC1_ina[2] & (!EC1L351 # !EC1_adcmax[2]) # !EC1_ina[2] & !EC1_adcmax[2] & !EC1L351);


--EC1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3COMBOUT at LC4_10_E3
--operation mode is arithmetic

EC1L851 = EC1_adcmax[3] & EC1_ina[3] & EC1L551 # !EC1_adcmax[3] & (EC1_ina[3] # EC1L551);

--EC1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3 at LC4_10_E3
--operation mode is arithmetic

EC1L751 = CARRY(EC1_adcmax[3] & (!EC1L551 # !EC1_ina[3]) # !EC1_adcmax[3] & !EC1_ina[3] & !EC1L551);


--EC1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4COMBOUT at LC5_10_E3
--operation mode is arithmetic

EC1L061 = EC1_ina[4] & (!EC1L751 # !EC1_adcmax[4]) # !EC1_ina[4] & !EC1_adcmax[4] & !EC1L751;

--EC1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4 at LC5_10_E3
--operation mode is arithmetic

EC1L951 = CARRY(EC1_ina[4] & (!EC1L751 # !EC1_adcmax[4]) # !EC1_ina[4] & !EC1_adcmax[4] & !EC1L751);


--EC1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5COMBOUT at LC6_10_E3
--operation mode is arithmetic

EC1L261 = EC1_ina[5] & (EC1L951 # !EC1_adcmax[5]) # !EC1_ina[5] & !EC1_adcmax[5] & EC1L951;

--EC1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5 at LC6_10_E3
--operation mode is arithmetic

EC1L161 = CARRY(EC1_ina[5] & EC1_adcmax[5] & !EC1L951 # !EC1_ina[5] & (EC1_adcmax[5] # !EC1L951));


--EC1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6COMBOUT at LC7_10_E3
--operation mode is arithmetic

EC1L461 = EC1_ina[6] & (!EC1L161 # !EC1_adcmax[6]) # !EC1_ina[6] & !EC1_adcmax[6] & !EC1L161;

--EC1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6 at LC7_10_E3
--operation mode is arithmetic

EC1L361 = CARRY(EC1_ina[6] & (!EC1L161 # !EC1_adcmax[6]) # !EC1_ina[6] & !EC1_adcmax[6] & !EC1L161);


--EC1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7COMBOUT at LC8_10_E3
--operation mode is arithmetic

EC1L661 = EC1_ina[7] & (EC1L361 # !EC1_adcmax[7]) # !EC1_ina[7] & !EC1_adcmax[7] & EC1L361;

--EC1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7 at LC8_10_E3
--operation mode is arithmetic

EC1L561 = CARRY(EC1_ina[7] & EC1_adcmax[7] & !EC1L361 # !EC1_ina[7] & (EC1_adcmax[7] # !EC1L361));


--EC1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8COMBOUT at LC9_10_E3
--operation mode is arithmetic

EC1L861 = EC1_ina[8] & (!EC1L561 # !EC1_adcmax[8]) # !EC1_ina[8] & !EC1_adcmax[8] & !EC1L561;

--EC1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8 at LC9_10_E3
--operation mode is arithmetic

EC1L761 = CARRY(EC1_ina[8] & (!EC1L561 # !EC1_adcmax[8]) # !EC1_ina[8] & !EC1_adcmax[8] & !EC1L561);


--EC1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~9 at LC10_10_E3
--operation mode is normal

EC1L961 = EC1_ina[9] & (EC1L761 # !EC1_adcmax[9]) # !EC1_ina[9] & EC1L761 & !EC1_adcmax[9];


--BF2L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~420 at LC1_2_V1
--operation mode is arithmetic

BF2L233 = M1_LC_ctrl_local.lc_post_window[0] $ BF2L133;

--BF2L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~420COUT at LC1_2_V1
--operation mode is arithmetic

BF2L333 = CARRY(M1_LC_ctrl_local.lc_post_window[0] & BF2L133);


--BF2L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~421 at LC2_2_V1
--operation mode is arithmetic

BF2L433 = M1_LC_ctrl_local.lc_post_window[1] $ BF2L923 $ BF2L333;

--BF2L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~421COUT at LC2_2_V1
--operation mode is arithmetic

BF2L533 = CARRY(M1_LC_ctrl_local.lc_post_window[1] & !BF2L923 & !BF2L333 # !M1_LC_ctrl_local.lc_post_window[1] & (!BF2L333 # !BF2L923));


--BF2L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~422 at LC3_2_V1
--operation mode is arithmetic

BF2L633 = M1_LC_ctrl_local.lc_post_window[2] $ BF2L723 $ !BF2L533;

--BF2L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~422COUT at LC3_2_V1
--operation mode is arithmetic

BF2L733 = CARRY(M1_LC_ctrl_local.lc_post_window[2] & (BF2L723 # !BF2L533) # !M1_LC_ctrl_local.lc_post_window[2] & BF2L723 & !BF2L533);


--BF2L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~423 at LC4_2_V1
--operation mode is arithmetic

BF2L833 = M1_LC_ctrl_local.lc_post_window[3] $ BF2L523 $ BF2L733;

--BF2L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~423COUT at LC4_2_V1
--operation mode is arithmetic

BF2L933 = CARRY(M1_LC_ctrl_local.lc_post_window[3] & !BF2L523 & !BF2L733 # !M1_LC_ctrl_local.lc_post_window[3] & (!BF2L733 # !BF2L523));


--BF2L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~424 at LC5_2_V1
--operation mode is arithmetic

BF2L043 = BF2L323 $ M1_LC_ctrl_local.lc_post_window[4] $ !BF2L933;

--BF2L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~424COUT at LC5_2_V1
--operation mode is arithmetic

BF2L143 = CARRY(BF2L323 & (M1_LC_ctrl_local.lc_post_window[4] # !BF2L933) # !BF2L323 & M1_LC_ctrl_local.lc_post_window[4] & !BF2L933);


--BF2L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~425 at LC6_2_V1
--operation mode is arithmetic

BF2L243 = M1_LC_ctrl_local.lc_post_window[5] $ BF2L123 $ BF2L143;

--BF2L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~425COUT at LC6_2_V1
--operation mode is arithmetic

BF2L343 = CARRY(M1_LC_ctrl_local.lc_post_window[5] & !BF2L123 & !BF2L143 # !M1_LC_ctrl_local.lc_post_window[5] & (!BF2L143 # !BF2L123));


--BF2L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~426 at LC7_2_V1
--operation mode is arithmetic

BF2L443 = BF2L703 $ !BF2L343;

--BF2L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~426COUT at LC7_2_V1
--operation mode is arithmetic

BF2L543 = CARRY(BF2L703 & !BF2L343);


--BF2L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~427 at LC8_2_V1
--operation mode is normal

BF2L643 = BF2L543;


--BF2L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~428 at LC1_12_N1
--operation mode is arithmetic

BF2L743 = M1_LC_ctrl_local.lc_post_window[0] $ BF2L913;

--BF2L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~428COUT at LC1_12_N1
--operation mode is arithmetic

BF2L843 = CARRY(M1_LC_ctrl_local.lc_post_window[0] & BF2L913);


--BF2L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~429 at LC2_12_N1
--operation mode is arithmetic

BF2L943 = BF2L713 $ M1_LC_ctrl_local.lc_post_window[1] $ BF2L843;

--BF2L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~429COUT at LC2_12_N1
--operation mode is arithmetic

BF2L053 = CARRY(BF2L713 & !M1_LC_ctrl_local.lc_post_window[1] & !BF2L843 # !BF2L713 & (!BF2L843 # !M1_LC_ctrl_local.lc_post_window[1]));


--BF2L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~430 at LC3_12_N1
--operation mode is arithmetic

BF2L153 = M1_LC_ctrl_local.lc_post_window[2] $ BF2L513 $ !BF2L053;

--BF2L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~430COUT at LC3_12_N1
--operation mode is arithmetic

BF2L253 = CARRY(M1_LC_ctrl_local.lc_post_window[2] & (BF2L513 # !BF2L053) # !M1_LC_ctrl_local.lc_post_window[2] & BF2L513 & !BF2L053);


--BF2L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~431 at LC4_12_N1
--operation mode is arithmetic

BF2L353 = M1_LC_ctrl_local.lc_post_window[3] $ BF2L313 $ BF2L253;

--BF2L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~431COUT at LC4_12_N1
--operation mode is arithmetic

BF2L453 = CARRY(M1_LC_ctrl_local.lc_post_window[3] & !BF2L313 & !BF2L253 # !M1_LC_ctrl_local.lc_post_window[3] & (!BF2L253 # !BF2L313));


--BF2L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~432 at LC5_12_N1
--operation mode is arithmetic

BF2L553 = M1_LC_ctrl_local.lc_post_window[4] $ BF2L113 $ !BF2L453;

--BF2L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~432COUT at LC5_12_N1
--operation mode is arithmetic

BF2L653 = CARRY(M1_LC_ctrl_local.lc_post_window[4] & (BF2L113 # !BF2L453) # !M1_LC_ctrl_local.lc_post_window[4] & BF2L113 & !BF2L453);


--BF2L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~433 at LC6_12_N1
--operation mode is arithmetic

BF2L753 = BF2L903 $ M1_LC_ctrl_local.lc_post_window[5] $ BF2L653;

--BF2L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~433COUT at LC6_12_N1
--operation mode is arithmetic

BF2L853 = CARRY(BF2L903 & !M1_LC_ctrl_local.lc_post_window[5] & !BF2L653 # !BF2L903 & (!BF2L653 # !M1_LC_ctrl_local.lc_post_window[5]));


--BF2L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~434 at LC7_12_N1
--operation mode is arithmetic

BF2L953 = BF2L503 $ !BF2L853;

--BF2L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~434COUT at LC7_12_N1
--operation mode is arithmetic

BF2L063 = CARRY(BF2L503 & !BF2L853);


--BF2L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~435 at LC8_12_N1
--operation mode is normal

BF2L163 = BF2L063;


--ZB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_10_C2
--operation mode is arithmetic

ZB1L83 = ZB1_dpr_radr[0] $ ZB1_dpr_wadr[0];

--ZB1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_10_C2
--operation mode is arithmetic

ZB1L93 = CARRY(ZB1_dpr_wadr[0] # !ZB1_dpr_radr[0]);


--ZB1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_10_C2
--operation mode is arithmetic

ZB1L04 = ZB1_dpr_radr[1] $ ZB1_dpr_wadr[1] $ !ZB1L93;

--ZB1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_10_C2
--operation mode is arithmetic

ZB1L14 = CARRY(ZB1_dpr_radr[1] & (!ZB1L93 # !ZB1_dpr_wadr[1]) # !ZB1_dpr_radr[1] & !ZB1_dpr_wadr[1] & !ZB1L93);


--ZB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_10_C2
--operation mode is arithmetic

ZB1L24 = ZB1_dpr_radr[2] $ ZB1_dpr_wadr[2] $ ZB1L14;

--ZB1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_10_C2
--operation mode is arithmetic

ZB1L34 = CARRY(ZB1_dpr_radr[2] & ZB1_dpr_wadr[2] & !ZB1L14 # !ZB1_dpr_radr[2] & (ZB1_dpr_wadr[2] # !ZB1L14));


--ZB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_10_C2
--operation mode is arithmetic

ZB1L44 = ZB1_dpr_radr[3] $ ZB1_dpr_wadr[3] $ !ZB1L34;

--ZB1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_10_C2
--operation mode is arithmetic

ZB1L54 = CARRY(ZB1_dpr_radr[3] & (!ZB1L34 # !ZB1_dpr_wadr[3]) # !ZB1_dpr_radr[3] & !ZB1_dpr_wadr[3] & !ZB1L34);


--ZB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_10_C2
--operation mode is arithmetic

ZB1L64 = ZB1_dpr_wadr[4] $ ZB1_dpr_radr[4] $ ZB1L54;

--ZB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_10_C2
--operation mode is arithmetic

ZB1L74 = CARRY(ZB1_dpr_wadr[4] & (!ZB1L54 # !ZB1_dpr_radr[4]) # !ZB1_dpr_wadr[4] & !ZB1_dpr_radr[4] & !ZB1L54);


--ZB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_10_C2
--operation mode is arithmetic

ZB1L84 = ZB1_dpr_radr[5] $ ZB1_dpr_wadr[5] $ !ZB1L74;

--ZB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_10_C2
--operation mode is arithmetic

ZB1L94 = CARRY(ZB1_dpr_radr[5] & (!ZB1L74 # !ZB1_dpr_wadr[5]) # !ZB1_dpr_radr[5] & !ZB1_dpr_wadr[5] & !ZB1L74);


--ZB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_10_C2
--operation mode is arithmetic

ZB1L05 = ZB1_dpr_radr[6] $ ZB1_dpr_wadr[6] $ ZB1L94;

--ZB1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_10_C2
--operation mode is arithmetic

ZB1L15 = CARRY(ZB1_dpr_radr[6] & ZB1_dpr_wadr[6] & !ZB1L94 # !ZB1_dpr_radr[6] & (ZB1_dpr_wadr[6] # !ZB1L94));


--ZB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_12_C2
--operation mode is arithmetic

ZB1L25 = ZB1_dpr_radr[7] $ ZB1_dpr_wadr[7] $ !ZB1L15;

--ZB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_12_C2
--operation mode is arithmetic

ZB1L35 = CARRY(ZB1_dpr_radr[7] & (!ZB1L15 # !ZB1_dpr_wadr[7]) # !ZB1_dpr_radr[7] & !ZB1_dpr_wadr[7] & !ZB1L15);


--ZB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_12_C2
--operation mode is arithmetic

ZB1L45 = ZB1_dpr_radr[8] $ ZB1_dpr_wadr[8] $ ZB1L35;

--ZB1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_12_C2
--operation mode is arithmetic

ZB1L55 = CARRY(ZB1_dpr_radr[8] & ZB1_dpr_wadr[8] & !ZB1L35 # !ZB1_dpr_radr[8] & (ZB1_dpr_wadr[8] # !ZB1L35));


--ZB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_12_C2
--operation mode is arithmetic

ZB1L65 = ZB1_dpr_radr[9] $ ZB1_dpr_wadr[9] $ !ZB1L55;

--ZB1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_12_C2
--operation mode is arithmetic

ZB1L75 = CARRY(ZB1_dpr_radr[9] & (!ZB1L55 # !ZB1_dpr_wadr[9]) # !ZB1_dpr_radr[9] & !ZB1_dpr_wadr[9] & !ZB1L55);


--ZB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_12_C2
--operation mode is arithmetic

ZB1L85 = ZB1_dpr_wadr[10] $ ZB1_dpr_radr[10] $ ZB1L75;

--ZB1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_12_C2
--operation mode is arithmetic

ZB1L95 = CARRY(ZB1_dpr_wadr[10] & (!ZB1L75 # !ZB1_dpr_radr[10]) # !ZB1_dpr_wadr[10] & !ZB1_dpr_radr[10] & !ZB1L75);


--ZB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_12_C2
--operation mode is arithmetic

ZB1L06 = ZB1_dpr_wadr[11] $ ZB1_dpr_radr[11] $ !ZB1L95;

--ZB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_12_C2
--operation mode is arithmetic

ZB1L16 = CARRY(ZB1_dpr_wadr[11] & ZB1_dpr_radr[11] & !ZB1L95 # !ZB1_dpr_wadr[11] & (ZB1_dpr_radr[11] # !ZB1L95));


--ZB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_12_C2
--operation mode is arithmetic

ZB1L26 = ZB1_dpr_radr[12] $ ZB1_dpr_wadr[12] $ ZB1L16;

--ZB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_12_C2
--operation mode is arithmetic

ZB1L36 = CARRY(ZB1_dpr_radr[12] & ZB1_dpr_wadr[12] & !ZB1L16 # !ZB1_dpr_radr[12] & (ZB1_dpr_wadr[12] # !ZB1L16));


--ZB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_12_C2
--operation mode is normal

ZB1L46 = ZB1_dpr_wadr[13] $ ZB1_dpr_radr[13] $ !ZB1L36;


--ZB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_6_C2
--operation mode is arithmetic

ZB1L29 = ZB1_dpr_wadr[0] $ ZB1_dpr_radr[0];

--ZB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_6_C2
--operation mode is arithmetic

ZB1L39 = CARRY(ZB1_dpr_radr[0] # !ZB1_dpr_wadr[0]);


--ZB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_6_C2
--operation mode is arithmetic

ZB1L49 = ZB1_dpr_wadr[1] $ ZB1_dpr_radr[1] $ !ZB1L39;

--ZB1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_6_C2
--operation mode is arithmetic

ZB1L59 = CARRY(ZB1_dpr_wadr[1] & (!ZB1L39 # !ZB1_dpr_radr[1]) # !ZB1_dpr_wadr[1] & !ZB1_dpr_radr[1] & !ZB1L39);


--ZB1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_6_C2
--operation mode is arithmetic

ZB1L69 = ZB1_dpr_wadr[2] $ ZB1_dpr_radr[2] $ ZB1L59;

--ZB1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_6_C2
--operation mode is arithmetic

ZB1L79 = CARRY(ZB1_dpr_wadr[2] & ZB1_dpr_radr[2] & !ZB1L59 # !ZB1_dpr_wadr[2] & (ZB1_dpr_radr[2] # !ZB1L59));


--ZB1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_6_C2
--operation mode is arithmetic

ZB1L89 = ZB1_dpr_radr[3] $ ZB1_dpr_wadr[3] $ !ZB1L79;

--ZB1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_6_C2
--operation mode is arithmetic

ZB1L99 = CARRY(ZB1_dpr_radr[3] & ZB1_dpr_wadr[3] & !ZB1L79 # !ZB1_dpr_radr[3] & (ZB1_dpr_wadr[3] # !ZB1L79));


--ZB1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_6_C2
--operation mode is arithmetic

ZB1L001 = ZB1_dpr_radr[4] $ ZB1_dpr_wadr[4] $ ZB1L99;

--ZB1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_6_C2
--operation mode is arithmetic

ZB1L101 = CARRY(ZB1_dpr_radr[4] & (!ZB1L99 # !ZB1_dpr_wadr[4]) # !ZB1_dpr_radr[4] & !ZB1_dpr_wadr[4] & !ZB1L99);


--ZB1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_6_C2
--operation mode is arithmetic

ZB1L201 = ZB1_dpr_wadr[5] $ ZB1_dpr_radr[5] $ !ZB1L101;

--ZB1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_6_C2
--operation mode is arithmetic

ZB1L301 = CARRY(ZB1_dpr_wadr[5] & (!ZB1L101 # !ZB1_dpr_radr[5]) # !ZB1_dpr_wadr[5] & !ZB1_dpr_radr[5] & !ZB1L101);


--ZB1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_8_C2
--operation mode is arithmetic

ZB1L401 = ZB1_dpr_radr[6] $ ZB1_dpr_wadr[6] $ ZB1L301;

--ZB1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_8_C2
--operation mode is arithmetic

ZB1L501 = CARRY(ZB1_dpr_radr[6] & (!ZB1L301 # !ZB1_dpr_wadr[6]) # !ZB1_dpr_radr[6] & !ZB1_dpr_wadr[6] & !ZB1L301);


--ZB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_8_C2
--operation mode is arithmetic

ZB1L601 = ZB1_dpr_radr[7] $ ZB1_dpr_wadr[7] $ !ZB1L501;

--ZB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_8_C2
--operation mode is arithmetic

ZB1L701 = CARRY(ZB1_dpr_radr[7] & ZB1_dpr_wadr[7] & !ZB1L501 # !ZB1_dpr_radr[7] & (ZB1_dpr_wadr[7] # !ZB1L501));


--ZB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_8_C2
--operation mode is arithmetic

ZB1L801 = ZB1_dpr_radr[8] $ ZB1_dpr_wadr[8] $ ZB1L701;

--ZB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_8_C2
--operation mode is arithmetic

ZB1L901 = CARRY(ZB1_dpr_radr[8] & (!ZB1L701 # !ZB1_dpr_wadr[8]) # !ZB1_dpr_radr[8] & !ZB1_dpr_wadr[8] & !ZB1L701);


--ZB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_8_C2
--operation mode is arithmetic

ZB1L011 = ZB1_dpr_radr[9] $ ZB1_dpr_wadr[9] $ !ZB1L901;

--ZB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_8_C2
--operation mode is arithmetic

ZB1L111 = CARRY(ZB1_dpr_radr[9] & ZB1_dpr_wadr[9] & !ZB1L901 # !ZB1_dpr_radr[9] & (ZB1_dpr_wadr[9] # !ZB1L901));


--ZB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_8_C2
--operation mode is arithmetic

ZB1L211 = ZB1_dpr_wadr[10] $ ZB1_dpr_radr[10] $ ZB1L111;

--ZB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_8_C2
--operation mode is arithmetic

ZB1L311 = CARRY(ZB1_dpr_wadr[10] & ZB1_dpr_radr[10] & !ZB1L111 # !ZB1_dpr_wadr[10] & (ZB1_dpr_radr[10] # !ZB1L111));


--ZB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_8_C2
--operation mode is arithmetic

ZB1L411 = ZB1_dpr_wadr[11] $ ZB1_dpr_radr[11] $ !ZB1L311;

--ZB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_8_C2
--operation mode is arithmetic

ZB1L511 = CARRY(ZB1_dpr_wadr[11] & (!ZB1L311 # !ZB1_dpr_radr[11]) # !ZB1_dpr_wadr[11] & !ZB1_dpr_radr[11] & !ZB1L311);


--ZB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_8_C2
--operation mode is normal

ZB1L611 = ZB1_dpr_radr[12] $ ZB1L511 $ ZB1_dpr_wadr[12];


--EC1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1 at LC1_11_B3
--operation mode is arithmetic

EC1L601 = EC1_ind[0] $ EC1_ina[0];

--EC1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1COUT at LC1_11_B3
--operation mode is arithmetic

EC1L701 = CARRY(EC1_ina[0] # !EC1_ind[0]);


--EC1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2 at LC2_11_B3
--operation mode is arithmetic

EC1L801 = EC1_ind[1] $ EC1_ina[1] $ !EC1L701;

--EC1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2COUT at LC2_11_B3
--operation mode is arithmetic

EC1L901 = CARRY(EC1_ind[1] & (!EC1L701 # !EC1_ina[1]) # !EC1_ind[1] & !EC1_ina[1] & !EC1L701);


--EC1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3 at LC3_11_B3
--operation mode is arithmetic

EC1L011 = EC1_ina[2] $ EC1_ind[2] $ EC1L901;

--EC1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3COUT at LC3_11_B3
--operation mode is arithmetic

EC1L111 = CARRY(EC1_ina[2] & (!EC1L901 # !EC1_ind[2]) # !EC1_ina[2] & !EC1_ind[2] & !EC1L901);


--EC1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4 at LC4_11_B3
--operation mode is arithmetic

EC1L211 = EC1_ind[3] $ EC1_ina[3] $ !EC1L111;

--EC1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4COUT at LC4_11_B3
--operation mode is arithmetic

EC1L311 = CARRY(EC1_ind[3] & (!EC1L111 # !EC1_ina[3]) # !EC1_ind[3] & !EC1_ina[3] & !EC1L111);


--EC1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5 at LC5_11_B3
--operation mode is arithmetic

EC1L411 = EC1_ina[4] $ EC1_ind[4] $ EC1L311;

--EC1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5COUT at LC5_11_B3
--operation mode is arithmetic

EC1L511 = CARRY(EC1_ina[4] & (!EC1L311 # !EC1_ind[4]) # !EC1_ina[4] & !EC1_ind[4] & !EC1L311);


--EC1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6 at LC6_11_B3
--operation mode is arithmetic

EC1L611 = EC1_ind[5] $ EC1_ina[5] $ !EC1L511;

--EC1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6COUT at LC6_11_B3
--operation mode is arithmetic

EC1L711 = CARRY(EC1_ind[5] & (!EC1L511 # !EC1_ina[5]) # !EC1_ind[5] & !EC1_ina[5] & !EC1L511);


--EC1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7 at LC7_11_B3
--operation mode is arithmetic

EC1L811 = EC1_ind[6] $ EC1_ina[6] $ EC1L711;

--EC1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7COUT at LC7_11_B3
--operation mode is arithmetic

EC1L911 = CARRY(EC1_ind[6] & EC1_ina[6] & !EC1L711 # !EC1_ind[6] & (EC1_ina[6] # !EC1L711));


--EC1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8 at LC8_11_B3
--operation mode is arithmetic

EC1L021 = EC1_ina[7] $ EC1_ind[7] $ !EC1L911;

--EC1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8COUT at LC8_11_B3
--operation mode is arithmetic

EC1L121 = CARRY(EC1_ina[7] & EC1_ind[7] & !EC1L911 # !EC1_ina[7] & (EC1_ind[7] # !EC1L911));


--EC1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9 at LC9_11_B3
--operation mode is arithmetic

EC1L221 = EC1_ind[8] $ EC1_ina[8] $ EC1L121;

--EC1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9COUT at LC9_11_B3
--operation mode is arithmetic

EC1L321 = CARRY(EC1_ind[8] & EC1_ina[8] & !EC1L121 # !EC1_ind[8] & (EC1_ina[8] # !EC1L121));


--EC1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~10 at LC10_11_B3
--operation mode is normal

EC1L421 = EC1_ina[9] $ EC1L321 $ !EC1_ind[9];


--EC1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1 at LC1_4_B3
--operation mode is arithmetic

EC1L721 = EC1_ina[0] $ EC1_ind[0];

--EC1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1COUT at LC1_4_B3
--operation mode is arithmetic

EC1L821 = CARRY(EC1_ind[0] # !EC1_ina[0]);


--EC1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2 at LC2_4_B3
--operation mode is arithmetic

EC1L921 = EC1_ina[1] $ EC1_ind[1] $ !EC1L821;

--EC1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2COUT at LC2_4_B3
--operation mode is arithmetic

EC1L031 = CARRY(EC1_ina[1] & (!EC1L821 # !EC1_ind[1]) # !EC1_ina[1] & !EC1_ind[1] & !EC1L821);


--EC1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3 at LC3_4_B3
--operation mode is arithmetic

EC1L131 = EC1_ina[2] $ EC1_ind[2] $ EC1L031;

--EC1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3COUT at LC3_4_B3
--operation mode is arithmetic

EC1L231 = CARRY(EC1_ina[2] & EC1_ind[2] & !EC1L031 # !EC1_ina[2] & (EC1_ind[2] # !EC1L031));


--EC1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4 at LC4_4_B3
--operation mode is arithmetic

EC1L331 = EC1_ind[3] $ EC1_ina[3] $ !EC1L231;

--EC1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4COUT at LC4_4_B3
--operation mode is arithmetic

EC1L431 = CARRY(EC1_ind[3] & EC1_ina[3] & !EC1L231 # !EC1_ind[3] & (EC1_ina[3] # !EC1L231));


--EC1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5 at LC5_4_B3
--operation mode is arithmetic

EC1L531 = EC1_ina[4] $ EC1_ind[4] $ EC1L431;

--EC1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5COUT at LC5_4_B3
--operation mode is arithmetic

EC1L631 = CARRY(EC1_ina[4] & EC1_ind[4] & !EC1L431 # !EC1_ina[4] & (EC1_ind[4] # !EC1L431));


--EC1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6 at LC6_4_B3
--operation mode is arithmetic

EC1L731 = EC1_ind[5] $ EC1_ina[5] $ !EC1L631;

--EC1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6COUT at LC6_4_B3
--operation mode is arithmetic

EC1L831 = CARRY(EC1_ind[5] & EC1_ina[5] & !EC1L631 # !EC1_ind[5] & (EC1_ina[5] # !EC1L631));


--EC1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7 at LC7_4_B3
--operation mode is arithmetic

EC1L931 = EC1_ind[6] $ EC1_ina[6] $ EC1L831;

--EC1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7COUT at LC7_4_B3
--operation mode is arithmetic

EC1L041 = CARRY(EC1_ind[6] & (!EC1L831 # !EC1_ina[6]) # !EC1_ind[6] & !EC1_ina[6] & !EC1L831);


--EC1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8 at LC8_4_B3
--operation mode is arithmetic

EC1L141 = EC1_ina[7] $ EC1_ind[7] $ !EC1L041;

--EC1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8COUT at LC8_4_B3
--operation mode is arithmetic

EC1L241 = CARRY(EC1_ina[7] & (!EC1L041 # !EC1_ind[7]) # !EC1_ina[7] & !EC1_ind[7] & !EC1L041);


--EC1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9 at LC9_4_B3
--operation mode is arithmetic

EC1L341 = EC1_ina[8] $ EC1_ind[8] $ EC1L241;

--EC1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9COUT at LC9_4_B3
--operation mode is arithmetic

EC1L441 = CARRY(EC1_ina[8] & EC1_ind[8] & !EC1L241 # !EC1_ina[8] & (EC1_ind[8] # !EC1L241));


--EC1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~10 at LC10_4_B3
--operation mode is normal

EC1L541 = EC1_ina[9] $ EC1L441 $ !EC1_ind[9];


--PD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_8_K3
--operation mode is arithmetic

PD1L4 = PD1_tx_dpr_waddr[0] $ W32_q[0];

--PD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_8_K3
--operation mode is arithmetic

PD1L5 = CARRY(PD1_tx_dpr_waddr[0] # !W32_q[0]);


--PD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_8_K3
--operation mode is arithmetic

PD1L6 = PD1_tx_dpr_waddr[1] $ W32_q[1] $ !PD1L5;

--PD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_8_K3
--operation mode is arithmetic

PD1L7 = CARRY(PD1_tx_dpr_waddr[1] & W32_q[1] & !PD1L5 # !PD1_tx_dpr_waddr[1] & (W32_q[1] # !PD1L5));


--PD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_8_K3
--operation mode is arithmetic

PD1L8 = PD1_tx_dpr_waddr[2] $ W32_q[2] $ PD1L7;

--PD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_8_K3
--operation mode is arithmetic

PD1L9 = CARRY(PD1_tx_dpr_waddr[2] & (!PD1L7 # !W32_q[2]) # !PD1_tx_dpr_waddr[2] & !W32_q[2] & !PD1L7);


--PD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_8_K3
--operation mode is arithmetic

PD1L01 = PD1_tx_dpr_waddr[3] $ W32_q[3] $ !PD1L9;

--PD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_8_K3
--operation mode is arithmetic

PD1L11 = CARRY(PD1_tx_dpr_waddr[3] & W32_q[3] & !PD1L9 # !PD1_tx_dpr_waddr[3] & (W32_q[3] # !PD1L9));


--PD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_8_K3
--operation mode is arithmetic

PD1L21 = PD1_tx_dpr_waddr[4] $ W32_q[4] $ PD1L11;

--PD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_8_K3
--operation mode is arithmetic

PD1L31 = CARRY(PD1_tx_dpr_waddr[4] & (!PD1L11 # !W32_q[4]) # !PD1_tx_dpr_waddr[4] & !W32_q[4] & !PD1L11);


--PD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_8_K3
--operation mode is arithmetic

PD1L41 = PD1_tx_dpr_waddr[5] $ W32_q[5] $ !PD1L31;

--PD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_8_K3
--operation mode is arithmetic

PD1L51 = CARRY(PD1_tx_dpr_waddr[5] & W32_q[5] & !PD1L31 # !PD1_tx_dpr_waddr[5] & (W32_q[5] # !PD1L31));


--PD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_8_K3
--operation mode is arithmetic

PD1L61 = PD1_tx_dpr_waddr[6] $ W32_q[6] $ PD1L51;

--PD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_8_K3
--operation mode is arithmetic

PD1L71 = CARRY(PD1_tx_dpr_waddr[6] & (!PD1L51 # !W32_q[6]) # !PD1_tx_dpr_waddr[6] & !W32_q[6] & !PD1L51);


--PD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_10_K3
--operation mode is arithmetic

PD1L81 = PD1_tx_dpr_waddr[7] $ W32_q[7] $ !PD1L71;

--PD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_10_K3
--operation mode is arithmetic

PD1L91 = CARRY(PD1_tx_dpr_waddr[7] & W32_q[7] & !PD1L71 # !PD1_tx_dpr_waddr[7] & (W32_q[7] # !PD1L71));


--PD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_10_K3
--operation mode is arithmetic

PD1L02 = PD1_tx_dpr_waddr[8] $ W32_q[8] $ PD1L91;

--PD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_10_K3
--operation mode is arithmetic

PD1L12 = CARRY(PD1_tx_dpr_waddr[8] & (!PD1L91 # !W32_q[8]) # !PD1_tx_dpr_waddr[8] & !W32_q[8] & !PD1L91);


--PD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_10_K3
--operation mode is arithmetic

PD1L22 = PD1_tx_dpr_waddr[9] $ W32_q[9] $ !PD1L12;

--PD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_10_K3
--operation mode is arithmetic

PD1L32 = CARRY(PD1_tx_dpr_waddr[9] & W32_q[9] & !PD1L12 # !PD1_tx_dpr_waddr[9] & (W32_q[9] # !PD1L12));


--PD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_10_K3
--operation mode is arithmetic

PD1L42 = PD1_tx_dpr_waddr[10] $ W32_q[10] $ PD1L32;

--PD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_10_K3
--operation mode is arithmetic

PD1L52 = CARRY(PD1_tx_dpr_waddr[10] & (!PD1L32 # !W32_q[10]) # !PD1_tx_dpr_waddr[10] & !W32_q[10] & !PD1L32);


--PD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_10_K3
--operation mode is arithmetic

PD1L62 = PD1_tx_dpr_waddr[11] $ W32_q[11] $ !PD1L52;

--PD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_10_K3
--operation mode is arithmetic

PD1L72 = CARRY(PD1_tx_dpr_waddr[11] & W32_q[11] & !PD1L52 # !PD1_tx_dpr_waddr[11] & (W32_q[11] # !PD1L52));


--PD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_10_K3
--operation mode is arithmetic

PD1L82 = PD1_tx_dpr_waddr[12] $ W32_q[12] $ PD1L72;

--PD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_10_K3
--operation mode is arithmetic

PD1L92 = CARRY(PD1_tx_dpr_waddr[12] & (!PD1L72 # !W32_q[12]) # !PD1_tx_dpr_waddr[12] & !W32_q[12] & !PD1L72);


--PD1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_10_K3
--operation mode is normal

PD1L03 = W32_q[13] $ PD1L92 $ !PD1_tx_dpr_waddr[13];


--PD1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_4_K3
--operation mode is arithmetic

PD1L95 = VCC;

--PD1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_4_K3
--operation mode is arithmetic

PD1L85 = CARRY(W32_q[0] # !PD1_tx_dpr_waddr[0]);


--PD1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_4_K3
--operation mode is arithmetic

PD1L06 = PD1_tx_dpr_waddr[1] $ W32_q[1] $ !PD1L85;

--PD1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_4_K3
--operation mode is arithmetic

PD1L16 = CARRY(PD1_tx_dpr_waddr[1] & (!PD1L85 # !W32_q[1]) # !PD1_tx_dpr_waddr[1] & !W32_q[1] & !PD1L85);


--PD1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_4_K3
--operation mode is arithmetic

PD1L26 = PD1_tx_dpr_waddr[2] $ W32_q[2] $ PD1L16;

--PD1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_4_K3
--operation mode is arithmetic

PD1L36 = CARRY(PD1_tx_dpr_waddr[2] & W32_q[2] & !PD1L16 # !PD1_tx_dpr_waddr[2] & (W32_q[2] # !PD1L16));


--PD1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_4_K3
--operation mode is arithmetic

PD1L46 = W32_q[3] $ PD1_tx_dpr_waddr[3] $ !PD1L36;

--PD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_4_K3
--operation mode is arithmetic

PD1L56 = CARRY(W32_q[3] & PD1_tx_dpr_waddr[3] & !PD1L36 # !W32_q[3] & (PD1_tx_dpr_waddr[3] # !PD1L36));


--PD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_4_K3
--operation mode is arithmetic

PD1L66 = W32_q[4] $ PD1_tx_dpr_waddr[4] $ PD1L56;

--PD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_4_K3
--operation mode is arithmetic

PD1L76 = CARRY(W32_q[4] & (!PD1L56 # !PD1_tx_dpr_waddr[4]) # !W32_q[4] & !PD1_tx_dpr_waddr[4] & !PD1L56);


--PD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_4_K3
--operation mode is arithmetic

PD1L86 = PD1_tx_dpr_waddr[5] $ W32_q[5] $ !PD1L76;

--PD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_4_K3
--operation mode is arithmetic

PD1L96 = CARRY(PD1_tx_dpr_waddr[5] & (!PD1L76 # !W32_q[5]) # !PD1_tx_dpr_waddr[5] & !W32_q[5] & !PD1L76);


--PD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_6_K3
--operation mode is arithmetic

PD1L07 = PD1_tx_dpr_waddr[6] $ W32_q[6] $ PD1L96;

--PD1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_6_K3
--operation mode is arithmetic

PD1L17 = CARRY(PD1_tx_dpr_waddr[6] & W32_q[6] & !PD1L96 # !PD1_tx_dpr_waddr[6] & (W32_q[6] # !PD1L96));


--PD1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_6_K3
--operation mode is arithmetic

PD1L27 = PD1_tx_dpr_waddr[7] $ W32_q[7] $ !PD1L17;

--PD1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_6_K3
--operation mode is arithmetic

PD1L37 = CARRY(PD1_tx_dpr_waddr[7] & (!PD1L17 # !W32_q[7]) # !PD1_tx_dpr_waddr[7] & !W32_q[7] & !PD1L17);


--PD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_6_K3
--operation mode is arithmetic

PD1L47 = W32_q[8] $ PD1_tx_dpr_waddr[8] $ PD1L37;

--PD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_6_K3
--operation mode is arithmetic

PD1L57 = CARRY(W32_q[8] & (!PD1L37 # !PD1_tx_dpr_waddr[8]) # !W32_q[8] & !PD1_tx_dpr_waddr[8] & !PD1L37);


--PD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_6_K3
--operation mode is arithmetic

PD1L67 = PD1_tx_dpr_waddr[9] $ W32_q[9] $ !PD1L57;

--PD1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_6_K3
--operation mode is arithmetic

PD1L77 = CARRY(PD1_tx_dpr_waddr[9] & (!PD1L57 # !W32_q[9]) # !PD1_tx_dpr_waddr[9] & !W32_q[9] & !PD1L57);


--PD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_6_K3
--operation mode is arithmetic

PD1L87 = PD1_tx_dpr_waddr[10] $ W32_q[10] $ PD1L77;

--PD1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_6_K3
--operation mode is arithmetic

PD1L97 = CARRY(PD1_tx_dpr_waddr[10] & W32_q[10] & !PD1L77 # !PD1_tx_dpr_waddr[10] & (W32_q[10] # !PD1L77));


--PD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_6_K3
--operation mode is arithmetic

PD1L08 = PD1_tx_dpr_waddr[11] $ W32_q[11] $ !PD1L97;

--PD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_6_K3
--operation mode is arithmetic

PD1L18 = CARRY(PD1_tx_dpr_waddr[11] & (!PD1L97 # !W32_q[11]) # !PD1_tx_dpr_waddr[11] & !W32_q[11] & !PD1L97);


--PD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_6_K3
--operation mode is normal

PD1L28 = PD1_tx_dpr_waddr[12] $ W32_q[12] $ PD1L18;


--UE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_15_Z1
--operation mode is arithmetic

UE2L1 = NB02_q[0] $ TE2_i12;

--UE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_15_Z1
--operation mode is arithmetic

UE2L2 = CARRY(TE2_i12 # !NB02_q[0]);


--UE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_15_Z1
--operation mode is arithmetic

UE2L3 = NB02_q[1] $ TE2_i11 $ !UE2L2;

--UE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_15_Z1
--operation mode is arithmetic

UE2L4 = CARRY(NB02_q[1] & (!UE2L2 # !TE2_i11) # !NB02_q[1] & !TE2_i11 & !UE2L2);


--UE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_15_Z1
--operation mode is arithmetic

UE2L5 = NB02_q[2] $ TE2_i10 $ UE2L4;

--UE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_15_Z1
--operation mode is arithmetic

UE2L6 = CARRY(NB02_q[2] & TE2_i10 & !UE2L4 # !NB02_q[2] & (TE2_i10 # !UE2L4));


--UE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_15_Z1
--operation mode is arithmetic

UE2L7 = TE2_i9 $ NB02_q[3] $ !UE2L6;

--UE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_15_Z1
--operation mode is arithmetic

UE2L8 = CARRY(TE2_i9 & NB02_q[3] & !UE2L6 # !TE2_i9 & (NB02_q[3] # !UE2L6));


--UE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_15_Z1
--operation mode is arithmetic

UE2L9 = NB02_q[4] $ TE2_i8 $ UE2L8;

--UE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_15_Z1
--operation mode is arithmetic

UE2L01 = CARRY(NB02_q[4] & TE2_i8 & !UE2L8 # !NB02_q[4] & (TE2_i8 # !UE2L8));


--UE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_15_Z1
--operation mode is arithmetic

UE2L11 = TE2_i7 $ NB02_q[5] $ !UE2L01;

--UE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_15_Z1
--operation mode is arithmetic

UE2L21 = CARRY(TE2_i7 & NB02_q[5] & !UE2L01 # !TE2_i7 & (NB02_q[5] # !UE2L01));


--UE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_15_Z1
--operation mode is arithmetic

UE2L31 = TE2_i6 $ NB02_q[6] $ UE2L21;

--UE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_15_Z1
--operation mode is arithmetic

UE2L41 = CARRY(TE2_i6 & (!UE2L21 # !NB02_q[6]) # !TE2_i6 & !NB02_q[6] & !UE2L21);


--UE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_15_Z1
--operation mode is arithmetic

UE2L51 = TE2_i5 $ NB02_q[7] $ !UE2L41;

--UE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_15_Z1
--operation mode is arithmetic

UE2L61 = CARRY(TE2_i5 & NB02_q[7] & !UE2L41 # !TE2_i5 & (NB02_q[7] # !UE2L41));


--UE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_15_Z1
--operation mode is arithmetic

UE2L71 = TE2_i4 $ NB02_q[8] $ UE2L61;

--UE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_15_Z1
--operation mode is arithmetic

UE2L81 = CARRY(TE2_i4 & (!UE2L61 # !NB02_q[8]) # !TE2_i4 & !NB02_q[8] & !UE2L61);


--UE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_15_Z1
--operation mode is normal

UE2L91 = SE2L31Q $ UE2L81 $ !NB02_q[9];


--UE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_15_P2
--operation mode is arithmetic

UE1L1 = TE1_i12 $ NB91_q[0];

--UE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_15_P2
--operation mode is arithmetic

UE1L2 = CARRY(TE1_i12 # !NB91_q[0]);


--UE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_15_P2
--operation mode is arithmetic

UE1L3 = TE1_i11 $ NB91_q[1] $ !UE1L2;

--UE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_15_P2
--operation mode is arithmetic

UE1L4 = CARRY(TE1_i11 & NB91_q[1] & !UE1L2 # !TE1_i11 & (NB91_q[1] # !UE1L2));


--UE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_15_P2
--operation mode is arithmetic

UE1L5 = TE1_i10 $ NB91_q[2] $ UE1L4;

--UE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_15_P2
--operation mode is arithmetic

UE1L6 = CARRY(TE1_i10 & (!UE1L4 # !NB91_q[2]) # !TE1_i10 & !NB91_q[2] & !UE1L4);


--UE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_15_P2
--operation mode is arithmetic

UE1L7 = NB91_q[3] $ TE1_i9 $ !UE1L6;

--UE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_15_P2
--operation mode is arithmetic

UE1L8 = CARRY(NB91_q[3] & (!UE1L6 # !TE1_i9) # !NB91_q[3] & !TE1_i9 & !UE1L6);


--UE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_15_P2
--operation mode is arithmetic

UE1L9 = NB91_q[4] $ TE1_i8 $ UE1L8;

--UE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_15_P2
--operation mode is arithmetic

UE1L01 = CARRY(NB91_q[4] & TE1_i8 & !UE1L8 # !NB91_q[4] & (TE1_i8 # !UE1L8));


--UE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_15_P2
--operation mode is arithmetic

UE1L11 = NB91_q[5] $ TE1_i7 $ !UE1L01;

--UE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_15_P2
--operation mode is arithmetic

UE1L21 = CARRY(NB91_q[5] & (!UE1L01 # !TE1_i7) # !NB91_q[5] & !TE1_i7 & !UE1L01);


--UE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_15_P2
--operation mode is arithmetic

UE1L31 = NB91_q[6] $ TE1_i6 $ UE1L21;

--UE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_15_P2
--operation mode is arithmetic

UE1L41 = CARRY(NB91_q[6] & TE1_i6 & !UE1L21 # !NB91_q[6] & (TE1_i6 # !UE1L21));


--UE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_15_P2
--operation mode is arithmetic

UE1L51 = TE1_i5 $ NB91_q[7] $ !UE1L41;

--UE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_15_P2
--operation mode is arithmetic

UE1L61 = CARRY(TE1_i5 & NB91_q[7] & !UE1L41 # !TE1_i5 & (NB91_q[7] # !UE1L41));


--UE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_15_P2
--operation mode is arithmetic

UE1L71 = TE1_i4 $ NB91_q[8] $ UE1L61;

--UE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_15_P2
--operation mode is arithmetic

UE1L81 = CARRY(TE1_i4 & (!UE1L61 # !NB91_q[8]) # !TE1_i4 & !NB91_q[8] & !UE1L61);


--UE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_15_P2
--operation mode is normal

UE1L91 = SE1L31Q $ UE1L81 $ !NB91_q[9];


--PD1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_7_K3
--operation mode is arithmetic

PD1L23 = VCC;

--PD1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_7_K3
--operation mode is arithmetic

PD1L13 = CARRY(!PD1L4);


--PD1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_7_K3
--operation mode is arithmetic

PD1L33 = PD1L6 $ !PD1L13;

--PD1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_7_K3
--operation mode is arithmetic

PD1L43 = CARRY(PD1L6 # !PD1L13);


--PD1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_7_K3
--operation mode is arithmetic

PD1L53 = PD1L8 $ PD1L43;

--PD1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_7_K3
--operation mode is arithmetic

PD1L63 = CARRY(!PD1L8 & !PD1L43);


--PD1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_7_K3
--operation mode is arithmetic

PD1L73 = PD1L01 $ !PD1L63;

--PD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_7_K3
--operation mode is arithmetic

PD1L83 = CARRY(PD1L01 # !PD1L63);


--PD1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_7_K3
--operation mode is arithmetic

PD1L93 = PD1L21 $ PD1L83;

--PD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_7_K3
--operation mode is arithmetic

PD1L04 = CARRY(!PD1L21 & !PD1L83);


--PD1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_7_K3
--operation mode is arithmetic

PD1L14 = PD1L41 $ !PD1L04;

--PD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_7_K3
--operation mode is arithmetic

PD1L24 = CARRY(PD1L41 # !PD1L04);


--PD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_7_K3
--operation mode is arithmetic

PD1L34 = PD1L61 $ PD1L24;

--PD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_7_K3
--operation mode is arithmetic

PD1L44 = CARRY(!PD1L61 & !PD1L24);


--PD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_9_K3
--operation mode is arithmetic

PD1L54 = PD1L81 $ !PD1L44;

--PD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_9_K3
--operation mode is arithmetic

PD1L64 = CARRY(PD1L81 # !PD1L44);


--PD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_9_K3
--operation mode is arithmetic

PD1L74 = PD1L02 $ PD1L64;

--PD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_9_K3
--operation mode is arithmetic

PD1L84 = CARRY(!PD1L02 & !PD1L64);


--PD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_9_K3
--operation mode is arithmetic

PD1L94 = PD1L22 $ !PD1L84;

--PD1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_9_K3
--operation mode is arithmetic

PD1L05 = CARRY(PD1L22 # !PD1L84);


--PD1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_9_K3
--operation mode is arithmetic

PD1L15 = PD1L42 $ PD1L05;

--PD1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_9_K3
--operation mode is arithmetic

PD1L25 = CARRY(!PD1L42 & !PD1L05);


--PD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_9_K3
--operation mode is arithmetic

PD1L35 = PD1L62 $ !PD1L25;

--PD1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_9_K3
--operation mode is arithmetic

PD1L45 = CARRY(PD1L62 # !PD1L25);


--PD1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_9_K3
--operation mode is arithmetic

PD1L55 = PD1L82 $ PD1L45;

--PD1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_9_K3
--operation mode is arithmetic

PD1L65 = CARRY(!PD1L82 & !PD1L45);


--PD1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_9_K3
--operation mode is normal

PD1L75 = PD1L65 $ PD1L03;


--BF2L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~437 at LC1_16_O1
--operation mode is arithmetic

BF2L263 = BF2L182 $ !M1_LC_ctrl_local.lc_post_window[0];

--BF2L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~437COUT at LC1_16_O1
--operation mode is arithmetic

BF2L363 = CARRY(BF2L182 # M1_LC_ctrl_local.lc_post_window[0]);


--BF2L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~438 at LC2_16_O1
--operation mode is arithmetic

BF2L463 = BF2L382 $ M1_LC_ctrl_local.lc_post_window[1] $ BF2L363;

--BF2L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~438COUT at LC2_16_O1
--operation mode is arithmetic

BF2L563 = CARRY(BF2L382 & !M1_LC_ctrl_local.lc_post_window[1] & !BF2L363 # !BF2L382 & (!BF2L363 # !M1_LC_ctrl_local.lc_post_window[1]));


--BF2L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~439 at LC3_16_O1
--operation mode is arithmetic

BF2L663 = BF2L582 $ M1_LC_ctrl_local.lc_post_window[2] $ !BF2L563;

--BF2L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~439COUT at LC3_16_O1
--operation mode is arithmetic

BF2L763 = CARRY(BF2L582 & (M1_LC_ctrl_local.lc_post_window[2] # !BF2L563) # !BF2L582 & M1_LC_ctrl_local.lc_post_window[2] & !BF2L563);


--BF2L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~440 at LC4_16_O1
--operation mode is arithmetic

BF2L863 = M1_LC_ctrl_local.lc_post_window[3] $ BF2L782 $ BF2L763;

--BF2L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~440COUT at LC4_16_O1
--operation mode is arithmetic

BF2L963 = CARRY(M1_LC_ctrl_local.lc_post_window[3] & !BF2L782 & !BF2L763 # !M1_LC_ctrl_local.lc_post_window[3] & (!BF2L763 # !BF2L782));


--BF2L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~441 at LC5_16_O1
--operation mode is arithmetic

BF2L073 = BF2L982 $ M1_LC_ctrl_local.lc_post_window[4] $ !BF2L963;

--BF2L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~441COUT at LC5_16_O1
--operation mode is arithmetic

BF2L173 = CARRY(BF2L982 & (M1_LC_ctrl_local.lc_post_window[4] # !BF2L963) # !BF2L982 & M1_LC_ctrl_local.lc_post_window[4] & !BF2L963);


--BF2L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~442 at LC6_16_O1
--operation mode is arithmetic

BF2L273 = BF2L192 $ M1_LC_ctrl_local.lc_post_window[5] $ BF2L173;

--BF2L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~442COUT at LC6_16_O1
--operation mode is arithmetic

BF2L373 = CARRY(BF2L192 & !M1_LC_ctrl_local.lc_post_window[5] & !BF2L173 # !BF2L192 & (!BF2L173 # !M1_LC_ctrl_local.lc_post_window[5]));


--BF2L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~443 at LC7_16_O1
--operation mode is arithmetic

BF2L473 = BF2L772 $ !BF2L373;

--BF2L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~443COUT at LC7_16_O1
--operation mode is arithmetic

BF2L573 = CARRY(BF2L772 & !BF2L373);


--BF2L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~444 at LC8_16_O1
--operation mode is normal

BF2L673 = BF2L573;


--BF2L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446 at LC2_13_O1
--operation mode is arithmetic

BF2L773 = BF2L392 $ !M1_LC_ctrl_local.lc_post_window[0];

--BF2L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446COUT at LC2_13_O1
--operation mode is arithmetic

BF2L873 = CARRY(BF2L392 # M1_LC_ctrl_local.lc_post_window[0]);


--BF2L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447 at LC3_13_O1
--operation mode is arithmetic

BF2L973 = BF2L592 $ M1_LC_ctrl_local.lc_post_window[1] $ BF2L873;

--BF2L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447COUT at LC3_13_O1
--operation mode is arithmetic

BF2L083 = CARRY(BF2L592 & !M1_LC_ctrl_local.lc_post_window[1] & !BF2L873 # !BF2L592 & (!BF2L873 # !M1_LC_ctrl_local.lc_post_window[1]));


--BF2L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448 at LC4_13_O1
--operation mode is arithmetic

BF2L183 = M1_LC_ctrl_local.lc_post_window[2] $ BF2L792 $ !BF2L083;

--BF2L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448COUT at LC4_13_O1
--operation mode is arithmetic

BF2L283 = CARRY(M1_LC_ctrl_local.lc_post_window[2] & (BF2L792 # !BF2L083) # !M1_LC_ctrl_local.lc_post_window[2] & BF2L792 & !BF2L083);


--BF2L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~449 at LC5_13_O1
--operation mode is arithmetic

BF2L383 = BF2L992 $ M1_LC_ctrl_local.lc_post_window[3] $ BF2L283;

--BF2L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~449COUT at LC5_13_O1
--operation mode is arithmetic

BF2L483 = CARRY(BF2L992 & !M1_LC_ctrl_local.lc_post_window[3] & !BF2L283 # !BF2L992 & (!BF2L283 # !M1_LC_ctrl_local.lc_post_window[3]));


--BF2L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450 at LC6_13_O1
--operation mode is arithmetic

BF2L583 = BF2L103 $ M1_LC_ctrl_local.lc_post_window[4] $ !BF2L483;

--BF2L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450COUT at LC6_13_O1
--operation mode is arithmetic

BF2L683 = CARRY(BF2L103 & (M1_LC_ctrl_local.lc_post_window[4] # !BF2L483) # !BF2L103 & M1_LC_ctrl_local.lc_post_window[4] & !BF2L483);


--BF2L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451 at LC7_13_O1
--operation mode is arithmetic

BF2L783 = BF2L303 $ M1_LC_ctrl_local.lc_post_window[5] $ BF2L683;

--BF2L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451COUT at LC7_13_O1
--operation mode is arithmetic

BF2L883 = CARRY(BF2L303 & !M1_LC_ctrl_local.lc_post_window[5] & !BF2L683 # !BF2L303 & (!BF2L683 # !M1_LC_ctrl_local.lc_post_window[5]));


--BF2L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452 at LC8_13_O1
--operation mode is arithmetic

BF2L983 = BF2L972 $ !BF2L883;

--BF2L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452COUT at LC8_13_O1
--operation mode is arithmetic

BF2L093 = CARRY(BF2L972 & !BF2L883);


--BF2L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~453 at LC9_13_O1
--operation mode is normal

BF2L193 = BF2L093;


--FE1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~185 at LC1_12_N2
--operation mode is arithmetic

FE1L201 = !FE1_haddr[2];

--FE1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~185COUT at LC1_12_N2
--operation mode is arithmetic

FE1L301 = CARRY(FE1_haddr[2]);


--FE1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~186 at LC2_12_N2
--operation mode is arithmetic

FE1L401 = FE1_haddr[3] $ FE1L301;

--FE1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~186COUT at LC2_12_N2
--operation mode is arithmetic

FE1L501 = CARRY(!FE1L301 # !FE1_haddr[3]);


--FE1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~187 at LC3_12_N2
--operation mode is arithmetic

FE1L601 = FE1_haddr[4] $ !FE1L501;

--FE1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT at LC3_12_N2
--operation mode is arithmetic

FE1L701 = CARRY(FE1_haddr[4] & !FE1L501);


--FE1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~188 at LC4_12_N2
--operation mode is arithmetic

FE1L801 = FE1_haddr[5] $ FE1L701;

--FE1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT at LC4_12_N2
--operation mode is arithmetic

FE1L901 = CARRY(!FE1L701 # !FE1_haddr[5]);


--FE1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~189 at LC5_12_N2
--operation mode is arithmetic

FE1L011 = FE1_haddr[6] $ !FE1L901;

--FE1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT at LC5_12_N2
--operation mode is arithmetic

FE1L111 = CARRY(FE1_haddr[6] & !FE1L901);


--FE1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~190 at LC6_12_N2
--operation mode is arithmetic

FE1L211 = FE1_haddr[7] $ FE1L111;

--FE1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT at LC6_12_N2
--operation mode is arithmetic

FE1L311 = CARRY(!FE1L111 # !FE1_haddr[7]);


--FE1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~191 at LC7_12_N2
--operation mode is arithmetic

FE1L411 = FE1_haddr[8] $ !FE1L311;

--FE1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT at LC7_12_N2
--operation mode is arithmetic

FE1L511 = CARRY(FE1_haddr[8] & !FE1L311);


--FE1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~192 at LC8_12_N2
--operation mode is arithmetic

FE1L611 = FE1_haddr[9] $ FE1L511;

--FE1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT at LC8_12_N2
--operation mode is arithmetic

FE1L711 = CARRY(!FE1L511 # !FE1_haddr[9]);


--FE1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~193 at LC9_12_N2
--operation mode is arithmetic

FE1L811 = FE1_haddr[10] $ !FE1L711;

--FE1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT at LC9_12_N2
--operation mode is arithmetic

FE1L911 = CARRY(FE1_haddr[10] & !FE1L711);


--FE1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~194 at LC10_12_N2
--operation mode is arithmetic

FE1L021 = FE1_haddr[11] $ FE1L911;

--FE1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT at LC10_12_N2
--operation mode is arithmetic

FE1L121 = CARRY(!FE1L911 # !FE1_haddr[11]);


--FE1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~195 at LC1_14_N2
--operation mode is arithmetic

FE1L221 = FE1_haddr[12] $ !FE1L121;

--FE1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT at LC1_14_N2
--operation mode is arithmetic

FE1L321 = CARRY(FE1_haddr[12] & !FE1L121);


--FE1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~196 at LC2_14_N2
--operation mode is arithmetic

FE1L421 = FE1_haddr[13] $ FE1L321;

--FE1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT at LC2_14_N2
--operation mode is arithmetic

FE1L521 = CARRY(!FE1L321 # !FE1_haddr[13]);


--FE1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~197 at LC3_14_N2
--operation mode is arithmetic

FE1L621 = FE1_haddr[14] $ !FE1L521;

--FE1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT at LC3_14_N2
--operation mode is arithmetic

FE1L721 = CARRY(FE1_haddr[14] & !FE1L521);


--FE1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~198 at LC4_14_N2
--operation mode is arithmetic

FE1L821 = FE1_haddr[15] $ FE1L721;

--FE1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT at LC4_14_N2
--operation mode is arithmetic

FE1L921 = CARRY(!FE1L721 # !FE1_haddr[15]);


--FE1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~199 at LC5_14_N2
--operation mode is arithmetic

FE1L031 = FE1_haddr[16] $ !FE1L921;

--FE1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT at LC5_14_N2
--operation mode is arithmetic

FE1L131 = CARRY(FE1_haddr[16] & !FE1L921);


--FE1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~200 at LC6_14_N2
--operation mode is arithmetic

FE1L231 = FE1_haddr[17] $ FE1L131;

--FE1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT at LC6_14_N2
--operation mode is arithmetic

FE1L331 = CARRY(!FE1L131 # !FE1_haddr[17]);


--FE1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~201 at LC7_14_N2
--operation mode is arithmetic

FE1L431 = FE1_haddr[18] $ !FE1L331;

--FE1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT at LC7_14_N2
--operation mode is arithmetic

FE1L531 = CARRY(FE1_haddr[18] & !FE1L331);


--FE1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~202 at LC8_14_N2
--operation mode is arithmetic

FE1L631 = FE1_haddr[19] $ FE1L531;

--FE1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT at LC8_14_N2
--operation mode is arithmetic

FE1L731 = CARRY(!FE1L531 # !FE1_haddr[19]);


--FE1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~203 at LC9_14_N2
--operation mode is arithmetic

FE1L831 = FE1_haddr[20] $ !FE1L731;

--FE1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT at LC9_14_N2
--operation mode is arithmetic

FE1L931 = CARRY(FE1_haddr[20] & !FE1L731);


--FE1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~204 at LC10_14_N2
--operation mode is arithmetic

FE1L041 = FE1_haddr[21] $ FE1L931;

--FE1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT at LC10_14_N2
--operation mode is arithmetic

FE1L141 = CARRY(!FE1L931 # !FE1_haddr[21]);


--FE1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~205 at LC1_16_N2
--operation mode is arithmetic

FE1L241 = FE1_haddr[22] $ !FE1L141;

--FE1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT at LC1_16_N2
--operation mode is arithmetic

FE1L341 = CARRY(FE1_haddr[22] & !FE1L141);


--FE1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~206 at LC2_16_N2
--operation mode is arithmetic

FE1L441 = FE1_haddr[23] $ FE1L341;

--FE1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT at LC2_16_N2
--operation mode is arithmetic

FE1L541 = CARRY(!FE1L341 # !FE1_haddr[23]);


--FE1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~207 at LC3_16_N2
--operation mode is arithmetic

FE1L641 = FE1_haddr[24] $ !FE1L541;

--FE1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT at LC3_16_N2
--operation mode is arithmetic

FE1L741 = CARRY(FE1_haddr[24] & !FE1L541);


--FE1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~208 at LC4_16_N2
--operation mode is arithmetic

FE1L841 = FE1_haddr[25] $ FE1L741;

--FE1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT at LC4_16_N2
--operation mode is arithmetic

FE1L941 = CARRY(!FE1L741 # !FE1_haddr[25]);


--FE1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~209 at LC5_16_N2
--operation mode is arithmetic

FE1L051 = FE1_haddr[26] $ !FE1L941;

--FE1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT at LC5_16_N2
--operation mode is arithmetic

FE1L151 = CARRY(FE1_haddr[26] & !FE1L941);


--FE1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~210 at LC6_16_N2
--operation mode is arithmetic

FE1L251 = FE1_haddr[27] $ FE1L151;

--FE1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT at LC6_16_N2
--operation mode is arithmetic

FE1L351 = CARRY(!FE1L151 # !FE1_haddr[27]);


--FE1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~211 at LC7_16_N2
--operation mode is arithmetic

FE1L451 = FE1_haddr[28] $ !FE1L351;

--FE1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT at LC7_16_N2
--operation mode is arithmetic

FE1L551 = CARRY(FE1_haddr[28] & !FE1L351);


--FE1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~212 at LC8_16_N2
--operation mode is arithmetic

FE1L651 = FE1_haddr[29] $ FE1L551;

--FE1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT at LC8_16_N2
--operation mode is arithmetic

FE1L751 = CARRY(!FE1L551 # !FE1_haddr[29]);


--FE1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~213 at LC9_16_N2
--operation mode is arithmetic

FE1L851 = FE1_haddr[30] $ !FE1L751;

--FE1L951 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT at LC9_16_N2
--operation mode is arithmetic

FE1L951 = CARRY(FE1_haddr[30] & !FE1L751);


--FE1L061 is daq:inst_daq|ahb_master:inst_ahb_master|i~214 at LC10_16_N2
--operation mode is normal

FE1L061 = FE1L951 $ FE1_haddr[31];


--ZB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_9_C2
--operation mode is arithmetic

ZB1L56 = ZB1L83;

--ZB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_9_C2
--operation mode is arithmetic

ZB1L66 = CARRY(!ZB1L83);


--ZB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_9_C2
--operation mode is arithmetic

ZB1L76 = ZB1L04 $ !ZB1L66;

--ZB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_9_C2
--operation mode is arithmetic

ZB1L86 = CARRY(ZB1L04 # !ZB1L66);


--ZB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_9_C2
--operation mode is arithmetic

ZB1L96 = ZB1L24 $ ZB1L86;

--ZB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_9_C2
--operation mode is arithmetic

ZB1L07 = CARRY(!ZB1L24 & !ZB1L86);


--ZB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_9_C2
--operation mode is arithmetic

ZB1L17 = ZB1L44 $ !ZB1L07;

--ZB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_9_C2
--operation mode is arithmetic

ZB1L27 = CARRY(ZB1L44 # !ZB1L07);


--ZB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_9_C2
--operation mode is arithmetic

ZB1L37 = ZB1L64 $ ZB1L27;

--ZB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_9_C2
--operation mode is arithmetic

ZB1L47 = CARRY(!ZB1L64 & !ZB1L27);


--ZB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_9_C2
--operation mode is arithmetic

ZB1L57 = ZB1L84 $ !ZB1L47;

--ZB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_9_C2
--operation mode is arithmetic

ZB1L67 = CARRY(ZB1L84 # !ZB1L47);


--ZB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_9_C2
--operation mode is arithmetic

ZB1L77 = ZB1L05 $ ZB1L67;

--ZB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_9_C2
--operation mode is arithmetic

ZB1L87 = CARRY(!ZB1L05 & !ZB1L67);


--ZB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_11_C2
--operation mode is arithmetic

ZB1L97 = ZB1L25 $ !ZB1L87;

--ZB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_11_C2
--operation mode is arithmetic

ZB1L08 = CARRY(ZB1L25 # !ZB1L87);


--ZB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_11_C2
--operation mode is arithmetic

ZB1L18 = ZB1L45 $ ZB1L08;

--ZB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_11_C2
--operation mode is arithmetic

ZB1L28 = CARRY(!ZB1L45 & !ZB1L08);


--ZB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_11_C2
--operation mode is arithmetic

ZB1L38 = ZB1L65 $ !ZB1L28;

--ZB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_11_C2
--operation mode is arithmetic

ZB1L48 = CARRY(ZB1L65 # !ZB1L28);


--ZB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_11_C2
--operation mode is arithmetic

ZB1L58 = ZB1L85 $ ZB1L48;

--ZB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_11_C2
--operation mode is arithmetic

ZB1L68 = CARRY(!ZB1L85 & !ZB1L48);


--ZB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_11_C2
--operation mode is arithmetic

ZB1L78 = ZB1L06 $ !ZB1L68;

--ZB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_11_C2
--operation mode is arithmetic

ZB1L88 = CARRY(ZB1L06 # !ZB1L68);


--ZB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_11_C2
--operation mode is arithmetic

ZB1L98 = ZB1L26 $ ZB1L88;

--ZB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_11_C2
--operation mode is arithmetic

ZB1L09 = CARRY(!ZB1L26 & !ZB1L88);


--ZB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_11_C2
--operation mode is normal

ZB1L19 = ZB1L09 $ ZB1L46;


--BF1L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~310 at LC2_7_O1
--operation mode is arithmetic

BF1L742 = BF1L49 $ BF1_launch_timer[0];

--BF1L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~310COUT at LC2_7_O1
--operation mode is arithmetic

BF1L842 = CARRY(BF1L49 & BF1_launch_timer[0]);


--BF1L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~311 at LC3_7_O1
--operation mode is arithmetic

BF1L942 = BF1_launch_timer[1] $ BF1L842;

--BF1L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~311COUT at LC3_7_O1
--operation mode is arithmetic

BF1L052 = CARRY(!BF1L842 # !BF1_launch_timer[1]);


--BF1L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~312 at LC4_7_O1
--operation mode is arithmetic

BF1L152 = BF1_launch_timer[2] $ !BF1L052;

--BF1L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~312COUT at LC4_7_O1
--operation mode is arithmetic

BF1L252 = CARRY(BF1_launch_timer[2] & !BF1L052);


--BF1L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~313 at LC5_7_O1
--operation mode is arithmetic

BF1L352 = BF1_launch_timer[3] $ BF1L252;

--BF1L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~313COUT at LC5_7_O1
--operation mode is arithmetic

BF1L452 = CARRY(!BF1L252 # !BF1_launch_timer[3]);


--BF1L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~314 at LC6_7_O1
--operation mode is arithmetic

BF1L552 = BF1_launch_timer[4] $ !BF1L452;

--BF1L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~314COUT at LC6_7_O1
--operation mode is arithmetic

BF1L652 = CARRY(BF1_launch_timer[4] & !BF1L452);


--BF1L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~315 at LC7_7_O1
--operation mode is arithmetic

BF1L752 = BF1_launch_timer[5] $ BF1L652;

--BF1L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~315COUT at LC7_7_O1
--operation mode is arithmetic

BF1L852 = CARRY(!BF1L652 # !BF1_launch_timer[5]);


--BF1L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~316 at LC8_7_O1
--operation mode is arithmetic

BF1L952 = BF1_launch_timer[6] $ BF1L852;

--BF1L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~316COUT at LC8_7_O1
--operation mode is arithmetic

BF1L062 = CARRY(!BF1_launch_timer[6] & !BF1L852);


--BF1L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~317 at LC9_7_O1
--operation mode is normal

BF1L162 = BF1L062 $ !BF1_launch_timer[7];


--BF1L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~318 at LC4_16_Q4
--operation mode is arithmetic

BF1L262 = BF1L201 $ BF1_pre_timer_down[3][0];

--BF1L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~318COUT at LC4_16_Q4
--operation mode is arithmetic

BF1L362 = CARRY(BF1L201 & BF1_pre_timer_down[3][0]);


--BF1L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~319 at LC5_16_Q4
--operation mode is arithmetic

BF1L462 = BF1_pre_timer_down[3][1] $ BF1L362;

--BF1L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~319COUT at LC5_16_Q4
--operation mode is arithmetic

BF1L562 = CARRY(!BF1L362 # !BF1_pre_timer_down[3][1]);


--BF1L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~320 at LC6_16_Q4
--operation mode is arithmetic

BF1L662 = BF1_pre_timer_down[3][2] $ !BF1L562;

--BF1L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~320COUT at LC6_16_Q4
--operation mode is arithmetic

BF1L762 = CARRY(BF1_pre_timer_down[3][2] & !BF1L562);


--BF1L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~321 at LC7_16_Q4
--operation mode is arithmetic

BF1L862 = BF1_pre_timer_down[3][3] $ BF1L762;

--BF1L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~321COUT at LC7_16_Q4
--operation mode is arithmetic

BF1L962 = CARRY(!BF1L762 # !BF1_pre_timer_down[3][3]);


--BF1L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~322 at LC8_16_Q4
--operation mode is arithmetic

BF1L072 = BF1_pre_timer_down[3][4] $ !BF1L962;

--BF1L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~322COUT at LC8_16_Q4
--operation mode is arithmetic

BF1L172 = CARRY(BF1_pre_timer_down[3][4] & !BF1L962);


--BF1L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~323 at LC9_16_Q4
--operation mode is arithmetic

BF1L272 = BF1_pre_timer_down[3][5] $ BF1L172;

--BF1L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~323COUT at LC9_16_Q4
--operation mode is arithmetic

BF1L372 = CARRY(!BF1L172 # !BF1_pre_timer_down[3][5]);


--BF1L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~324 at LC10_16_Q4
--operation mode is normal

BF1L472 = BF1L372 $ BF1_pre_timer_down[3][6];


--BF1L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~325 at LC1_10_Q4
--operation mode is arithmetic

BF1L572 = BF1L101 $ BF1_pre_timer_down[2][0];

--BF1L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~325COUT at LC1_10_Q4
--operation mode is arithmetic

BF1L672 = CARRY(BF1L101 & BF1_pre_timer_down[2][0]);


--BF1L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~326 at LC2_10_Q4
--operation mode is arithmetic

BF1L772 = BF1_pre_timer_down[2][1] $ BF1L672;

--BF1L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~326COUT at LC2_10_Q4
--operation mode is arithmetic

BF1L872 = CARRY(!BF1L672 # !BF1_pre_timer_down[2][1]);


--BF1L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~327 at LC3_10_Q4
--operation mode is arithmetic

BF1L972 = BF1_pre_timer_down[2][2] $ !BF1L872;

--BF1L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~327COUT at LC3_10_Q4
--operation mode is arithmetic

BF1L082 = CARRY(BF1_pre_timer_down[2][2] & !BF1L872);


--BF1L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~328 at LC4_10_Q4
--operation mode is arithmetic

BF1L182 = BF1_pre_timer_down[2][3] $ BF1L082;

--BF1L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~328COUT at LC4_10_Q4
--operation mode is arithmetic

BF1L282 = CARRY(!BF1L082 # !BF1_pre_timer_down[2][3]);


--BF1L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~329 at LC5_10_Q4
--operation mode is arithmetic

BF1L382 = BF1_pre_timer_down[2][4] $ !BF1L282;

--BF1L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~329COUT at LC5_10_Q4
--operation mode is arithmetic

BF1L482 = CARRY(BF1_pre_timer_down[2][4] & !BF1L282);


--BF1L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~330 at LC6_10_Q4
--operation mode is arithmetic

BF1L582 = BF1_pre_timer_down[2][5] $ BF1L482;

--BF1L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~330COUT at LC6_10_Q4
--operation mode is arithmetic

BF1L682 = CARRY(!BF1L482 # !BF1_pre_timer_down[2][5]);


--BF1L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~331 at LC7_10_Q4
--operation mode is normal

BF1L782 = BF1L682 $ BF1_pre_timer_down[2][6];


--BF1L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~332 at LC4_5_W4
--operation mode is arithmetic

BF1L882 = BF1_pre_timer_down[1][0] $ BF1L001;

--BF1L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~332COUT at LC4_5_W4
--operation mode is arithmetic

BF1L982 = CARRY(BF1_pre_timer_down[1][0] & BF1L001);


--BF1L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~333 at LC5_5_W4
--operation mode is arithmetic

BF1L092 = BF1_pre_timer_down[1][1] $ BF1L982;

--BF1L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~333COUT at LC5_5_W4
--operation mode is arithmetic

BF1L192 = CARRY(!BF1L982 # !BF1_pre_timer_down[1][1]);


--BF1L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~334 at LC6_5_W4
--operation mode is arithmetic

BF1L292 = BF1_pre_timer_down[1][2] $ !BF1L192;

--BF1L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~334COUT at LC6_5_W4
--operation mode is arithmetic

BF1L392 = CARRY(BF1_pre_timer_down[1][2] & !BF1L192);


--BF1L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~335 at LC7_5_W4
--operation mode is arithmetic

BF1L492 = BF1_pre_timer_down[1][3] $ BF1L392;

--BF1L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~335COUT at LC7_5_W4
--operation mode is arithmetic

BF1L592 = CARRY(!BF1L392 # !BF1_pre_timer_down[1][3]);


--BF1L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~336 at LC8_5_W4
--operation mode is arithmetic

BF1L692 = BF1_pre_timer_down[1][4] $ !BF1L592;

--BF1L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~336COUT at LC8_5_W4
--operation mode is arithmetic

BF1L792 = CARRY(BF1_pre_timer_down[1][4] & !BF1L592);


--BF1L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~337 at LC9_5_W4
--operation mode is arithmetic

BF1L892 = BF1_pre_timer_down[1][5] $ BF1L792;

--BF1L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~337COUT at LC9_5_W4
--operation mode is arithmetic

BF1L992 = CARRY(!BF1L792 # !BF1_pre_timer_down[1][5]);


--BF1L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~338 at LC10_5_W4
--operation mode is normal

BF1L003 = BF1L992 $ BF1_pre_timer_down[1][6];


--BF1L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~339 at LC3_15_W4
--operation mode is arithmetic

BF1L103 = BF1L99 $ BF1_pre_timer_down[0][0];

--BF1L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~339COUT at LC3_15_W4
--operation mode is arithmetic

BF1L203 = CARRY(BF1L99 & BF1_pre_timer_down[0][0]);


--BF1L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~340 at LC4_15_W4
--operation mode is arithmetic

BF1L303 = BF1_pre_timer_down[0][1] $ BF1L203;

--BF1L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~340COUT at LC4_15_W4
--operation mode is arithmetic

BF1L403 = CARRY(!BF1L203 # !BF1_pre_timer_down[0][1]);


--BF1L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~341 at LC5_15_W4
--operation mode is arithmetic

BF1L503 = BF1_pre_timer_down[0][2] $ !BF1L403;

--BF1L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~341COUT at LC5_15_W4
--operation mode is arithmetic

BF1L603 = CARRY(BF1_pre_timer_down[0][2] & !BF1L403);


--BF1L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~342 at LC6_15_W4
--operation mode is arithmetic

BF1L703 = BF1_pre_timer_down[0][3] $ BF1L603;

--BF1L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~342COUT at LC6_15_W4
--operation mode is arithmetic

BF1L803 = CARRY(!BF1L603 # !BF1_pre_timer_down[0][3]);


--BF1L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~343 at LC7_15_W4
--operation mode is arithmetic

BF1L903 = BF1_pre_timer_down[0][4] $ !BF1L803;

--BF1L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~343COUT at LC7_15_W4
--operation mode is arithmetic

BF1L013 = CARRY(BF1_pre_timer_down[0][4] & !BF1L803);


--BF1L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~344 at LC8_15_W4
--operation mode is arithmetic

BF1L113 = BF1_pre_timer_down[0][5] $ BF1L013;

--BF1L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~344COUT at LC8_15_W4
--operation mode is arithmetic

BF1L213 = CARRY(!BF1L013 # !BF1_pre_timer_down[0][5]);


--BF1L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~345 at LC9_15_W4
--operation mode is normal

BF1L313 = BF1L213 $ BF1_pre_timer_down[0][6];


--BF1L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~346 at LC1_5_W3
--operation mode is arithmetic

BF1L413 = BF1_pre_timer_up[3][0] $ BF1L89;

--BF1L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~346COUT at LC1_5_W3
--operation mode is arithmetic

BF1L513 = CARRY(BF1_pre_timer_up[3][0] & BF1L89);


--BF1L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~347 at LC2_5_W3
--operation mode is arithmetic

BF1L613 = BF1_pre_timer_up[3][1] $ BF1L513;

--BF1L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~347COUT at LC2_5_W3
--operation mode is arithmetic

BF1L713 = CARRY(!BF1L513 # !BF1_pre_timer_up[3][1]);


--BF1L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~348 at LC3_5_W3
--operation mode is arithmetic

BF1L813 = BF1_pre_timer_up[3][2] $ !BF1L713;

--BF1L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~348COUT at LC3_5_W3
--operation mode is arithmetic

BF1L913 = CARRY(BF1_pre_timer_up[3][2] & !BF1L713);


--BF1L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~349 at LC4_5_W3
--operation mode is arithmetic

BF1L023 = BF1_pre_timer_up[3][3] $ BF1L913;

--BF1L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~349COUT at LC4_5_W3
--operation mode is arithmetic

BF1L123 = CARRY(!BF1L913 # !BF1_pre_timer_up[3][3]);


--BF1L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~350 at LC5_5_W3
--operation mode is arithmetic

BF1L223 = BF1_pre_timer_up[3][4] $ !BF1L123;

--BF1L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~350COUT at LC5_5_W3
--operation mode is arithmetic

BF1L323 = CARRY(BF1_pre_timer_up[3][4] & !BF1L123);


--BF1L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~351 at LC6_5_W3
--operation mode is arithmetic

BF1L423 = BF1_pre_timer_up[3][5] $ BF1L323;

--BF1L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~351COUT at LC6_5_W3
--operation mode is arithmetic

BF1L523 = CARRY(!BF1L323 # !BF1_pre_timer_up[3][5]);


--BF1L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~352 at LC7_5_W3
--operation mode is normal

BF1L623 = BF1L523 $ BF1_pre_timer_up[3][6];


--BF1L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~353 at LC3_2_W3
--operation mode is arithmetic

BF1L723 = BF1_pre_timer_up[2][0] $ BF1L79;

--BF1L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~353COUT at LC3_2_W3
--operation mode is arithmetic

BF1L823 = CARRY(BF1_pre_timer_up[2][0] & BF1L79);


--BF1L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~354 at LC4_2_W3
--operation mode is arithmetic

BF1L923 = BF1_pre_timer_up[2][1] $ BF1L823;

--BF1L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~354COUT at LC4_2_W3
--operation mode is arithmetic

BF1L033 = CARRY(!BF1L823 # !BF1_pre_timer_up[2][1]);


--BF1L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~355 at LC5_2_W3
--operation mode is arithmetic

BF1L133 = BF1_pre_timer_up[2][2] $ !BF1L033;

--BF1L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~355COUT at LC5_2_W3
--operation mode is arithmetic

BF1L233 = CARRY(BF1_pre_timer_up[2][2] & !BF1L033);


--BF1L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~356 at LC6_2_W3
--operation mode is arithmetic

BF1L333 = BF1_pre_timer_up[2][3] $ BF1L233;

--BF1L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~356COUT at LC6_2_W3
--operation mode is arithmetic

BF1L433 = CARRY(!BF1L233 # !BF1_pre_timer_up[2][3]);


--BF1L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~357 at LC7_2_W3
--operation mode is arithmetic

BF1L533 = BF1_pre_timer_up[2][4] $ !BF1L433;

--BF1L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~357COUT at LC7_2_W3
--operation mode is arithmetic

BF1L633 = CARRY(BF1_pre_timer_up[2][4] & !BF1L433);


--BF1L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~358 at LC8_2_W3
--operation mode is arithmetic

BF1L733 = BF1_pre_timer_up[2][5] $ BF1L633;

--BF1L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~358COUT at LC8_2_W3
--operation mode is arithmetic

BF1L833 = CARRY(!BF1L633 # !BF1_pre_timer_up[2][5]);


--BF1L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~359 at LC9_2_W3
--operation mode is normal

BF1L933 = BF1L833 $ BF1_pre_timer_up[2][6];


--BF1L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~360 at LC4_11_U3
--operation mode is arithmetic

BF1L043 = BF1L69 $ BF1_pre_timer_up[1][0];

--BF1L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~360COUT at LC4_11_U3
--operation mode is arithmetic

BF1L143 = CARRY(BF1L69 & BF1_pre_timer_up[1][0]);


--BF1L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~361 at LC5_11_U3
--operation mode is arithmetic

BF1L243 = BF1_pre_timer_up[1][1] $ BF1L143;

--BF1L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~361COUT at LC5_11_U3
--operation mode is arithmetic

BF1L343 = CARRY(!BF1L143 # !BF1_pre_timer_up[1][1]);


--BF1L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~362 at LC6_11_U3
--operation mode is arithmetic

BF1L443 = BF1_pre_timer_up[1][2] $ !BF1L343;

--BF1L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~362COUT at LC6_11_U3
--operation mode is arithmetic

BF1L543 = CARRY(BF1_pre_timer_up[1][2] & !BF1L343);


--BF1L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~363 at LC7_11_U3
--operation mode is arithmetic

BF1L643 = BF1_pre_timer_up[1][3] $ BF1L543;

--BF1L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~363COUT at LC7_11_U3
--operation mode is arithmetic

BF1L743 = CARRY(!BF1L543 # !BF1_pre_timer_up[1][3]);


--BF1L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~364 at LC8_11_U3
--operation mode is arithmetic

BF1L843 = BF1_pre_timer_up[1][4] $ !BF1L743;

--BF1L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~364COUT at LC8_11_U3
--operation mode is arithmetic

BF1L943 = CARRY(BF1_pre_timer_up[1][4] & !BF1L743);


--BF1L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~365 at LC9_11_U3
--operation mode is arithmetic

BF1L053 = BF1_pre_timer_up[1][5] $ BF1L943;

--BF1L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~365COUT at LC9_11_U3
--operation mode is arithmetic

BF1L153 = CARRY(!BF1L943 # !BF1_pre_timer_up[1][5]);


--BF1L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~366 at LC10_11_U3
--operation mode is normal

BF1L253 = BF1L153 $ BF1_pre_timer_up[1][6];


--BF1L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~367 at LC3_5_U3
--operation mode is arithmetic

BF1L353 = BF1L59 $ BF1_pre_timer_up[0][0];

--BF1L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~367COUT at LC3_5_U3
--operation mode is arithmetic

BF1L453 = CARRY(BF1L59 & BF1_pre_timer_up[0][0]);


--BF1L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~368 at LC4_5_U3
--operation mode is arithmetic

BF1L553 = BF1_pre_timer_up[0][1] $ BF1L453;

--BF1L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~368COUT at LC4_5_U3
--operation mode is arithmetic

BF1L653 = CARRY(!BF1L453 # !BF1_pre_timer_up[0][1]);


--BF1L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~369 at LC5_5_U3
--operation mode is arithmetic

BF1L753 = BF1_pre_timer_up[0][2] $ !BF1L653;

--BF1L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~369COUT at LC5_5_U3
--operation mode is arithmetic

BF1L853 = CARRY(BF1_pre_timer_up[0][2] & !BF1L653);


--BF1L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~370 at LC6_5_U3
--operation mode is arithmetic

BF1L953 = BF1_pre_timer_up[0][3] $ BF1L853;

--BF1L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~370COUT at LC6_5_U3
--operation mode is arithmetic

BF1L063 = CARRY(!BF1L853 # !BF1_pre_timer_up[0][3]);


--BF1L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~371 at LC7_5_U3
--operation mode is arithmetic

BF1L163 = BF1_pre_timer_up[0][4] $ !BF1L063;

--BF1L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~371COUT at LC7_5_U3
--operation mode is arithmetic

BF1L263 = CARRY(BF1_pre_timer_up[0][4] & !BF1L063);


--BF1L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~372 at LC8_5_U3
--operation mode is arithmetic

BF1L363 = BF1_pre_timer_up[0][5] $ BF1L263;

--BF1L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~372COUT at LC8_5_U3
--operation mode is arithmetic

BF1L463 = CARRY(!BF1L263 # !BF1_pre_timer_up[0][5]);


--BF1L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~373 at LC9_5_U3
--operation mode is normal

BF1L563 = BF1L463 $ BF1_pre_timer_up[0][6];


--KD1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC1_11_J3
--operation mode is counter

KD1_loopcnt[0]_lut_out = !KD1_loopcnt[0];
KD1_loopcnt[0]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[0]_lut_out);
KD1_loopcnt[0]_reg_input = KD1_loopcnt[0]_sload_eqn & !QD1_STF;
KD1_loopcnt[0] = DFFE(KD1_loopcnt[0]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);

--KD1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC1_11_J3
--operation mode is counter

KD1L43 = CARRY(KD1_loopcnt[0]);


--KD1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC2_11_J3
--operation mode is counter

KD1_loopcnt[1]_lut_out = KD1_loopcnt[1] $ KD1L43;
KD1_loopcnt[1]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[1]_lut_out);
KD1_loopcnt[1]_reg_input = KD1_loopcnt[1]_sload_eqn & !QD1_STF;
KD1_loopcnt[1] = DFFE(KD1_loopcnt[1]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);

--KD1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC2_11_J3
--operation mode is counter

KD1L63 = CARRY(!KD1L43 # !KD1_loopcnt[1]);


--KD1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC3_11_J3
--operation mode is counter

KD1_loopcnt[2]_lut_out = KD1_loopcnt[2] $ !KD1L63;
KD1_loopcnt[2]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[2]_lut_out);
KD1_loopcnt[2]_reg_input = KD1_loopcnt[2]_sload_eqn & !QD1_STF;
KD1_loopcnt[2] = DFFE(KD1_loopcnt[2]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);

--KD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC3_11_J3
--operation mode is counter

KD1L83 = CARRY(KD1_loopcnt[2] & !KD1L63);


--KD1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC4_11_J3
--operation mode is counter

KD1_loopcnt[3]_lut_out = KD1_loopcnt[3] $ KD1L83;
KD1_loopcnt[3]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[3]_lut_out);
KD1_loopcnt[3]_reg_input = KD1_loopcnt[3]_sload_eqn & !QD1_STF;
KD1_loopcnt[3] = DFFE(KD1_loopcnt[3]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);

--KD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC4_11_J3
--operation mode is counter

KD1L04 = CARRY(!KD1L83 # !KD1_loopcnt[3]);


--KD1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC5_11_J3
--operation mode is counter

KD1_loopcnt[4]_lut_out = KD1_loopcnt[4] $ !KD1L04;
KD1_loopcnt[4]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[4]_lut_out);
KD1_loopcnt[4]_reg_input = KD1_loopcnt[4]_sload_eqn & !QD1_STF;
KD1_loopcnt[4] = DFFE(KD1_loopcnt[4]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);

--KD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC5_11_J3
--operation mode is counter

KD1L24 = CARRY(KD1_loopcnt[4] & !KD1L04);


--KD1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC6_11_J3
--operation mode is normal

KD1_loopcnt[5]_lut_out = KD1_loopcnt[5] $ KD1L24;
KD1_loopcnt[5]_sload_eqn = (KD1L01 & ~GND) # (!KD1L01 & KD1_loopcnt[5]_lut_out);
KD1_loopcnt[5]_reg_input = KD1_loopcnt[5]_sload_eqn & !QD1_STF;
KD1_loopcnt[5] = DFFE(KD1_loopcnt[5]_reg_input, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--HE1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i~394 at LC3_3_N3
--operation mode is arithmetic

HE1L313 = !HE1_start_address[11];

--HE1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i~394COUT at LC3_3_N3
--operation mode is arithmetic

HE1L413 = CARRY(HE1_start_address[11]);


--HE1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i~395 at LC4_3_N3
--operation mode is arithmetic

HE1L513 = HE1_start_address[12] $ HE1L413;

--HE1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i~395COUT at LC4_3_N3
--operation mode is arithmetic

HE1L613 = CARRY(!HE1L413 # !HE1_start_address[12]);


--HE1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i~396 at LC5_3_N3
--operation mode is arithmetic

HE1L713 = HE1_start_address[13] $ !HE1L613;

--HE1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i~396COUT at LC5_3_N3
--operation mode is arithmetic

HE1L813 = CARRY(HE1_start_address[13] & !HE1L613);


--HE1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i~397 at LC6_3_N3
--operation mode is arithmetic

HE1L913 = HE1_start_address[14] $ HE1L813;

--HE1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i~397COUT at LC6_3_N3
--operation mode is arithmetic

HE1L023 = CARRY(!HE1L813 # !HE1_start_address[14]);


--HE1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i~398 at LC7_3_N3
--operation mode is arithmetic

HE1L123 = HE1_start_address[15] $ !HE1L023;

--HE1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i~398COUT at LC7_3_N3
--operation mode is arithmetic

HE1L223 = CARRY(HE1_start_address[15] & !HE1L023);


--HE1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i~399 at LC8_3_N3
--operation mode is arithmetic

HE1L323 = HE1_start_address[16] $ HE1L223;

--HE1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i~399COUT at LC8_3_N3
--operation mode is arithmetic

HE1L423 = CARRY(!HE1L223 # !HE1_start_address[16]);


--HE1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i~400 at LC9_3_N3
--operation mode is arithmetic

HE1L523 = HE1_start_address[17] $ !HE1L423;

--HE1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i~400COUT at LC9_3_N3
--operation mode is arithmetic

HE1L623 = CARRY(HE1_start_address[17] & !HE1L423);


--HE1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i~401 at LC10_3_N3
--operation mode is arithmetic

HE1L723 = HE1_start_address[18] $ HE1L623;

--HE1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i~401COUT at LC10_3_N3
--operation mode is arithmetic

HE1L823 = CARRY(!HE1L623 # !HE1_start_address[18]);


--HE1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i~402 at LC1_5_N3
--operation mode is arithmetic

HE1L923 = HE1_start_address[19] $ !HE1L823;

--HE1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i~402COUT at LC1_5_N3
--operation mode is arithmetic

HE1L033 = CARRY(HE1_start_address[19] & !HE1L823);


--HE1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i~403 at LC2_5_N3
--operation mode is arithmetic

HE1L133 = HE1_start_address[20] $ HE1L033;

--HE1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i~403COUT at LC2_5_N3
--operation mode is arithmetic

HE1L233 = CARRY(!HE1L033 # !HE1_start_address[20]);


--HE1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i~404 at LC3_5_N3
--operation mode is arithmetic

HE1L333 = HE1_start_address[21] $ !HE1L233;

--HE1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i~404COUT at LC3_5_N3
--operation mode is arithmetic

HE1L433 = CARRY(HE1_start_address[21] & !HE1L233);


--HE1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i~405 at LC4_5_N3
--operation mode is arithmetic

HE1L533 = HE1_start_address[22] $ HE1L433;

--HE1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i~405COUT at LC4_5_N3
--operation mode is arithmetic

HE1L633 = CARRY(!HE1L433 # !HE1_start_address[22]);


--HE1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i~406 at LC5_5_N3
--operation mode is arithmetic

HE1L733 = HE1_start_address[23] $ !HE1L633;

--HE1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i~406COUT at LC5_5_N3
--operation mode is arithmetic

HE1L833 = CARRY(HE1_start_address[23] & !HE1L633);


--HE1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i~407 at LC6_5_N3
--operation mode is arithmetic

HE1L933 = HE1_start_address[24] $ HE1L833;

--HE1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i~407COUT at LC6_5_N3
--operation mode is arithmetic

HE1L043 = CARRY(!HE1L833 # !HE1_start_address[24]);


--HE1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i~408 at LC7_5_N3
--operation mode is arithmetic

HE1L143 = HE1_start_address[25] $ !HE1L043;

--HE1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i~408COUT at LC7_5_N3
--operation mode is arithmetic

HE1L243 = CARRY(HE1_start_address[25] & !HE1L043);


--HE1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i~409 at LC8_5_N3
--operation mode is arithmetic

HE1L343 = HE1_start_address[26] $ HE1L243;

--HE1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i~409COUT at LC8_5_N3
--operation mode is arithmetic

HE1L443 = CARRY(!HE1L243 # !HE1_start_address[26]);


--HE1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i~410 at LC9_5_N3
--operation mode is normal

HE1L543 = HE1L443 $ !HE1_start_address[27];


--HE1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i~415 at LC2_1_U2
--operation mode is arithmetic

HE1L643 = !HE1_rdaddr[0];

--HE1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i~415COUT at LC2_1_U2
--operation mode is arithmetic

HE1L743 = CARRY(HE1_rdaddr[0]);


--HE1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i~416 at LC3_1_U2
--operation mode is arithmetic

HE1L843 = HE1_rdaddr[1] $ HE1L743;

--HE1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i~416COUT at LC3_1_U2
--operation mode is arithmetic

HE1L943 = CARRY(!HE1L743 # !HE1_rdaddr[1]);


--HE1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i~417 at LC4_1_U2
--operation mode is arithmetic

HE1L053 = HE1_rdaddr[2] $ !HE1L943;

--HE1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i~417COUT at LC4_1_U2
--operation mode is arithmetic

HE1L153 = CARRY(HE1_rdaddr[2] & !HE1L943);


--HE1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i~418 at LC5_1_U2
--operation mode is arithmetic

HE1L253 = HE1_rdaddr[3] $ HE1L153;

--HE1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i~418COUT at LC5_1_U2
--operation mode is arithmetic

HE1L353 = CARRY(!HE1L153 # !HE1_rdaddr[3]);


--HE1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i~419 at LC6_1_U2
--operation mode is arithmetic

HE1L453 = HE1_rdaddr[4] $ !HE1L353;

--HE1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i~419COUT at LC6_1_U2
--operation mode is arithmetic

HE1L553 = CARRY(HE1_rdaddr[4] & !HE1L353);


--HE1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i~420 at LC7_1_U2
--operation mode is arithmetic

HE1L653 = HE1_rdaddr[5] $ HE1L553;

--HE1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i~420COUT at LC7_1_U2
--operation mode is arithmetic

HE1L753 = CARRY(!HE1L553 # !HE1_rdaddr[5]);


--HE1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i~421 at LC8_1_U2
--operation mode is arithmetic

HE1L853 = HE1_rdaddr[6] $ !HE1L753;

--HE1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i~421COUT at LC8_1_U2
--operation mode is arithmetic

HE1L953 = CARRY(HE1_rdaddr[6] & !HE1L753);


--HE1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i~422 at LC9_1_U2
--operation mode is arithmetic

HE1L063 = HE1_rdaddr[7] $ HE1L953;

--HE1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i~422COUT at LC9_1_U2
--operation mode is arithmetic

HE1L163 = CARRY(!HE1L953 # !HE1_rdaddr[7]);


--HE1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i~423 at LC10_1_U2
--operation mode is normal

HE1L263 = HE1L163 $ !HE1_rdaddr[8];


--WE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1140 at LC1_13_Q2
--operation mode is arithmetic

WE2L391 = WE2_hit_size_in_header[2] $ !WE2L681;

--WE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1140COUT at LC1_13_Q2
--operation mode is arithmetic

WE2L491 = CARRY(WE2_hit_size_in_header[2] & !WE2L681);


--WE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1141 at LC2_13_Q2
--operation mode is arithmetic

WE2L591 = WE2_hit_size_in_header[3] $ WE2L681 $ !WE2L491;

--WE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1141COUT at LC2_13_Q2
--operation mode is arithmetic

WE2L691 = CARRY(WE2_hit_size_in_header[3] & WE2L681 & !WE2L491 # !WE2_hit_size_in_header[3] & (WE2L681 # !WE2L491));


--WE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1142 at LC3_13_Q2
--operation mode is arithmetic

WE2L791 = WE2_hit_size_in_header[4] $ WE2L681 $ WE2L691;

--WE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1142COUT at LC3_13_Q2
--operation mode is arithmetic

WE2L891 = CARRY(WE2_hit_size_in_header[4] & (!WE2L691 # !WE2L681) # !WE2_hit_size_in_header[4] & !WE2L681 & !WE2L691);


--WE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1143 at LC4_13_Q2
--operation mode is arithmetic

WE2L991 = WE2_hit_size_in_header[5] $ WE2L681 $ !WE2L891;

--WE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1143COUT at LC4_13_Q2
--operation mode is arithmetic

WE2L002 = CARRY(WE2_hit_size_in_header[5] & WE2L681 & !WE2L891 # !WE2_hit_size_in_header[5] & (WE2L681 # !WE2L891));


--WE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1144 at LC5_13_Q2
--operation mode is arithmetic

WE2L102 = WE2_hit_size_in_header[6] $ WE2L681 $ WE2L002;

--WE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1144COUT at LC5_13_Q2
--operation mode is arithmetic

WE2L202 = CARRY(WE2_hit_size_in_header[6] & (!WE2L002 # !WE2L681) # !WE2_hit_size_in_header[6] & !WE2L681 & !WE2L002);


--WE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1145 at LC6_13_Q2
--operation mode is arithmetic

WE2L302 = WE2_hit_size_in_header[7] $ WE2L681 $ !WE2L202;

--WE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1145COUT at LC6_13_Q2
--operation mode is arithmetic

WE2L402 = CARRY(WE2_hit_size_in_header[7] & WE2L681 & !WE2L202 # !WE2_hit_size_in_header[7] & (WE2L681 # !WE2L202));


--WE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1146 at LC7_13_Q2
--operation mode is arithmetic

WE2L502 = WE2_hit_size_in_header[8] $ WE2L681 $ WE2L402;

--WE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1146COUT at LC7_13_Q2
--operation mode is arithmetic

WE2L602 = CARRY(WE2_hit_size_in_header[8] & (!WE2L402 # !WE2L681) # !WE2_hit_size_in_header[8] & !WE2L681 & !WE2L402);


--WE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1147 at LC8_13_Q2
--operation mode is arithmetic

WE2L702 = WE2_hit_size_in_header[9] $ WE2L681 $ !WE2L602;

--WE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1147COUT at LC8_13_Q2
--operation mode is arithmetic

WE2L802 = CARRY(WE2_hit_size_in_header[9] & WE2L681 & !WE2L602 # !WE2_hit_size_in_header[9] & (WE2L681 # !WE2L602));


--WE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1148 at LC9_13_Q2
--operation mode is normal

WE2L902 = WE2_hit_size_in_header[10] $ WE2L802 $ WE2L681;


--WE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1060 at LC1_4_U2
--operation mode is arithmetic

WE1L981 = WE1L281 $ !WE1_hit_size_in_header[2];

--WE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1060COUT at LC1_4_U2
--operation mode is arithmetic

WE1L091 = CARRY(!WE1L281 & WE1_hit_size_in_header[2]);


--WE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1061 at LC2_4_U2
--operation mode is arithmetic

WE1L191 = WE1L281 $ WE1_hit_size_in_header[3] $ !WE1L091;

--WE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1061COUT at LC2_4_U2
--operation mode is arithmetic

WE1L291 = CARRY(WE1L281 & (!WE1L091 # !WE1_hit_size_in_header[3]) # !WE1L281 & !WE1_hit_size_in_header[3] & !WE1L091);


--WE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1062 at LC3_4_U2
--operation mode is arithmetic

WE1L391 = WE1L281 $ WE1_hit_size_in_header[4] $ WE1L291;

--WE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1062COUT at LC3_4_U2
--operation mode is arithmetic

WE1L491 = CARRY(WE1L281 & WE1_hit_size_in_header[4] & !WE1L291 # !WE1L281 & (WE1_hit_size_in_header[4] # !WE1L291));


--WE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1063 at LC4_4_U2
--operation mode is arithmetic

WE1L591 = WE1L281 $ WE1_hit_size_in_header[5] $ !WE1L491;

--WE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1063COUT at LC4_4_U2
--operation mode is arithmetic

WE1L691 = CARRY(WE1L281 & (!WE1L491 # !WE1_hit_size_in_header[5]) # !WE1L281 & !WE1_hit_size_in_header[5] & !WE1L491);


--WE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1064 at LC5_4_U2
--operation mode is arithmetic

WE1L791 = WE1L281 $ WE1_hit_size_in_header[6] $ WE1L691;

--WE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1064COUT at LC5_4_U2
--operation mode is arithmetic

WE1L891 = CARRY(WE1L281 & WE1_hit_size_in_header[6] & !WE1L691 # !WE1L281 & (WE1_hit_size_in_header[6] # !WE1L691));


--WE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1065 at LC6_4_U2
--operation mode is arithmetic

WE1L991 = WE1L281 $ WE1_hit_size_in_header[7] $ !WE1L891;

--WE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1065COUT at LC6_4_U2
--operation mode is arithmetic

WE1L002 = CARRY(WE1L281 & (!WE1L891 # !WE1_hit_size_in_header[7]) # !WE1L281 & !WE1_hit_size_in_header[7] & !WE1L891);


--WE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1066 at LC7_4_U2
--operation mode is arithmetic

WE1L102 = WE1L281 $ WE1_hit_size_in_header[8] $ WE1L002;

--WE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1066COUT at LC7_4_U2
--operation mode is arithmetic

WE1L202 = CARRY(WE1L281 & WE1_hit_size_in_header[8] & !WE1L002 # !WE1L281 & (WE1_hit_size_in_header[8] # !WE1L002));


--WE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1067 at LC8_4_U2
--operation mode is arithmetic

WE1L302 = WE1L281 $ WE1_hit_size_in_header[9] $ !WE1L202;

--WE1L402 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1067COUT at LC8_4_U2
--operation mode is arithmetic

WE1L402 = CARRY(WE1L281 & (!WE1L202 # !WE1_hit_size_in_header[9]) # !WE1L281 & !WE1_hit_size_in_header[9] & !WE1L202);


--WE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1068 at LC9_4_U2
--operation mode is normal

WE1L502 = WE1L281 $ WE1L402 $ WE1_hit_size_in_header[10];


--WE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1149 at LC6_12_T2
--operation mode is arithmetic

WE2L012 = !WE2_ram_address_header[0];

--WE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1149COUT at LC6_12_T2
--operation mode is arithmetic

WE2L112 = CARRY(WE2_ram_address_header[0]);


--WE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1150 at LC7_12_T2
--operation mode is arithmetic

WE2L212 = WE2_ram_address_header[1] $ WE2L112;

--WE2L312 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1150COUT at LC7_12_T2
--operation mode is arithmetic

WE2L312 = CARRY(!WE2L112 # !WE2_ram_address_header[1]);


--WE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1151 at LC8_12_T2
--operation mode is arithmetic

WE2L412 = WE2_ram_address_header[2] $ !WE2L312;

--WE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1151COUT at LC8_12_T2
--operation mode is arithmetic

WE2L512 = CARRY(WE2_ram_address_header[2] & !WE2L312);


--WE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1152 at LC9_12_T2
--operation mode is arithmetic

WE2L612 = WE2_ram_address_header[3] $ WE2L512;

--WE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1152COUT at LC9_12_T2
--operation mode is arithmetic

WE2L712 = CARRY(!WE2L512 # !WE2_ram_address_header[3]);


--WE2L812 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1153 at LC10_12_T2
--operation mode is arithmetic

WE2L812 = WE2_ram_address_header[4] $ !WE2L712;

--WE2L912 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1153COUT at LC10_12_T2
--operation mode is arithmetic

WE2L912 = CARRY(WE2_ram_address_header[4] & !WE2L712);


--WE2L022 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1154 at LC1_14_T2
--operation mode is arithmetic

WE2L022 = WE2_ram_address_header[5] $ WE2L912;

--WE2L122 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1154COUT at LC1_14_T2
--operation mode is arithmetic

WE2L122 = CARRY(!WE2L912 # !WE2_ram_address_header[5]);


--WE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1155 at LC2_14_T2
--operation mode is arithmetic

WE2L222 = WE2_ram_address_header[6] $ !WE2L122;

--WE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1155COUT at LC2_14_T2
--operation mode is arithmetic

WE2L322 = CARRY(WE2_ram_address_header[6] & !WE2L122);


--WE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1156 at LC3_14_T2
--operation mode is arithmetic

WE2L422 = WE2_ram_address_header[7] $ WE2L322;

--WE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1156COUT at LC3_14_T2
--operation mode is arithmetic

WE2L522 = CARRY(!WE2L322 # !WE2_ram_address_header[7]);


--WE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1157 at LC4_14_T2
--operation mode is arithmetic

WE2L622 = WE2_ram_address_header[8] $ !WE2L522;

--WE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1157COUT at LC4_14_T2
--operation mode is arithmetic

WE2L722 = CARRY(WE2_ram_address_header[8] & !WE2L522);


--WE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1158 at LC5_14_T2
--operation mode is arithmetic

WE2L822 = WE2_ram_address_header[9] $ WE2L722;

--WE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1158COUT at LC5_14_T2
--operation mode is arithmetic

WE2L922 = CARRY(!WE2L722 # !WE2_ram_address_header[9]);


--WE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1159 at LC6_14_T2
--operation mode is normal

WE2L032 = WE2L922 $ !WE2_ram_address_header[10];


--BF2L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454 at LC3_12_U1
--operation mode is arithmetic

BF2L293 = BF2_launch_timer[0] $ BF2L59;

--BF2L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454COUT at LC3_12_U1
--operation mode is arithmetic

BF2L393 = CARRY(BF2_launch_timer[0] & BF2L59);


--BF2L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455 at LC4_12_U1
--operation mode is arithmetic

BF2L493 = BF2_launch_timer[1] $ BF2L393;

--BF2L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455COUT at LC4_12_U1
--operation mode is arithmetic

BF2L593 = CARRY(!BF2L393 # !BF2_launch_timer[1]);


--BF2L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~456 at LC5_12_U1
--operation mode is arithmetic

BF2L693 = BF2_launch_timer[2] $ !BF2L593;

--BF2L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~456COUT at LC5_12_U1
--operation mode is arithmetic

BF2L793 = CARRY(BF2_launch_timer[2] & !BF2L593);


--BF2L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457 at LC6_12_U1
--operation mode is arithmetic

BF2L893 = BF2_launch_timer[3] $ BF2L793;

--BF2L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457COUT at LC6_12_U1
--operation mode is arithmetic

BF2L993 = CARRY(!BF2L793 # !BF2_launch_timer[3]);


--BF2L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458 at LC7_12_U1
--operation mode is arithmetic

BF2L004 = BF2_launch_timer[4] $ !BF2L993;

--BF2L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458COUT at LC7_12_U1
--operation mode is arithmetic

BF2L104 = CARRY(BF2_launch_timer[4] & !BF2L993);


--BF2L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459 at LC8_12_U1
--operation mode is arithmetic

BF2L204 = BF2_launch_timer[5] $ BF2L104;

--BF2L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459COUT at LC8_12_U1
--operation mode is arithmetic

BF2L304 = CARRY(!BF2L104 # !BF2_launch_timer[5]);


--BF2L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460 at LC9_12_U1
--operation mode is arithmetic

BF2L404 = BF2_launch_timer[6] $ BF2L304;

--BF2L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460COUT at LC9_12_U1
--operation mode is arithmetic

BF2L504 = CARRY(!BF2_launch_timer[6] & !BF2L304);


--BF2L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~461 at LC10_12_U1
--operation mode is normal

BF2L604 = BF2L504 $ !BF2_launch_timer[7];


--SE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680 at LC5_1_T4
--operation mode is arithmetic

SE2L38 = !SE2_digitize_cnt[0];

--SE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680COUT at LC5_1_T4
--operation mode is arithmetic

SE2L48 = CARRY(SE2_digitize_cnt[0]);


--SE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681 at LC6_1_T4
--operation mode is arithmetic

SE2L58 = SE2_digitize_cnt[1] $ SE2L48;

--SE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681COUT at LC6_1_T4
--operation mode is arithmetic

SE2L68 = CARRY(!SE2L48 # !SE2_digitize_cnt[1]);


--SE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682 at LC7_1_T4
--operation mode is arithmetic

SE2L78 = SE2_digitize_cnt[2] $ !SE2L68;

--SE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682COUT at LC7_1_T4
--operation mode is arithmetic

SE2L88 = CARRY(SE2_digitize_cnt[2] & !SE2L68);


--SE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683 at LC8_1_T4
--operation mode is arithmetic

SE2L98 = SE2_digitize_cnt[3] $ SE2L88;

--SE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683COUT at LC8_1_T4
--operation mode is arithmetic

SE2L09 = CARRY(!SE2L88 # !SE2_digitize_cnt[3]);


--SE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684 at LC9_1_T4
--operation mode is arithmetic

SE2L19 = SE2_digitize_cnt[4] $ !SE2L09;

--SE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684COUT at LC9_1_T4
--operation mode is arithmetic

SE2L29 = CARRY(SE2_digitize_cnt[4] & !SE2L09);


--SE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685 at LC10_1_T4
--operation mode is arithmetic

SE2L39 = SE2_digitize_cnt[5] $ SE2L29;

--SE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685COUT at LC10_1_T4
--operation mode is arithmetic

SE2L49 = CARRY(!SE2L29 # !SE2_digitize_cnt[5]);


--SE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686 at LC1_3_T4
--operation mode is arithmetic

SE2L59 = SE2_digitize_cnt[6] $ !SE2L49;

--SE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686COUT at LC1_3_T4
--operation mode is arithmetic

SE2L69 = CARRY(SE2_digitize_cnt[6] & !SE2L49);


--SE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687 at LC2_3_T4
--operation mode is arithmetic

SE2L79 = SE2_digitize_cnt[7] $ SE2L69;

--SE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687COUT at LC2_3_T4
--operation mode is arithmetic

SE2L89 = CARRY(!SE2L69 # !SE2_digitize_cnt[7]);


--SE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688 at LC3_3_T4
--operation mode is arithmetic

SE2L99 = SE2_digitize_cnt[8] $ !SE2L89;

--SE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688COUT at LC3_3_T4
--operation mode is arithmetic

SE2L001 = CARRY(SE2_digitize_cnt[8] & !SE2L89);


--SE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689 at LC4_3_T4
--operation mode is arithmetic

SE2L101 = SE2_digitize_cnt[9] $ SE2L001;

--SE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689COUT at LC4_3_T4
--operation mode is arithmetic

SE2L201 = CARRY(!SE2L001 # !SE2_digitize_cnt[9]);


--SE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690 at LC5_3_T4
--operation mode is arithmetic

SE2L301 = SE2_digitize_cnt[10] $ !SE2L201;

--SE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690COUT at LC5_3_T4
--operation mode is arithmetic

SE2L401 = CARRY(SE2_digitize_cnt[10] & !SE2L201);


--SE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691 at LC6_3_T4
--operation mode is arithmetic

SE2L501 = SE2_digitize_cnt[11] $ SE2L401;

--SE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691COUT at LC6_3_T4
--operation mode is arithmetic

SE2L601 = CARRY(!SE2L401 # !SE2_digitize_cnt[11]);


--SE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692 at LC7_3_T4
--operation mode is arithmetic

SE2L701 = SE2_digitize_cnt[12] $ !SE2L601;

--SE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692COUT at LC7_3_T4
--operation mode is arithmetic

SE2L801 = CARRY(SE2_digitize_cnt[12] & !SE2L601);


--SE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693 at LC8_3_T4
--operation mode is arithmetic

SE2L901 = SE2_digitize_cnt[13] $ SE2L801;

--SE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693COUT at LC8_3_T4
--operation mode is arithmetic

SE2L011 = CARRY(!SE2L801 # !SE2_digitize_cnt[13]);


--SE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694 at LC9_3_T4
--operation mode is arithmetic

SE2L111 = SE2_digitize_cnt[14] $ !SE2L011;

--SE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694COUT at LC9_3_T4
--operation mode is arithmetic

SE2L211 = CARRY(SE2_digitize_cnt[14] & !SE2L011);


--SE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695 at LC10_3_T4
--operation mode is arithmetic

SE2L311 = SE2_digitize_cnt[15] $ SE2L211;

--SE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695COUT at LC10_3_T4
--operation mode is arithmetic

SE2L411 = CARRY(!SE2L211 # !SE2_digitize_cnt[15]);


--SE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696 at LC1_5_T4
--operation mode is arithmetic

SE2L511 = SE2_digitize_cnt[16] $ !SE2L411;

--SE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696COUT at LC1_5_T4
--operation mode is arithmetic

SE2L611 = CARRY(SE2_digitize_cnt[16] & !SE2L411);


--SE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697 at LC2_5_T4
--operation mode is arithmetic

SE2L711 = SE2_digitize_cnt[17] $ SE2L611;

--SE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697COUT at LC2_5_T4
--operation mode is arithmetic

SE2L811 = CARRY(!SE2L611 # !SE2_digitize_cnt[17]);


--SE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698 at LC3_5_T4
--operation mode is arithmetic

SE2L911 = SE2_digitize_cnt[18] $ !SE2L811;

--SE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698COUT at LC3_5_T4
--operation mode is arithmetic

SE2L021 = CARRY(SE2_digitize_cnt[18] & !SE2L811);


--SE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699 at LC4_5_T4
--operation mode is arithmetic

SE2L121 = SE2_digitize_cnt[19] $ SE2L021;

--SE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699COUT at LC4_5_T4
--operation mode is arithmetic

SE2L221 = CARRY(!SE2L021 # !SE2_digitize_cnt[19]);


--SE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700 at LC5_5_T4
--operation mode is arithmetic

SE2L321 = SE2_digitize_cnt[20] $ !SE2L221;

--SE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700COUT at LC5_5_T4
--operation mode is arithmetic

SE2L421 = CARRY(SE2_digitize_cnt[20] & !SE2L221);


--SE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701 at LC6_5_T4
--operation mode is arithmetic

SE2L521 = SE2_digitize_cnt[21] $ SE2L421;

--SE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701COUT at LC6_5_T4
--operation mode is arithmetic

SE2L621 = CARRY(!SE2L421 # !SE2_digitize_cnt[21]);


--SE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702 at LC7_5_T4
--operation mode is arithmetic

SE2L721 = SE2_digitize_cnt[22] $ !SE2L621;

--SE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702COUT at LC7_5_T4
--operation mode is arithmetic

SE2L821 = CARRY(SE2_digitize_cnt[22] & !SE2L621);


--SE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703 at LC8_5_T4
--operation mode is arithmetic

SE2L921 = SE2_digitize_cnt[23] $ SE2L821;

--SE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703COUT at LC8_5_T4
--operation mode is arithmetic

SE2L031 = CARRY(!SE2L821 # !SE2_digitize_cnt[23]);


--SE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704 at LC9_5_T4
--operation mode is arithmetic

SE2L131 = SE2_digitize_cnt[24] $ !SE2L031;

--SE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704COUT at LC9_5_T4
--operation mode is arithmetic

SE2L231 = CARRY(SE2_digitize_cnt[24] & !SE2L031);


--SE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705 at LC10_5_T4
--operation mode is arithmetic

SE2L331 = SE2_digitize_cnt[25] $ SE2L231;

--SE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705COUT at LC10_5_T4
--operation mode is arithmetic

SE2L431 = CARRY(!SE2L231 # !SE2_digitize_cnt[25]);


--SE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706 at LC1_7_T4
--operation mode is arithmetic

SE2L531 = SE2_digitize_cnt[26] $ !SE2L431;

--SE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706COUT at LC1_7_T4
--operation mode is arithmetic

SE2L631 = CARRY(SE2_digitize_cnt[26] & !SE2L431);


--SE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707 at LC2_7_T4
--operation mode is arithmetic

SE2L731 = SE2_digitize_cnt[27] $ SE2L631;

--SE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707COUT at LC2_7_T4
--operation mode is arithmetic

SE2L831 = CARRY(!SE2L631 # !SE2_digitize_cnt[27]);


--SE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708 at LC3_7_T4
--operation mode is arithmetic

SE2L931 = SE2_digitize_cnt[28] $ !SE2L831;

--SE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708COUT at LC3_7_T4
--operation mode is arithmetic

SE2L041 = CARRY(SE2_digitize_cnt[28] & !SE2L831);


--SE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709 at LC4_7_T4
--operation mode is arithmetic

SE2L141 = SE2_digitize_cnt[29] $ SE2L041;

--SE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709COUT at LC4_7_T4
--operation mode is arithmetic

SE2L241 = CARRY(!SE2L041 # !SE2_digitize_cnt[29]);


--SE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710 at LC5_7_T4
--operation mode is arithmetic

SE2L341 = SE2_digitize_cnt[30] $ !SE2L241;

--SE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710COUT at LC5_7_T4
--operation mode is arithmetic

SE2L441 = CARRY(SE2_digitize_cnt[30] & !SE2L241);


--SE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~711 at LC6_7_T4
--operation mode is normal

SE2L541 = SE2L441 $ SE2_digitize_cnt[31];


--SE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712 at LC5_9_N4
--operation mode is arithmetic

SE2L641 = !SE2_settle_cnt[0];

--SE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712COUT at LC5_9_N4
--operation mode is arithmetic

SE2L741 = CARRY(SE2_settle_cnt[0]);


--SE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713 at LC6_9_N4
--operation mode is arithmetic

SE2L841 = SE2_settle_cnt[1] $ SE2L741;

--SE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713COUT at LC6_9_N4
--operation mode is arithmetic

SE2L941 = CARRY(!SE2L741 # !SE2_settle_cnt[1]);


--SE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714 at LC7_9_N4
--operation mode is arithmetic

SE2L051 = SE2_settle_cnt[2] $ !SE2L941;

--SE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714COUT at LC7_9_N4
--operation mode is arithmetic

SE2L151 = CARRY(SE2_settle_cnt[2] & !SE2L941);


--SE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715 at LC8_9_N4
--operation mode is arithmetic

SE2L251 = SE2_settle_cnt[3] $ SE2L151;

--SE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715COUT at LC8_9_N4
--operation mode is arithmetic

SE2L351 = CARRY(!SE2L151 # !SE2_settle_cnt[3]);


--SE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716 at LC9_9_N4
--operation mode is arithmetic

SE2L451 = SE2_settle_cnt[4] $ !SE2L351;

--SE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716COUT at LC9_9_N4
--operation mode is arithmetic

SE2L551 = CARRY(SE2_settle_cnt[4] & !SE2L351);


--SE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717 at LC10_9_N4
--operation mode is arithmetic

SE2L651 = SE2_settle_cnt[5] $ SE2L551;

--SE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717COUT at LC10_9_N4
--operation mode is arithmetic

SE2L751 = CARRY(!SE2L551 # !SE2_settle_cnt[5]);


--SE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718 at LC1_11_N4
--operation mode is arithmetic

SE2L851 = SE2_settle_cnt[6] $ !SE2L751;

--SE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718COUT at LC1_11_N4
--operation mode is arithmetic

SE2L951 = CARRY(SE2_settle_cnt[6] & !SE2L751);


--SE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719 at LC2_11_N4
--operation mode is arithmetic

SE2L061 = SE2_settle_cnt[7] $ SE2L951;

--SE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719COUT at LC2_11_N4
--operation mode is arithmetic

SE2L161 = CARRY(!SE2L951 # !SE2_settle_cnt[7]);


--SE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720 at LC3_11_N4
--operation mode is arithmetic

SE2L261 = SE2_settle_cnt[8] $ !SE2L161;

--SE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720COUT at LC3_11_N4
--operation mode is arithmetic

SE2L361 = CARRY(SE2_settle_cnt[8] & !SE2L161);


--SE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721 at LC4_11_N4
--operation mode is arithmetic

SE2L461 = SE2_settle_cnt[9] $ SE2L361;

--SE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721COUT at LC4_11_N4
--operation mode is arithmetic

SE2L561 = CARRY(!SE2L361 # !SE2_settle_cnt[9]);


--SE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722 at LC5_11_N4
--operation mode is arithmetic

SE2L661 = SE2_settle_cnt[10] $ !SE2L561;

--SE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722COUT at LC5_11_N4
--operation mode is arithmetic

SE2L761 = CARRY(SE2_settle_cnt[10] & !SE2L561);


--SE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723 at LC6_11_N4
--operation mode is arithmetic

SE2L861 = SE2_settle_cnt[11] $ SE2L761;

--SE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723COUT at LC6_11_N4
--operation mode is arithmetic

SE2L961 = CARRY(!SE2L761 # !SE2_settle_cnt[11]);


--SE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724 at LC7_11_N4
--operation mode is arithmetic

SE2L071 = SE2_settle_cnt[12] $ !SE2L961;

--SE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724COUT at LC7_11_N4
--operation mode is arithmetic

SE2L171 = CARRY(SE2_settle_cnt[12] & !SE2L961);


--SE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725 at LC8_11_N4
--operation mode is arithmetic

SE2L271 = SE2_settle_cnt[13] $ SE2L171;

--SE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725COUT at LC8_11_N4
--operation mode is arithmetic

SE2L371 = CARRY(!SE2L171 # !SE2_settle_cnt[13]);


--SE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726 at LC9_11_N4
--operation mode is arithmetic

SE2L471 = SE2_settle_cnt[14] $ !SE2L371;

--SE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726COUT at LC9_11_N4
--operation mode is arithmetic

SE2L571 = CARRY(SE2_settle_cnt[14] & !SE2L371);


--SE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727 at LC10_11_N4
--operation mode is arithmetic

SE2L671 = SE2_settle_cnt[15] $ SE2L571;

--SE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727COUT at LC10_11_N4
--operation mode is arithmetic

SE2L771 = CARRY(!SE2L571 # !SE2_settle_cnt[15]);


--SE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728 at LC1_13_N4
--operation mode is arithmetic

SE2L871 = SE2_settle_cnt[16] $ !SE2L771;

--SE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728COUT at LC1_13_N4
--operation mode is arithmetic

SE2L971 = CARRY(SE2_settle_cnt[16] & !SE2L771);


--SE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729 at LC2_13_N4
--operation mode is arithmetic

SE2L081 = SE2_settle_cnt[17] $ SE2L971;

--SE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729COUT at LC2_13_N4
--operation mode is arithmetic

SE2L181 = CARRY(!SE2L971 # !SE2_settle_cnt[17]);


--SE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730 at LC3_13_N4
--operation mode is arithmetic

SE2L281 = SE2_settle_cnt[18] $ !SE2L181;

--SE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730COUT at LC3_13_N4
--operation mode is arithmetic

SE2L381 = CARRY(SE2_settle_cnt[18] & !SE2L181);


--SE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731 at LC4_13_N4
--operation mode is arithmetic

SE2L481 = SE2_settle_cnt[19] $ SE2L381;

--SE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731COUT at LC4_13_N4
--operation mode is arithmetic

SE2L581 = CARRY(!SE2L381 # !SE2_settle_cnt[19]);


--SE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732 at LC5_13_N4
--operation mode is arithmetic

SE2L681 = SE2_settle_cnt[20] $ !SE2L581;

--SE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732COUT at LC5_13_N4
--operation mode is arithmetic

SE2L781 = CARRY(SE2_settle_cnt[20] & !SE2L581);


--SE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733 at LC6_13_N4
--operation mode is arithmetic

SE2L881 = SE2_settle_cnt[21] $ SE2L781;

--SE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733COUT at LC6_13_N4
--operation mode is arithmetic

SE2L981 = CARRY(!SE2L781 # !SE2_settle_cnt[21]);


--SE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734 at LC7_13_N4
--operation mode is arithmetic

SE2L091 = SE2_settle_cnt[22] $ !SE2L981;

--SE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734COUT at LC7_13_N4
--operation mode is arithmetic

SE2L191 = CARRY(SE2_settle_cnt[22] & !SE2L981);


--SE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735 at LC8_13_N4
--operation mode is arithmetic

SE2L291 = SE2_settle_cnt[23] $ SE2L191;

--SE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735COUT at LC8_13_N4
--operation mode is arithmetic

SE2L391 = CARRY(!SE2L191 # !SE2_settle_cnt[23]);


--SE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736 at LC9_13_N4
--operation mode is arithmetic

SE2L491 = SE2_settle_cnt[24] $ !SE2L391;

--SE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736COUT at LC9_13_N4
--operation mode is arithmetic

SE2L591 = CARRY(SE2_settle_cnt[24] & !SE2L391);


--SE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737 at LC10_13_N4
--operation mode is arithmetic

SE2L691 = SE2_settle_cnt[25] $ SE2L591;

--SE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737COUT at LC10_13_N4
--operation mode is arithmetic

SE2L791 = CARRY(!SE2L591 # !SE2_settle_cnt[25]);


--SE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738 at LC1_15_N4
--operation mode is arithmetic

SE2L891 = SE2_settle_cnt[26] $ !SE2L791;

--SE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738COUT at LC1_15_N4
--operation mode is arithmetic

SE2L991 = CARRY(SE2_settle_cnt[26] & !SE2L791);


--SE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739 at LC2_15_N4
--operation mode is arithmetic

SE2L002 = SE2_settle_cnt[27] $ SE2L991;

--SE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739COUT at LC2_15_N4
--operation mode is arithmetic

SE2L102 = CARRY(!SE2L991 # !SE2_settle_cnt[27]);


--SE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740 at LC3_15_N4
--operation mode is arithmetic

SE2L202 = SE2_settle_cnt[28] $ !SE2L102;

--SE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740COUT at LC3_15_N4
--operation mode is arithmetic

SE2L302 = CARRY(SE2_settle_cnt[28] & !SE2L102);


--SE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741 at LC4_15_N4
--operation mode is arithmetic

SE2L402 = SE2_settle_cnt[29] $ SE2L302;

--SE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741COUT at LC4_15_N4
--operation mode is arithmetic

SE2L502 = CARRY(!SE2L302 # !SE2_settle_cnt[29]);


--SE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742 at LC5_15_N4
--operation mode is arithmetic

SE2L602 = SE2_settle_cnt[30] $ !SE2L502;

--SE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742COUT at LC5_15_N4
--operation mode is arithmetic

SE2L702 = CARRY(SE2_settle_cnt[30] & !SE2L502);


--SE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~743 at LC6_15_N4
--operation mode is normal

SE2L802 = SE2L702 $ SE2_settle_cnt[31];


--SE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744 at LC1_3_Z4
--operation mode is arithmetic

SE2L902 = !SE2_readout_cnt[0];

--SE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744COUT at LC1_3_Z4
--operation mode is arithmetic

SE2L012 = CARRY(SE2_readout_cnt[0]);


--SE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745 at LC2_3_Z4
--operation mode is arithmetic

SE2L112 = SE2_readout_cnt[1] $ SE2L012;

--SE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745COUT at LC2_3_Z4
--operation mode is arithmetic

SE2L212 = CARRY(!SE2L012 # !SE2_readout_cnt[1]);


--SE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746 at LC3_3_Z4
--operation mode is arithmetic

SE2L312 = SE2_readout_cnt[2] $ !SE2L212;

--SE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746COUT at LC3_3_Z4
--operation mode is arithmetic

SE2L412 = CARRY(SE2_readout_cnt[2] & !SE2L212);


--SE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747 at LC4_3_Z4
--operation mode is arithmetic

SE2L512 = SE2_readout_cnt[3] $ SE2L412;

--SE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747COUT at LC4_3_Z4
--operation mode is arithmetic

SE2L612 = CARRY(!SE2L412 # !SE2_readout_cnt[3]);


--SE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748 at LC5_3_Z4
--operation mode is arithmetic

SE2L712 = SE2_readout_cnt[4] $ !SE2L612;

--SE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748COUT at LC5_3_Z4
--operation mode is arithmetic

SE2L812 = CARRY(SE2_readout_cnt[4] & !SE2L612);


--SE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749 at LC6_3_Z4
--operation mode is arithmetic

SE2L912 = SE2_readout_cnt[5] $ SE2L812;

--SE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749COUT at LC6_3_Z4
--operation mode is arithmetic

SE2L022 = CARRY(!SE2L812 # !SE2_readout_cnt[5]);


--SE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750 at LC7_3_Z4
--operation mode is arithmetic

SE2L122 = SE2_readout_cnt[6] $ !SE2L022;

--SE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750COUT at LC7_3_Z4
--operation mode is arithmetic

SE2L222 = CARRY(SE2_readout_cnt[6] & !SE2L022);


--SE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~751 at LC8_3_Z4
--operation mode is normal

SE2L322 = SE2_readout_cnt[7] $ SE2L222;


--WE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1069 at LC6_9_F2
--operation mode is arithmetic

WE1L602 = !WE1_ram_address_header[0];

--WE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1069COUT at LC6_9_F2
--operation mode is arithmetic

WE1L702 = CARRY(WE1_ram_address_header[0]);


--WE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1070 at LC7_9_F2
--operation mode is arithmetic

WE1L802 = WE1_ram_address_header[1] $ WE1L702;

--WE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1070COUT at LC7_9_F2
--operation mode is arithmetic

WE1L902 = CARRY(!WE1L702 # !WE1_ram_address_header[1]);


--WE1L012 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1071 at LC8_9_F2
--operation mode is arithmetic

WE1L012 = WE1_ram_address_header[2] $ !WE1L902;

--WE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1071COUT at LC8_9_F2
--operation mode is arithmetic

WE1L112 = CARRY(WE1_ram_address_header[2] & !WE1L902);


--WE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1072 at LC9_9_F2
--operation mode is arithmetic

WE1L212 = WE1_ram_address_header[3] $ WE1L112;

--WE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1072COUT at LC9_9_F2
--operation mode is arithmetic

WE1L312 = CARRY(!WE1L112 # !WE1_ram_address_header[3]);


--WE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1073 at LC10_9_F2
--operation mode is arithmetic

WE1L412 = WE1_ram_address_header[4] $ !WE1L312;

--WE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1073COUT at LC10_9_F2
--operation mode is arithmetic

WE1L512 = CARRY(WE1_ram_address_header[4] & !WE1L312);


--WE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1074 at LC1_11_F2
--operation mode is arithmetic

WE1L612 = WE1_ram_address_header[5] $ WE1L512;

--WE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1074COUT at LC1_11_F2
--operation mode is arithmetic

WE1L712 = CARRY(!WE1L512 # !WE1_ram_address_header[5]);


--WE1L812 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1075 at LC2_11_F2
--operation mode is arithmetic

WE1L812 = WE1_ram_address_header[6] $ !WE1L712;

--WE1L912 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1075COUT at LC2_11_F2
--operation mode is arithmetic

WE1L912 = CARRY(WE1_ram_address_header[6] & !WE1L712);


--WE1L022 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1076 at LC3_11_F2
--operation mode is arithmetic

WE1L022 = WE1_ram_address_header[7] $ WE1L912;

--WE1L122 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1076COUT at LC3_11_F2
--operation mode is arithmetic

WE1L122 = CARRY(!WE1L912 # !WE1_ram_address_header[7]);


--WE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1077 at LC4_11_F2
--operation mode is arithmetic

WE1L222 = WE1_ram_address_header[8] $ !WE1L122;

--WE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1077COUT at LC4_11_F2
--operation mode is arithmetic

WE1L322 = CARRY(WE1_ram_address_header[8] & !WE1L122);


--WE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1078 at LC5_11_F2
--operation mode is arithmetic

WE1L422 = WE1_ram_address_header[9] $ WE1L322;

--WE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1078COUT at LC5_11_F2
--operation mode is arithmetic

WE1L522 = CARRY(!WE1L322 # !WE1_ram_address_header[9]);


--WE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1079 at LC6_11_F2
--operation mode is normal

WE1L622 = WE1L522 $ !WE1_ram_address_header[10];


--SE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680 at LC5_6_M4
--operation mode is arithmetic

SE1L48 = !SE1_digitize_cnt[0];

--SE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~680COUT at LC5_6_M4
--operation mode is arithmetic

SE1L58 = CARRY(SE1_digitize_cnt[0]);


--SE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681 at LC6_6_M4
--operation mode is arithmetic

SE1L68 = SE1_digitize_cnt[1] $ SE1L58;

--SE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~681COUT at LC6_6_M4
--operation mode is arithmetic

SE1L78 = CARRY(!SE1L58 # !SE1_digitize_cnt[1]);


--SE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682 at LC7_6_M4
--operation mode is arithmetic

SE1L88 = SE1_digitize_cnt[2] $ !SE1L78;

--SE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~682COUT at LC7_6_M4
--operation mode is arithmetic

SE1L98 = CARRY(SE1_digitize_cnt[2] & !SE1L78);


--SE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683 at LC8_6_M4
--operation mode is arithmetic

SE1L09 = SE1_digitize_cnt[3] $ SE1L98;

--SE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~683COUT at LC8_6_M4
--operation mode is arithmetic

SE1L19 = CARRY(!SE1L98 # !SE1_digitize_cnt[3]);


--SE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684 at LC9_6_M4
--operation mode is arithmetic

SE1L29 = SE1_digitize_cnt[4] $ !SE1L19;

--SE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~684COUT at LC9_6_M4
--operation mode is arithmetic

SE1L39 = CARRY(SE1_digitize_cnt[4] & !SE1L19);


--SE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685 at LC10_6_M4
--operation mode is arithmetic

SE1L49 = SE1_digitize_cnt[5] $ SE1L39;

--SE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~685COUT at LC10_6_M4
--operation mode is arithmetic

SE1L59 = CARRY(!SE1L39 # !SE1_digitize_cnt[5]);


--SE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686 at LC1_8_M4
--operation mode is arithmetic

SE1L69 = SE1_digitize_cnt[6] $ !SE1L59;

--SE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~686COUT at LC1_8_M4
--operation mode is arithmetic

SE1L79 = CARRY(SE1_digitize_cnt[6] & !SE1L59);


--SE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687 at LC2_8_M4
--operation mode is arithmetic

SE1L89 = SE1_digitize_cnt[7] $ SE1L79;

--SE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~687COUT at LC2_8_M4
--operation mode is arithmetic

SE1L99 = CARRY(!SE1L79 # !SE1_digitize_cnt[7]);


--SE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688 at LC3_8_M4
--operation mode is arithmetic

SE1L001 = SE1_digitize_cnt[8] $ !SE1L99;

--SE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~688COUT at LC3_8_M4
--operation mode is arithmetic

SE1L101 = CARRY(SE1_digitize_cnt[8] & !SE1L99);


--SE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689 at LC4_8_M4
--operation mode is arithmetic

SE1L201 = SE1_digitize_cnt[9] $ SE1L101;

--SE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~689COUT at LC4_8_M4
--operation mode is arithmetic

SE1L301 = CARRY(!SE1L101 # !SE1_digitize_cnt[9]);


--SE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690 at LC5_8_M4
--operation mode is arithmetic

SE1L401 = SE1_digitize_cnt[10] $ !SE1L301;

--SE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~690COUT at LC5_8_M4
--operation mode is arithmetic

SE1L501 = CARRY(SE1_digitize_cnt[10] & !SE1L301);


--SE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691 at LC6_8_M4
--operation mode is arithmetic

SE1L601 = SE1_digitize_cnt[11] $ SE1L501;

--SE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~691COUT at LC6_8_M4
--operation mode is arithmetic

SE1L701 = CARRY(!SE1L501 # !SE1_digitize_cnt[11]);


--SE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692 at LC7_8_M4
--operation mode is arithmetic

SE1L801 = SE1_digitize_cnt[12] $ !SE1L701;

--SE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~692COUT at LC7_8_M4
--operation mode is arithmetic

SE1L901 = CARRY(SE1_digitize_cnt[12] & !SE1L701);


--SE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693 at LC8_8_M4
--operation mode is arithmetic

SE1L011 = SE1_digitize_cnt[13] $ SE1L901;

--SE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~693COUT at LC8_8_M4
--operation mode is arithmetic

SE1L111 = CARRY(!SE1L901 # !SE1_digitize_cnt[13]);


--SE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694 at LC9_8_M4
--operation mode is arithmetic

SE1L211 = SE1_digitize_cnt[14] $ !SE1L111;

--SE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~694COUT at LC9_8_M4
--operation mode is arithmetic

SE1L311 = CARRY(SE1_digitize_cnt[14] & !SE1L111);


--SE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695 at LC10_8_M4
--operation mode is arithmetic

SE1L411 = SE1_digitize_cnt[15] $ SE1L311;

--SE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~695COUT at LC10_8_M4
--operation mode is arithmetic

SE1L511 = CARRY(!SE1L311 # !SE1_digitize_cnt[15]);


--SE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696 at LC1_10_M4
--operation mode is arithmetic

SE1L611 = SE1_digitize_cnt[16] $ !SE1L511;

--SE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~696COUT at LC1_10_M4
--operation mode is arithmetic

SE1L711 = CARRY(SE1_digitize_cnt[16] & !SE1L511);


--SE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697 at LC2_10_M4
--operation mode is arithmetic

SE1L811 = SE1_digitize_cnt[17] $ SE1L711;

--SE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~697COUT at LC2_10_M4
--operation mode is arithmetic

SE1L911 = CARRY(!SE1L711 # !SE1_digitize_cnt[17]);


--SE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698 at LC3_10_M4
--operation mode is arithmetic

SE1L021 = SE1_digitize_cnt[18] $ !SE1L911;

--SE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~698COUT at LC3_10_M4
--operation mode is arithmetic

SE1L121 = CARRY(SE1_digitize_cnt[18] & !SE1L911);


--SE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699 at LC4_10_M4
--operation mode is arithmetic

SE1L221 = SE1_digitize_cnt[19] $ SE1L121;

--SE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~699COUT at LC4_10_M4
--operation mode is arithmetic

SE1L321 = CARRY(!SE1L121 # !SE1_digitize_cnt[19]);


--SE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700 at LC5_10_M4
--operation mode is arithmetic

SE1L421 = SE1_digitize_cnt[20] $ !SE1L321;

--SE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~700COUT at LC5_10_M4
--operation mode is arithmetic

SE1L521 = CARRY(SE1_digitize_cnt[20] & !SE1L321);


--SE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701 at LC6_10_M4
--operation mode is arithmetic

SE1L621 = SE1_digitize_cnt[21] $ SE1L521;

--SE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~701COUT at LC6_10_M4
--operation mode is arithmetic

SE1L721 = CARRY(!SE1L521 # !SE1_digitize_cnt[21]);


--SE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702 at LC7_10_M4
--operation mode is arithmetic

SE1L821 = SE1_digitize_cnt[22] $ !SE1L721;

--SE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~702COUT at LC7_10_M4
--operation mode is arithmetic

SE1L921 = CARRY(SE1_digitize_cnt[22] & !SE1L721);


--SE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703 at LC8_10_M4
--operation mode is arithmetic

SE1L031 = SE1_digitize_cnt[23] $ SE1L921;

--SE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~703COUT at LC8_10_M4
--operation mode is arithmetic

SE1L131 = CARRY(!SE1L921 # !SE1_digitize_cnt[23]);


--SE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704 at LC9_10_M4
--operation mode is arithmetic

SE1L231 = SE1_digitize_cnt[24] $ !SE1L131;

--SE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~704COUT at LC9_10_M4
--operation mode is arithmetic

SE1L331 = CARRY(SE1_digitize_cnt[24] & !SE1L131);


--SE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705 at LC10_10_M4
--operation mode is arithmetic

SE1L431 = SE1_digitize_cnt[25] $ SE1L331;

--SE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~705COUT at LC10_10_M4
--operation mode is arithmetic

SE1L531 = CARRY(!SE1L331 # !SE1_digitize_cnt[25]);


--SE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706 at LC1_12_M4
--operation mode is arithmetic

SE1L631 = SE1_digitize_cnt[26] $ !SE1L531;

--SE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~706COUT at LC1_12_M4
--operation mode is arithmetic

SE1L731 = CARRY(SE1_digitize_cnt[26] & !SE1L531);


--SE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707 at LC2_12_M4
--operation mode is arithmetic

SE1L831 = SE1_digitize_cnt[27] $ SE1L731;

--SE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~707COUT at LC2_12_M4
--operation mode is arithmetic

SE1L931 = CARRY(!SE1L731 # !SE1_digitize_cnt[27]);


--SE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708 at LC3_12_M4
--operation mode is arithmetic

SE1L041 = SE1_digitize_cnt[28] $ !SE1L931;

--SE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~708COUT at LC3_12_M4
--operation mode is arithmetic

SE1L141 = CARRY(SE1_digitize_cnt[28] & !SE1L931);


--SE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709 at LC4_12_M4
--operation mode is arithmetic

SE1L241 = SE1_digitize_cnt[29] $ SE1L141;

--SE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~709COUT at LC4_12_M4
--operation mode is arithmetic

SE1L341 = CARRY(!SE1L141 # !SE1_digitize_cnt[29]);


--SE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710 at LC5_12_M4
--operation mode is arithmetic

SE1L441 = SE1_digitize_cnt[30] $ !SE1L341;

--SE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~710COUT at LC5_12_M4
--operation mode is arithmetic

SE1L541 = CARRY(SE1_digitize_cnt[30] & !SE1L341);


--SE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~711 at LC6_12_M4
--operation mode is normal

SE1L641 = SE1_digitize_cnt[31] $ SE1L541;


--SE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712 at LC5_1_O4
--operation mode is arithmetic

SE1L741 = !SE1_settle_cnt[0];

--SE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~712COUT at LC5_1_O4
--operation mode is arithmetic

SE1L841 = CARRY(SE1_settle_cnt[0]);


--SE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713 at LC6_1_O4
--operation mode is arithmetic

SE1L941 = SE1_settle_cnt[1] $ SE1L841;

--SE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~713COUT at LC6_1_O4
--operation mode is arithmetic

SE1L051 = CARRY(!SE1L841 # !SE1_settle_cnt[1]);


--SE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714 at LC7_1_O4
--operation mode is arithmetic

SE1L151 = SE1_settle_cnt[2] $ !SE1L051;

--SE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~714COUT at LC7_1_O4
--operation mode is arithmetic

SE1L251 = CARRY(SE1_settle_cnt[2] & !SE1L051);


--SE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715 at LC8_1_O4
--operation mode is arithmetic

SE1L351 = SE1_settle_cnt[3] $ SE1L251;

--SE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~715COUT at LC8_1_O4
--operation mode is arithmetic

SE1L451 = CARRY(!SE1L251 # !SE1_settle_cnt[3]);


--SE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716 at LC9_1_O4
--operation mode is arithmetic

SE1L551 = SE1_settle_cnt[4] $ !SE1L451;

--SE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~716COUT at LC9_1_O4
--operation mode is arithmetic

SE1L651 = CARRY(SE1_settle_cnt[4] & !SE1L451);


--SE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717 at LC10_1_O4
--operation mode is arithmetic

SE1L751 = SE1_settle_cnt[5] $ SE1L651;

--SE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~717COUT at LC10_1_O4
--operation mode is arithmetic

SE1L851 = CARRY(!SE1L651 # !SE1_settle_cnt[5]);


--SE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718 at LC1_3_O4
--operation mode is arithmetic

SE1L951 = SE1_settle_cnt[6] $ !SE1L851;

--SE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~718COUT at LC1_3_O4
--operation mode is arithmetic

SE1L061 = CARRY(SE1_settle_cnt[6] & !SE1L851);


--SE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719 at LC2_3_O4
--operation mode is arithmetic

SE1L161 = SE1_settle_cnt[7] $ SE1L061;

--SE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~719COUT at LC2_3_O4
--operation mode is arithmetic

SE1L261 = CARRY(!SE1L061 # !SE1_settle_cnt[7]);


--SE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720 at LC3_3_O4
--operation mode is arithmetic

SE1L361 = SE1_settle_cnt[8] $ !SE1L261;

--SE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~720COUT at LC3_3_O4
--operation mode is arithmetic

SE1L461 = CARRY(SE1_settle_cnt[8] & !SE1L261);


--SE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721 at LC4_3_O4
--operation mode is arithmetic

SE1L561 = SE1_settle_cnt[9] $ SE1L461;

--SE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~721COUT at LC4_3_O4
--operation mode is arithmetic

SE1L661 = CARRY(!SE1L461 # !SE1_settle_cnt[9]);


--SE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722 at LC5_3_O4
--operation mode is arithmetic

SE1L761 = SE1_settle_cnt[10] $ !SE1L661;

--SE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~722COUT at LC5_3_O4
--operation mode is arithmetic

SE1L861 = CARRY(SE1_settle_cnt[10] & !SE1L661);


--SE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723 at LC6_3_O4
--operation mode is arithmetic

SE1L961 = SE1_settle_cnt[11] $ SE1L861;

--SE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~723COUT at LC6_3_O4
--operation mode is arithmetic

SE1L071 = CARRY(!SE1L861 # !SE1_settle_cnt[11]);


--SE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724 at LC7_3_O4
--operation mode is arithmetic

SE1L171 = SE1_settle_cnt[12] $ !SE1L071;

--SE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~724COUT at LC7_3_O4
--operation mode is arithmetic

SE1L271 = CARRY(SE1_settle_cnt[12] & !SE1L071);


--SE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725 at LC8_3_O4
--operation mode is arithmetic

SE1L371 = SE1_settle_cnt[13] $ SE1L271;

--SE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~725COUT at LC8_3_O4
--operation mode is arithmetic

SE1L471 = CARRY(!SE1L271 # !SE1_settle_cnt[13]);


--SE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726 at LC9_3_O4
--operation mode is arithmetic

SE1L571 = SE1_settle_cnt[14] $ !SE1L471;

--SE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~726COUT at LC9_3_O4
--operation mode is arithmetic

SE1L671 = CARRY(SE1_settle_cnt[14] & !SE1L471);


--SE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727 at LC10_3_O4
--operation mode is arithmetic

SE1L771 = SE1_settle_cnt[15] $ SE1L671;

--SE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~727COUT at LC10_3_O4
--operation mode is arithmetic

SE1L871 = CARRY(!SE1L671 # !SE1_settle_cnt[15]);


--SE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728 at LC1_5_O4
--operation mode is arithmetic

SE1L971 = SE1_settle_cnt[16] $ !SE1L871;

--SE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~728COUT at LC1_5_O4
--operation mode is arithmetic

SE1L081 = CARRY(SE1_settle_cnt[16] & !SE1L871);


--SE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729 at LC2_5_O4
--operation mode is arithmetic

SE1L181 = SE1_settle_cnt[17] $ SE1L081;

--SE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~729COUT at LC2_5_O4
--operation mode is arithmetic

SE1L281 = CARRY(!SE1L081 # !SE1_settle_cnt[17]);


--SE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730 at LC3_5_O4
--operation mode is arithmetic

SE1L381 = SE1_settle_cnt[18] $ !SE1L281;

--SE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~730COUT at LC3_5_O4
--operation mode is arithmetic

SE1L481 = CARRY(SE1_settle_cnt[18] & !SE1L281);


--SE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731 at LC4_5_O4
--operation mode is arithmetic

SE1L581 = SE1_settle_cnt[19] $ SE1L481;

--SE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~731COUT at LC4_5_O4
--operation mode is arithmetic

SE1L681 = CARRY(!SE1L481 # !SE1_settle_cnt[19]);


--SE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732 at LC5_5_O4
--operation mode is arithmetic

SE1L781 = SE1_settle_cnt[20] $ !SE1L681;

--SE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~732COUT at LC5_5_O4
--operation mode is arithmetic

SE1L881 = CARRY(SE1_settle_cnt[20] & !SE1L681);


--SE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733 at LC6_5_O4
--operation mode is arithmetic

SE1L981 = SE1_settle_cnt[21] $ SE1L881;

--SE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~733COUT at LC6_5_O4
--operation mode is arithmetic

SE1L091 = CARRY(!SE1L881 # !SE1_settle_cnt[21]);


--SE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734 at LC7_5_O4
--operation mode is arithmetic

SE1L191 = SE1_settle_cnt[22] $ !SE1L091;

--SE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~734COUT at LC7_5_O4
--operation mode is arithmetic

SE1L291 = CARRY(SE1_settle_cnt[22] & !SE1L091);


--SE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735 at LC8_5_O4
--operation mode is arithmetic

SE1L391 = SE1_settle_cnt[23] $ SE1L291;

--SE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~735COUT at LC8_5_O4
--operation mode is arithmetic

SE1L491 = CARRY(!SE1L291 # !SE1_settle_cnt[23]);


--SE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736 at LC9_5_O4
--operation mode is arithmetic

SE1L591 = SE1_settle_cnt[24] $ !SE1L491;

--SE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~736COUT at LC9_5_O4
--operation mode is arithmetic

SE1L691 = CARRY(SE1_settle_cnt[24] & !SE1L491);


--SE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737 at LC10_5_O4
--operation mode is arithmetic

SE1L791 = SE1_settle_cnt[25] $ SE1L691;

--SE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~737COUT at LC10_5_O4
--operation mode is arithmetic

SE1L891 = CARRY(!SE1L691 # !SE1_settle_cnt[25]);


--SE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738 at LC1_7_O4
--operation mode is arithmetic

SE1L991 = SE1_settle_cnt[26] $ !SE1L891;

--SE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~738COUT at LC1_7_O4
--operation mode is arithmetic

SE1L002 = CARRY(SE1_settle_cnt[26] & !SE1L891);


--SE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739 at LC2_7_O4
--operation mode is arithmetic

SE1L102 = SE1_settle_cnt[27] $ SE1L002;

--SE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~739COUT at LC2_7_O4
--operation mode is arithmetic

SE1L202 = CARRY(!SE1L002 # !SE1_settle_cnt[27]);


--SE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740 at LC3_7_O4
--operation mode is arithmetic

SE1L302 = SE1_settle_cnt[28] $ !SE1L202;

--SE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~740COUT at LC3_7_O4
--operation mode is arithmetic

SE1L402 = CARRY(SE1_settle_cnt[28] & !SE1L202);


--SE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741 at LC4_7_O4
--operation mode is arithmetic

SE1L502 = SE1_settle_cnt[29] $ SE1L402;

--SE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~741COUT at LC4_7_O4
--operation mode is arithmetic

SE1L602 = CARRY(!SE1L402 # !SE1_settle_cnt[29]);


--SE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742 at LC5_7_O4
--operation mode is arithmetic

SE1L702 = SE1_settle_cnt[30] $ !SE1L602;

--SE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~742COUT at LC5_7_O4
--operation mode is arithmetic

SE1L802 = CARRY(SE1_settle_cnt[30] & !SE1L602);


--SE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~743 at LC6_7_O4
--operation mode is normal

SE1L902 = SE1L802 $ SE1_settle_cnt[31];


--SE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744 at LC1_15_P4
--operation mode is arithmetic

SE1L012 = !SE1_readout_cnt[0];

--SE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~744COUT at LC1_15_P4
--operation mode is arithmetic

SE1L112 = CARRY(SE1_readout_cnt[0]);


--SE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745 at LC2_15_P4
--operation mode is arithmetic

SE1L212 = SE1_readout_cnt[1] $ SE1L112;

--SE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~745COUT at LC2_15_P4
--operation mode is arithmetic

SE1L312 = CARRY(!SE1L112 # !SE1_readout_cnt[1]);


--SE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746 at LC3_15_P4
--operation mode is arithmetic

SE1L412 = SE1_readout_cnt[2] $ !SE1L312;

--SE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~746COUT at LC3_15_P4
--operation mode is arithmetic

SE1L512 = CARRY(SE1_readout_cnt[2] & !SE1L312);


--SE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747 at LC4_15_P4
--operation mode is arithmetic

SE1L612 = SE1_readout_cnt[3] $ SE1L512;

--SE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~747COUT at LC4_15_P4
--operation mode is arithmetic

SE1L712 = CARRY(!SE1L512 # !SE1_readout_cnt[3]);


--SE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748 at LC5_15_P4
--operation mode is arithmetic

SE1L812 = SE1_readout_cnt[4] $ !SE1L712;

--SE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~748COUT at LC5_15_P4
--operation mode is arithmetic

SE1L912 = CARRY(SE1_readout_cnt[4] & !SE1L712);


--SE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749 at LC6_15_P4
--operation mode is arithmetic

SE1L022 = SE1_readout_cnt[5] $ SE1L912;

--SE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~749COUT at LC6_15_P4
--operation mode is arithmetic

SE1L122 = CARRY(!SE1L912 # !SE1_readout_cnt[5]);


--SE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750 at LC7_15_P4
--operation mode is arithmetic

SE1L222 = SE1_readout_cnt[6] $ !SE1L122;

--SE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~750COUT at LC7_15_P4
--operation mode is arithmetic

SE1L322 = CARRY(SE1_readout_cnt[6] & !SE1L122);


--SE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~751 at LC8_15_P4
--operation mode is normal

SE1L422 = SE1_readout_cnt[7] $ SE1L322;


--K1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0] at LC3_10_V2
--operation mode is counter

K1_second_cnt[0]_lut_out = !K1_second_cnt[0];
K1_second_cnt[0]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[0]_lut_out);
K1_second_cnt[0] = DFFE(K1_second_cnt[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L423 is rate_meters:inst_rate_meters|second_cnt[0]~COUT at LC3_10_V2
--operation mode is counter

K1L423 = CARRY(!K1_second_cnt[0]);


--K1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1] at LC4_10_V2
--operation mode is counter

K1_second_cnt[1]_lut_out = K1_second_cnt[1] $ K1L423;
K1_second_cnt[1]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[1]_lut_out);
K1_second_cnt[1] = DFFE(K1_second_cnt[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L623 is rate_meters:inst_rate_meters|second_cnt[1]~COUT at LC4_10_V2
--operation mode is counter

K1L623 = CARRY(!K1L423 # !K1_second_cnt[1]);


--K1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2] at LC5_10_V2
--operation mode is counter

K1_second_cnt[2]_lut_out = K1_second_cnt[2] $ !K1L623;
K1_second_cnt[2]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[2]_lut_out);
K1_second_cnt[2] = DFFE(K1_second_cnt[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L823 is rate_meters:inst_rate_meters|second_cnt[2]~COUT at LC5_10_V2
--operation mode is counter

K1L823 = CARRY(K1_second_cnt[2] & !K1L623);


--K1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3] at LC6_10_V2
--operation mode is counter

K1_second_cnt[3]_lut_out = K1_second_cnt[3] $ K1L823;
K1_second_cnt[3]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[3]_lut_out);
K1_second_cnt[3] = DFFE(K1_second_cnt[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L033 is rate_meters:inst_rate_meters|second_cnt[3]~COUT at LC6_10_V2
--operation mode is counter

K1L033 = CARRY(!K1L823 # !K1_second_cnt[3]);


--K1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4] at LC7_10_V2
--operation mode is counter

K1_second_cnt[4]_lut_out = K1_second_cnt[4] $ !K1L033;
K1_second_cnt[4]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[4]_lut_out);
K1_second_cnt[4] = DFFE(K1_second_cnt[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L233 is rate_meters:inst_rate_meters|second_cnt[4]~COUT at LC7_10_V2
--operation mode is counter

K1L233 = CARRY(K1_second_cnt[4] & !K1L033);


--K1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5] at LC8_10_V2
--operation mode is counter

K1_second_cnt[5]_lut_out = K1_second_cnt[5] $ K1L233;
K1_second_cnt[5]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[5]_lut_out);
K1_second_cnt[5] = DFFE(K1_second_cnt[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L433 is rate_meters:inst_rate_meters|second_cnt[5]~COUT at LC8_10_V2
--operation mode is counter

K1L433 = CARRY(!K1L233 # !K1_second_cnt[5]);


--K1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6] at LC9_10_V2
--operation mode is counter

K1_second_cnt[6]_lut_out = K1_second_cnt[6] $ !K1L433;
K1_second_cnt[6]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[6]_lut_out);
K1_second_cnt[6] = DFFE(K1_second_cnt[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L633 is rate_meters:inst_rate_meters|second_cnt[6]~COUT at LC9_10_V2
--operation mode is counter

K1L633 = CARRY(K1_second_cnt[6] & !K1L433);


--K1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7] at LC10_10_V2
--operation mode is counter

K1_second_cnt[7]_lut_out = K1_second_cnt[7] $ K1L633;
K1_second_cnt[7]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[7]_lut_out);
K1_second_cnt[7] = DFFE(K1_second_cnt[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L833 is rate_meters:inst_rate_meters|second_cnt[7]~COUT at LC10_10_V2
--operation mode is counter

K1L833 = CARRY(!K1L633 # !K1_second_cnt[7]);


--K1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8] at LC1_12_V2
--operation mode is counter

K1_second_cnt[8]_lut_out = K1_second_cnt[8] $ !K1L833;
K1_second_cnt[8]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[8]_lut_out);
K1_second_cnt[8] = DFFE(K1_second_cnt[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L043 is rate_meters:inst_rate_meters|second_cnt[8]~COUT at LC1_12_V2
--operation mode is counter

K1L043 = CARRY(!K1_second_cnt[8] & !K1L833);


--K1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9] at LC2_12_V2
--operation mode is counter

K1_second_cnt[9]_lut_out = K1_second_cnt[9] $ K1L043;
K1_second_cnt[9]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[9]_lut_out);
K1_second_cnt[9] = DFFE(K1_second_cnt[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L243 is rate_meters:inst_rate_meters|second_cnt[9]~COUT at LC2_12_V2
--operation mode is counter

K1L243 = CARRY(K1_second_cnt[9] # !K1L043);


--K1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10] at LC3_12_V2
--operation mode is counter

K1_second_cnt[10]_lut_out = K1_second_cnt[10] $ !K1L243;
K1_second_cnt[10]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[10]_lut_out);
K1_second_cnt[10] = DFFE(K1_second_cnt[10]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L443 is rate_meters:inst_rate_meters|second_cnt[10]~COUT at LC3_12_V2
--operation mode is counter

K1L443 = CARRY(K1_second_cnt[10] & !K1L243);


--K1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11] at LC4_12_V2
--operation mode is counter

K1_second_cnt[11]_lut_out = K1_second_cnt[11] $ K1L443;
K1_second_cnt[11]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[11]_lut_out);
K1_second_cnt[11] = DFFE(K1_second_cnt[11]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L643 is rate_meters:inst_rate_meters|second_cnt[11]~COUT at LC4_12_V2
--operation mode is counter

K1L643 = CARRY(!K1L443 # !K1_second_cnt[11]);


--K1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12] at LC5_12_V2
--operation mode is counter

K1_second_cnt[12]_lut_out = K1_second_cnt[12] $ !K1L643;
K1_second_cnt[12]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[12]_lut_out);
K1_second_cnt[12] = DFFE(K1_second_cnt[12]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L843 is rate_meters:inst_rate_meters|second_cnt[12]~COUT at LC5_12_V2
--operation mode is counter

K1L843 = CARRY(!K1_second_cnt[12] & !K1L643);


--K1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13] at LC6_12_V2
--operation mode is counter

K1_second_cnt[13]_lut_out = K1_second_cnt[13] $ K1L843;
K1_second_cnt[13]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[13]_lut_out);
K1_second_cnt[13] = DFFE(K1_second_cnt[13]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L053 is rate_meters:inst_rate_meters|second_cnt[13]~COUT at LC6_12_V2
--operation mode is counter

K1L053 = CARRY(!K1L843 # !K1_second_cnt[13]);


--K1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14] at LC7_12_V2
--operation mode is counter

K1_second_cnt[14]_lut_out = K1_second_cnt[14] $ !K1L053;
K1_second_cnt[14]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[14]_lut_out);
K1_second_cnt[14] = DFFE(K1_second_cnt[14]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L253 is rate_meters:inst_rate_meters|second_cnt[14]~COUT at LC7_12_V2
--operation mode is counter

K1L253 = CARRY(!K1_second_cnt[14] & !K1L053);


--K1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15] at LC8_12_V2
--operation mode is counter

K1_second_cnt[15]_lut_out = K1_second_cnt[15] $ K1L253;
K1_second_cnt[15]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[15]_lut_out);
K1_second_cnt[15] = DFFE(K1_second_cnt[15]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L453 is rate_meters:inst_rate_meters|second_cnt[15]~COUT at LC8_12_V2
--operation mode is counter

K1L453 = CARRY(K1_second_cnt[15] # !K1L253);


--K1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16] at LC9_12_V2
--operation mode is counter

K1_second_cnt[16]_lut_out = K1_second_cnt[16] $ !K1L453;
K1_second_cnt[16]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[16]_lut_out);
K1_second_cnt[16] = DFFE(K1_second_cnt[16]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L653 is rate_meters:inst_rate_meters|second_cnt[16]~COUT at LC9_12_V2
--operation mode is counter

K1L653 = CARRY(K1_second_cnt[16] & !K1L453);


--K1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17] at LC10_12_V2
--operation mode is counter

K1_second_cnt[17]_lut_out = K1_second_cnt[17] $ K1L653;
K1_second_cnt[17]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[17]_lut_out);
K1_second_cnt[17] = DFFE(K1_second_cnt[17]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L853 is rate_meters:inst_rate_meters|second_cnt[17]~COUT at LC10_12_V2
--operation mode is counter

K1L853 = CARRY(K1_second_cnt[17] # !K1L653);


--K1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18] at LC1_14_V2
--operation mode is counter

K1_second_cnt[18]_lut_out = K1_second_cnt[18] $ !K1L853;
K1_second_cnt[18]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[18]_lut_out);
K1_second_cnt[18] = DFFE(K1_second_cnt[18]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L063 is rate_meters:inst_rate_meters|second_cnt[18]~COUT at LC1_14_V2
--operation mode is counter

K1L063 = CARRY(!K1_second_cnt[18] & !K1L853);


--K1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19] at LC2_14_V2
--operation mode is counter

K1_second_cnt[19]_lut_out = K1_second_cnt[19] $ K1L063;
K1_second_cnt[19]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[19]_lut_out);
K1_second_cnt[19] = DFFE(K1_second_cnt[19]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L263 is rate_meters:inst_rate_meters|second_cnt[19]~COUT at LC2_14_V2
--operation mode is counter

K1L263 = CARRY(K1_second_cnt[19] # !K1L063);


--K1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20] at LC3_14_V2
--operation mode is counter

K1_second_cnt[20]_lut_out = K1_second_cnt[20] $ !K1L263;
K1_second_cnt[20]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[20]_lut_out);
K1_second_cnt[20] = DFFE(K1_second_cnt[20]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L463 is rate_meters:inst_rate_meters|second_cnt[20]~COUT at LC3_14_V2
--operation mode is counter

K1L463 = CARRY(K1_second_cnt[20] & !K1L263);


--K1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21] at LC4_14_V2
--operation mode is counter

K1_second_cnt[21]_lut_out = K1_second_cnt[21] $ K1L463;
K1_second_cnt[21]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[21]_lut_out);
K1_second_cnt[21] = DFFE(K1_second_cnt[21]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L663 is rate_meters:inst_rate_meters|second_cnt[21]~COUT at LC4_14_V2
--operation mode is counter

K1L663 = CARRY(!K1L463 # !K1_second_cnt[21]);


--K1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22] at LC5_14_V2
--operation mode is counter

K1_second_cnt[22]_lut_out = K1_second_cnt[22] $ !K1L663;
K1_second_cnt[22]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[22]_lut_out);
K1_second_cnt[22] = DFFE(K1_second_cnt[22]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L863 is rate_meters:inst_rate_meters|second_cnt[22]~COUT at LC5_14_V2
--operation mode is counter

K1L863 = CARRY(!K1_second_cnt[22] & !K1L663);


--K1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23] at LC6_14_V2
--operation mode is counter

K1_second_cnt[23]_lut_out = K1_second_cnt[23] $ K1L863;
K1_second_cnt[23]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[23]_lut_out);
K1_second_cnt[23] = DFFE(K1_second_cnt[23]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L073 is rate_meters:inst_rate_meters|second_cnt[23]~COUT at LC6_14_V2
--operation mode is counter

K1L073 = CARRY(K1_second_cnt[23] # !K1L863);


--K1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24] at LC7_14_V2
--operation mode is counter

K1_second_cnt[24]_lut_out = K1_second_cnt[24] $ !K1L073;
K1_second_cnt[24]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[24]_lut_out);
K1_second_cnt[24] = DFFE(K1_second_cnt[24]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L273 is rate_meters:inst_rate_meters|second_cnt[24]~COUT at LC7_14_V2
--operation mode is counter

K1L273 = CARRY(K1_second_cnt[24] & !K1L073);


--K1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25] at LC8_14_V2
--operation mode is counter

K1_second_cnt[25]_lut_out = K1_second_cnt[25] $ K1L273;
K1_second_cnt[25]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[25]_lut_out);
K1_second_cnt[25] = DFFE(K1_second_cnt[25]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--K1L473 is rate_meters:inst_rate_meters|second_cnt[25]~COUT at LC8_14_V2
--operation mode is counter

K1L473 = CARRY(K1_second_cnt[25] # !K1L273);


--K1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26] at LC9_14_V2
--operation mode is normal

K1_second_cnt[26]_lut_out = K1_second_cnt[26] $ !K1L473;
K1_second_cnt[26]_sload_eqn = (K1L001 & ~GND) # (!K1L001 & K1_second_cnt[26]_lut_out);
K1_second_cnt[26] = DFFE(K1_second_cnt[26]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );


--K1_lockout_sn[0] is rate_meters:inst_rate_meters|lockout_sn[0] at LC2_4_V3
--operation mode is counter

K1_lockout_sn[0]_lut_out = !K1_lockout_sn[0];
K1_lockout_sn[0]_sload_eqn = (K1L401 & K1L411) # (!K1L401 & K1_lockout_sn[0]_lut_out);
K1_lockout_sn[0] = DFFE(K1_lockout_sn[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L761 is rate_meters:inst_rate_meters|lockout_sn[0]~COUT at LC2_4_V3
--operation mode is counter

K1L761 = CARRY(K1_lockout_sn[0]);


--K1_lockout_sn[1] is rate_meters:inst_rate_meters|lockout_sn[1] at LC3_4_V3
--operation mode is counter

K1_lockout_sn[1]_lut_out = K1_lockout_sn[1] $ K1L761;
K1_lockout_sn[1]_sload_eqn = (K1L401 & K1L311) # (!K1L401 & K1_lockout_sn[1]_lut_out);
K1_lockout_sn[1] = DFFE(K1_lockout_sn[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L961 is rate_meters:inst_rate_meters|lockout_sn[1]~COUT at LC3_4_V3
--operation mode is counter

K1L961 = CARRY(!K1L761 # !K1_lockout_sn[1]);


--K1_lockout_sn[2] is rate_meters:inst_rate_meters|lockout_sn[2] at LC4_4_V3
--operation mode is counter

K1_lockout_sn[2]_lut_out = K1_lockout_sn[2] $ !K1L961;
K1_lockout_sn[2]_sload_eqn = (K1L401 & K1L211) # (!K1L401 & K1_lockout_sn[2]_lut_out);
K1_lockout_sn[2] = DFFE(K1_lockout_sn[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L171 is rate_meters:inst_rate_meters|lockout_sn[2]~COUT at LC4_4_V3
--operation mode is counter

K1L171 = CARRY(K1_lockout_sn[2] & !K1L961);


--K1_lockout_sn[3] is rate_meters:inst_rate_meters|lockout_sn[3] at LC5_4_V3
--operation mode is counter

K1_lockout_sn[3]_lut_out = K1_lockout_sn[3] $ K1L171;
K1_lockout_sn[3]_sload_eqn = (K1L401 & K1L111) # (!K1L401 & K1_lockout_sn[3]_lut_out);
K1_lockout_sn[3] = DFFE(K1_lockout_sn[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L371 is rate_meters:inst_rate_meters|lockout_sn[3]~COUT at LC5_4_V3
--operation mode is counter

K1L371 = CARRY(!K1L171 # !K1_lockout_sn[3]);


--K1_lockout_sn[4] is rate_meters:inst_rate_meters|lockout_sn[4] at LC6_4_V3
--operation mode is counter

K1_lockout_sn[4]_lut_out = K1_lockout_sn[4] $ !K1L371;
K1_lockout_sn[4]_sload_eqn = (K1L401 & K1L011) # (!K1L401 & K1_lockout_sn[4]_lut_out);
K1_lockout_sn[4] = DFFE(K1_lockout_sn[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L571 is rate_meters:inst_rate_meters|lockout_sn[4]~COUT at LC6_4_V3
--operation mode is counter

K1L571 = CARRY(K1_lockout_sn[4] & !K1L371);


--K1_lockout_sn[5] is rate_meters:inst_rate_meters|lockout_sn[5] at LC7_4_V3
--operation mode is counter

K1_lockout_sn[5]_lut_out = K1_lockout_sn[5] $ K1L571;
K1_lockout_sn[5]_sload_eqn = (K1L401 & K1L901) # (!K1L401 & K1_lockout_sn[5]_lut_out);
K1_lockout_sn[5] = DFFE(K1_lockout_sn[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L771 is rate_meters:inst_rate_meters|lockout_sn[5]~COUT at LC7_4_V3
--operation mode is counter

K1L771 = CARRY(!K1L571 # !K1_lockout_sn[5]);


--K1_lockout_sn[6] is rate_meters:inst_rate_meters|lockout_sn[6] at LC8_4_V3
--operation mode is counter

K1_lockout_sn[6]_lut_out = K1_lockout_sn[6] $ !K1L771;
K1_lockout_sn[6]_sload_eqn = (K1L401 & K1L801) # (!K1L401 & K1_lockout_sn[6]_lut_out);
K1_lockout_sn[6] = DFFE(K1_lockout_sn[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L971 is rate_meters:inst_rate_meters|lockout_sn[6]~COUT at LC8_4_V3
--operation mode is counter

K1L971 = CARRY(K1_lockout_sn[6] & !K1L771);


--K1_lockout_sn[7] is rate_meters:inst_rate_meters|lockout_sn[7] at LC9_4_V3
--operation mode is counter

K1_lockout_sn[7]_lut_out = K1_lockout_sn[7] $ K1L971;
K1_lockout_sn[7]_sload_eqn = (K1L401 & K1L701) # (!K1L401 & K1_lockout_sn[7]_lut_out);
K1_lockout_sn[7] = DFFE(K1_lockout_sn[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);

--K1L181 is rate_meters:inst_rate_meters|lockout_sn[7]~COUT at LC9_4_V3
--operation mode is counter

K1L181 = CARRY(!K1L971 # !K1_lockout_sn[7]);


--K1_lockout_sn[8] is rate_meters:inst_rate_meters|lockout_sn[8] at LC10_4_V3
--operation mode is normal

K1_lockout_sn[8]_lut_out = K1L181 $ !K1_lockout_sn[8];
K1_lockout_sn[8]_sload_eqn = (K1L401 & ~GND) # (!K1L401 & K1_lockout_sn[8]_lut_out);
K1_lockout_sn[8] = DFFE(K1_lockout_sn[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_i598);


--WE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1160 at LC6_8_Q2
--operation mode is arithmetic

WE2L132 = WE2_hit_size_in_header[0] $ VE2_ram_wr_en;

--WE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1160COUT at LC6_8_Q2
--operation mode is arithmetic

WE2L232 = CARRY(WE2_hit_size_in_header[0] & VE2_ram_wr_en);


--WE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1161 at LC7_8_Q2
--operation mode is arithmetic

WE2L332 = WE2_hit_size_in_header[1] $ WE2L232;

--WE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1161COUT at LC7_8_Q2
--operation mode is arithmetic

WE2L432 = CARRY(!WE2L232 # !WE2_hit_size_in_header[1]);


--WE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1162 at LC8_8_Q2
--operation mode is arithmetic

WE2L532 = WE2_hit_size_in_header[2] $ !WE2L432;

--WE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1162COUT at LC8_8_Q2
--operation mode is arithmetic

WE2L632 = CARRY(WE2_hit_size_in_header[2] & !WE2L432);


--WE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1163 at LC9_8_Q2
--operation mode is arithmetic

WE2L732 = WE2_hit_size_in_header[3] $ WE2L632;

--WE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1163COUT at LC9_8_Q2
--operation mode is arithmetic

WE2L832 = CARRY(!WE2L632 # !WE2_hit_size_in_header[3]);


--WE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1164 at LC10_8_Q2
--operation mode is arithmetic

WE2L932 = WE2_hit_size_in_header[4] $ !WE2L832;

--WE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1164COUT at LC10_8_Q2
--operation mode is arithmetic

WE2L042 = CARRY(WE2_hit_size_in_header[4] & !WE2L832);


--WE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1165 at LC1_10_Q2
--operation mode is arithmetic

WE2L142 = WE2_hit_size_in_header[5] $ WE2L042;

--WE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1165COUT at LC1_10_Q2
--operation mode is arithmetic

WE2L242 = CARRY(!WE2L042 # !WE2_hit_size_in_header[5]);


--WE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1166 at LC2_10_Q2
--operation mode is arithmetic

WE2L342 = WE2_hit_size_in_header[6] $ !WE2L242;

--WE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1166COUT at LC2_10_Q2
--operation mode is arithmetic

WE2L442 = CARRY(WE2_hit_size_in_header[6] & !WE2L242);


--WE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1167 at LC3_10_Q2
--operation mode is arithmetic

WE2L542 = WE2_hit_size_in_header[7] $ WE2L442;

--WE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1167COUT at LC3_10_Q2
--operation mode is arithmetic

WE2L642 = CARRY(!WE2L442 # !WE2_hit_size_in_header[7]);


--WE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1168 at LC4_10_Q2
--operation mode is arithmetic

WE2L742 = WE2_hit_size_in_header[8] $ !WE2L642;

--WE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1168COUT at LC4_10_Q2
--operation mode is arithmetic

WE2L842 = CARRY(WE2_hit_size_in_header[8] & !WE2L642);


--WE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1169 at LC5_10_Q2
--operation mode is arithmetic

WE2L942 = WE2_hit_size_in_header[9] $ WE2L842;

--WE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1169COUT at LC5_10_Q2
--operation mode is arithmetic

WE2L052 = CARRY(!WE2L842 # !WE2_hit_size_in_header[9]);


--WE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1170 at LC6_10_Q2
--operation mode is normal

WE2L152 = WE2L052 $ !WE2_hit_size_in_header[10];


--WE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1080 at LC6_5_K2
--operation mode is arithmetic

WE1L722 = VE1_ram_wr_en $ WE1_hit_size_in_header[0];

--WE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1080COUT at LC6_5_K2
--operation mode is arithmetic

WE1L822 = CARRY(VE1_ram_wr_en & WE1_hit_size_in_header[0]);


--WE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1081 at LC7_5_K2
--operation mode is arithmetic

WE1L922 = WE1_hit_size_in_header[1] $ WE1L822;

--WE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1081COUT at LC7_5_K2
--operation mode is arithmetic

WE1L032 = CARRY(!WE1L822 # !WE1_hit_size_in_header[1]);


--WE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1082 at LC8_5_K2
--operation mode is arithmetic

WE1L132 = WE1_hit_size_in_header[2] $ !WE1L032;

--WE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1082COUT at LC8_5_K2
--operation mode is arithmetic

WE1L232 = CARRY(WE1_hit_size_in_header[2] & !WE1L032);


--WE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1083 at LC9_5_K2
--operation mode is arithmetic

WE1L332 = WE1_hit_size_in_header[3] $ WE1L232;

--WE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1083COUT at LC9_5_K2
--operation mode is arithmetic

WE1L432 = CARRY(!WE1L232 # !WE1_hit_size_in_header[3]);


--WE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1084 at LC10_5_K2
--operation mode is arithmetic

WE1L532 = WE1_hit_size_in_header[4] $ !WE1L432;

--WE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1084COUT at LC10_5_K2
--operation mode is arithmetic

WE1L632 = CARRY(WE1_hit_size_in_header[4] & !WE1L432);


--WE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1085 at LC1_7_K2
--operation mode is arithmetic

WE1L732 = WE1_hit_size_in_header[5] $ WE1L632;

--WE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1085COUT at LC1_7_K2
--operation mode is arithmetic

WE1L832 = CARRY(!WE1L632 # !WE1_hit_size_in_header[5]);


--WE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1086 at LC2_7_K2
--operation mode is arithmetic

WE1L932 = WE1_hit_size_in_header[6] $ !WE1L832;

--WE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1086COUT at LC2_7_K2
--operation mode is arithmetic

WE1L042 = CARRY(WE1_hit_size_in_header[6] & !WE1L832);


--WE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1087 at LC3_7_K2
--operation mode is arithmetic

WE1L142 = WE1_hit_size_in_header[7] $ WE1L042;

--WE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1087COUT at LC3_7_K2
--operation mode is arithmetic

WE1L242 = CARRY(!WE1L042 # !WE1_hit_size_in_header[7]);


--WE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1088 at LC4_7_K2
--operation mode is arithmetic

WE1L342 = WE1_hit_size_in_header[8] $ !WE1L242;

--WE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1088COUT at LC4_7_K2
--operation mode is arithmetic

WE1L442 = CARRY(WE1_hit_size_in_header[8] & !WE1L242);


--WE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1089 at LC5_7_K2
--operation mode is arithmetic

WE1L542 = WE1_hit_size_in_header[9] $ WE1L442;

--WE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1089COUT at LC5_7_K2
--operation mode is arithmetic

WE1L642 = CARRY(!WE1L442 # !WE1_hit_size_in_header[9]);


--WE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1090 at LC6_7_K2
--operation mode is normal

WE1L742 = WE1_hit_size_in_header[10] $ !WE1L642;


--BF2L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~462 at LC1_7_Q4
--operation mode is arithmetic

BF2L704 = BF2L301 $ BF2_pre_timer_down[3][0];

--BF2L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~462COUT at LC1_7_Q4
--operation mode is arithmetic

BF2L804 = CARRY(BF2L301 & BF2_pre_timer_down[3][0]);


--BF2L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~463 at LC2_7_Q4
--operation mode is arithmetic

BF2L904 = BF2_pre_timer_down[3][1] $ BF2L804;

--BF2L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~463COUT at LC2_7_Q4
--operation mode is arithmetic

BF2L014 = CARRY(!BF2L804 # !BF2_pre_timer_down[3][1]);


--BF2L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464 at LC3_7_Q4
--operation mode is arithmetic

BF2L114 = BF2_pre_timer_down[3][2] $ !BF2L014;

--BF2L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464COUT at LC3_7_Q4
--operation mode is arithmetic

BF2L214 = CARRY(BF2_pre_timer_down[3][2] & !BF2L014);


--BF2L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465 at LC4_7_Q4
--operation mode is arithmetic

BF2L314 = BF2_pre_timer_down[3][3] $ BF2L214;

--BF2L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465COUT at LC4_7_Q4
--operation mode is arithmetic

BF2L414 = CARRY(!BF2L214 # !BF2_pre_timer_down[3][3]);


--BF2L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466 at LC5_7_Q4
--operation mode is arithmetic

BF2L514 = BF2_pre_timer_down[3][4] $ !BF2L414;

--BF2L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466COUT at LC5_7_Q4
--operation mode is arithmetic

BF2L614 = CARRY(BF2_pre_timer_down[3][4] & !BF2L414);


--BF2L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467 at LC6_7_Q4
--operation mode is arithmetic

BF2L714 = BF2_pre_timer_down[3][5] $ BF2L614;

--BF2L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467COUT at LC6_7_Q4
--operation mode is arithmetic

BF2L814 = CARRY(!BF2L614 # !BF2_pre_timer_down[3][5]);


--BF2L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~468 at LC7_7_Q4
--operation mode is normal

BF2L914 = BF2_pre_timer_down[3][6] $ BF2L814;


--BF2L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469 at LC4_2_Q4
--operation mode is arithmetic

BF2L024 = BF2L201 $ BF2_pre_timer_down[2][0];

--BF2L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469COUT at LC4_2_Q4
--operation mode is arithmetic

BF2L124 = CARRY(BF2L201 & BF2_pre_timer_down[2][0]);


--BF2L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~470 at LC5_2_Q4
--operation mode is arithmetic

BF2L224 = BF2_pre_timer_down[2][1] $ BF2L124;

--BF2L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~470COUT at LC5_2_Q4
--operation mode is arithmetic

BF2L324 = CARRY(!BF2L124 # !BF2_pre_timer_down[2][1]);


--BF2L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~471 at LC6_2_Q4
--operation mode is arithmetic

BF2L424 = BF2_pre_timer_down[2][2] $ !BF2L324;

--BF2L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~471COUT at LC6_2_Q4
--operation mode is arithmetic

BF2L524 = CARRY(BF2_pre_timer_down[2][2] & !BF2L324);


--BF2L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~472 at LC7_2_Q4
--operation mode is arithmetic

BF2L624 = BF2_pre_timer_down[2][3] $ BF2L524;

--BF2L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~472COUT at LC7_2_Q4
--operation mode is arithmetic

BF2L724 = CARRY(!BF2L524 # !BF2_pre_timer_down[2][3]);


--BF2L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~473 at LC8_2_Q4
--operation mode is arithmetic

BF2L824 = BF2_pre_timer_down[2][4] $ !BF2L724;

--BF2L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~473COUT at LC8_2_Q4
--operation mode is arithmetic

BF2L924 = CARRY(BF2_pre_timer_down[2][4] & !BF2L724);


--BF2L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~474 at LC9_2_Q4
--operation mode is arithmetic

BF2L034 = BF2_pre_timer_down[2][5] $ BF2L924;

--BF2L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~474COUT at LC9_2_Q4
--operation mode is arithmetic

BF2L134 = CARRY(!BF2L924 # !BF2_pre_timer_down[2][5]);


--BF2L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~475 at LC10_2_Q4
--operation mode is normal

BF2L234 = BF2L134 $ BF2_pre_timer_down[2][6];


--BF2L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~476 at LC1_4_Q4
--operation mode is arithmetic

BF2L334 = BF2_pre_timer_down[1][0] $ BF2L101;

--BF2L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~476COUT at LC1_4_Q4
--operation mode is arithmetic

BF2L434 = CARRY(BF2_pre_timer_down[1][0] & BF2L101);


--BF2L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~477 at LC2_4_Q4
--operation mode is arithmetic

BF2L534 = BF2_pre_timer_down[1][1] $ BF2L434;

--BF2L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~477COUT at LC2_4_Q4
--operation mode is arithmetic

BF2L634 = CARRY(!BF2L434 # !BF2_pre_timer_down[1][1]);


--BF2L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~478 at LC3_4_Q4
--operation mode is arithmetic

BF2L734 = BF2_pre_timer_down[1][2] $ !BF2L634;

--BF2L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~478COUT at LC3_4_Q4
--operation mode is arithmetic

BF2L834 = CARRY(BF2_pre_timer_down[1][2] & !BF2L634);


--BF2L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~479 at LC4_4_Q4
--operation mode is arithmetic

BF2L934 = BF2_pre_timer_down[1][3] $ BF2L834;

--BF2L044 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~479COUT at LC4_4_Q4
--operation mode is arithmetic

BF2L044 = CARRY(!BF2L834 # !BF2_pre_timer_down[1][3]);


--BF2L144 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~480 at LC5_4_Q4
--operation mode is arithmetic

BF2L144 = BF2_pre_timer_down[1][4] $ !BF2L044;

--BF2L244 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~480COUT at LC5_4_Q4
--operation mode is arithmetic

BF2L244 = CARRY(BF2_pre_timer_down[1][4] & !BF2L044);


--BF2L344 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~481 at LC6_4_Q4
--operation mode is arithmetic

BF2L344 = BF2_pre_timer_down[1][5] $ BF2L244;

--BF2L444 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~481COUT at LC6_4_Q4
--operation mode is arithmetic

BF2L444 = CARRY(!BF2L244 # !BF2_pre_timer_down[1][5]);


--BF2L544 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~482 at LC7_4_Q4
--operation mode is normal

BF2L544 = BF2L444 $ BF2_pre_timer_down[1][6];


--BF2L644 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~483 at LC2_12_U4
--operation mode is arithmetic

BF2L644 = BF2_pre_timer_down[0][0] $ BF2L001;

--BF2L744 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~483COUT at LC2_12_U4
--operation mode is arithmetic

BF2L744 = CARRY(BF2_pre_timer_down[0][0] & BF2L001);


--BF2L844 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~484 at LC3_12_U4
--operation mode is arithmetic

BF2L844 = BF2_pre_timer_down[0][1] $ BF2L744;

--BF2L944 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~484COUT at LC3_12_U4
--operation mode is arithmetic

BF2L944 = CARRY(!BF2L744 # !BF2_pre_timer_down[0][1]);


--BF2L054 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~485 at LC4_12_U4
--operation mode is arithmetic

BF2L054 = BF2_pre_timer_down[0][2] $ !BF2L944;

--BF2L154 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~485COUT at LC4_12_U4
--operation mode is arithmetic

BF2L154 = CARRY(BF2_pre_timer_down[0][2] & !BF2L944);


--BF2L254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~486 at LC5_12_U4
--operation mode is arithmetic

BF2L254 = BF2_pre_timer_down[0][3] $ BF2L154;

--BF2L354 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~486COUT at LC5_12_U4
--operation mode is arithmetic

BF2L354 = CARRY(!BF2L154 # !BF2_pre_timer_down[0][3]);


--BF2L454 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~487 at LC6_12_U4
--operation mode is arithmetic

BF2L454 = BF2_pre_timer_down[0][4] $ !BF2L354;

--BF2L554 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~487COUT at LC6_12_U4
--operation mode is arithmetic

BF2L554 = CARRY(BF2_pre_timer_down[0][4] & !BF2L354);


--BF2L654 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~488 at LC7_12_U4
--operation mode is arithmetic

BF2L654 = BF2_pre_timer_down[0][5] $ BF2L554;

--BF2L754 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~488COUT at LC7_12_U4
--operation mode is arithmetic

BF2L754 = CARRY(!BF2L554 # !BF2_pre_timer_down[0][5]);


--BF2L854 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~489 at LC8_12_U4
--operation mode is normal

BF2L854 = BF2L754 $ BF2_pre_timer_down[0][6];


--BF2L954 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~490 at LC3_15_U3
--operation mode is arithmetic

BF2L954 = BF2_pre_timer_up[3][0] $ BF2L99;

--BF2L064 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~490COUT at LC3_15_U3
--operation mode is arithmetic

BF2L064 = CARRY(BF2_pre_timer_up[3][0] & BF2L99);


--BF2L164 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~491 at LC4_15_U3
--operation mode is arithmetic

BF2L164 = BF2_pre_timer_up[3][1] $ BF2L064;

--BF2L264 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~491COUT at LC4_15_U3
--operation mode is arithmetic

BF2L264 = CARRY(!BF2L064 # !BF2_pre_timer_up[3][1]);


--BF2L364 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~492 at LC5_15_U3
--operation mode is arithmetic

BF2L364 = BF2_pre_timer_up[3][2] $ !BF2L264;

--BF2L464 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~492COUT at LC5_15_U3
--operation mode is arithmetic

BF2L464 = CARRY(BF2_pre_timer_up[3][2] & !BF2L264);


--BF2L564 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~493 at LC6_15_U3
--operation mode is arithmetic

BF2L564 = BF2_pre_timer_up[3][3] $ BF2L464;

--BF2L664 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~493COUT at LC6_15_U3
--operation mode is arithmetic

BF2L664 = CARRY(!BF2L464 # !BF2_pre_timer_up[3][3]);


--BF2L764 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~494 at LC7_15_U3
--operation mode is arithmetic

BF2L764 = BF2_pre_timer_up[3][4] $ !BF2L664;

--BF2L864 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~494COUT at LC7_15_U3
--operation mode is arithmetic

BF2L864 = CARRY(BF2_pre_timer_up[3][4] & !BF2L664);


--BF2L964 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~495 at LC8_15_U3
--operation mode is arithmetic

BF2L964 = BF2_pre_timer_up[3][5] $ BF2L864;

--BF2L074 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~495COUT at LC8_15_U3
--operation mode is arithmetic

BF2L074 = CARRY(!BF2L864 # !BF2_pre_timer_up[3][5]);


--BF2L174 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~496 at LC9_15_U3
--operation mode is normal

BF2L174 = BF2L074 $ BF2_pre_timer_up[3][6];


--BF2L274 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~497 at LC1_2_U3
--operation mode is arithmetic

BF2L274 = BF2_pre_timer_up[2][0] $ BF2L89;

--BF2L374 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~497COUT at LC1_2_U3
--operation mode is arithmetic

BF2L374 = CARRY(BF2_pre_timer_up[2][0] & BF2L89);


--BF2L474 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~498 at LC2_2_U3
--operation mode is arithmetic

BF2L474 = BF2_pre_timer_up[2][1] $ BF2L374;

--BF2L574 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~498COUT at LC2_2_U3
--operation mode is arithmetic

BF2L574 = CARRY(!BF2L374 # !BF2_pre_timer_up[2][1]);


--BF2L674 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~499 at LC3_2_U3
--operation mode is arithmetic

BF2L674 = BF2_pre_timer_up[2][2] $ !BF2L574;

--BF2L774 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~499COUT at LC3_2_U3
--operation mode is arithmetic

BF2L774 = CARRY(BF2_pre_timer_up[2][2] & !BF2L574);


--BF2L874 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~500 at LC4_2_U3
--operation mode is arithmetic

BF2L874 = BF2_pre_timer_up[2][3] $ BF2L774;

--BF2L974 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~500COUT at LC4_2_U3
--operation mode is arithmetic

BF2L974 = CARRY(!BF2L774 # !BF2_pre_timer_up[2][3]);


--BF2L084 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~501 at LC5_2_U3
--operation mode is arithmetic

BF2L084 = BF2_pre_timer_up[2][4] $ !BF2L974;

--BF2L184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~501COUT at LC5_2_U3
--operation mode is arithmetic

BF2L184 = CARRY(BF2_pre_timer_up[2][4] & !BF2L974);


--BF2L284 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~502 at LC6_2_U3
--operation mode is arithmetic

BF2L284 = BF2_pre_timer_up[2][5] $ BF2L184;

--BF2L384 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~502COUT at LC6_2_U3
--operation mode is arithmetic

BF2L384 = CARRY(!BF2L184 # !BF2_pre_timer_up[2][5]);


--BF2L484 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~503 at LC7_2_U3
--operation mode is normal

BF2L484 = BF2L384 $ BF2_pre_timer_up[2][6];


--BF2L584 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~504 at LC3_9_W3
--operation mode is arithmetic

BF2L584 = BF2L79 $ BF2_pre_timer_up[1][0];

--BF2L684 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~504COUT at LC3_9_W3
--operation mode is arithmetic

BF2L684 = CARRY(BF2L79 & BF2_pre_timer_up[1][0]);


--BF2L784 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~505 at LC4_9_W3
--operation mode is arithmetic

BF2L784 = BF2_pre_timer_up[1][1] $ BF2L684;

--BF2L884 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~505COUT at LC4_9_W3
--operation mode is arithmetic

BF2L884 = CARRY(!BF2L684 # !BF2_pre_timer_up[1][1]);


--BF2L984 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~506 at LC5_9_W3
--operation mode is arithmetic

BF2L984 = BF2_pre_timer_up[1][2] $ !BF2L884;

--BF2L094 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~506COUT at LC5_9_W3
--operation mode is arithmetic

BF2L094 = CARRY(BF2_pre_timer_up[1][2] & !BF2L884);


--BF2L194 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~507 at LC6_9_W3
--operation mode is arithmetic

BF2L194 = BF2_pre_timer_up[1][3] $ BF2L094;

--BF2L294 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~507COUT at LC6_9_W3
--operation mode is arithmetic

BF2L294 = CARRY(!BF2L094 # !BF2_pre_timer_up[1][3]);


--BF2L394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~508 at LC7_9_W3
--operation mode is arithmetic

BF2L394 = BF2_pre_timer_up[1][4] $ !BF2L294;

--BF2L494 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~508COUT at LC7_9_W3
--operation mode is arithmetic

BF2L494 = CARRY(BF2_pre_timer_up[1][4] & !BF2L294);


--BF2L594 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~509 at LC8_9_W3
--operation mode is arithmetic

BF2L594 = BF2_pre_timer_up[1][5] $ BF2L494;

--BF2L694 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~509COUT at LC8_9_W3
--operation mode is arithmetic

BF2L694 = CARRY(!BF2L494 # !BF2_pre_timer_up[1][5]);


--BF2L794 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~510 at LC9_9_W3
--operation mode is normal

BF2L794 = BF2L694 $ BF2_pre_timer_up[1][6];


--BF2L894 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~511 at LC2_8_U3
--operation mode is arithmetic

BF2L894 = BF2L69 $ BF2_pre_timer_up[0][0];

--BF2L994 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~511COUT at LC2_8_U3
--operation mode is arithmetic

BF2L994 = CARRY(BF2L69 & BF2_pre_timer_up[0][0]);


--BF2L005 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~512 at LC3_8_U3
--operation mode is arithmetic

BF2L005 = BF2_pre_timer_up[0][1] $ BF2L994;

--BF2L105 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~512COUT at LC3_8_U3
--operation mode is arithmetic

BF2L105 = CARRY(!BF2L994 # !BF2_pre_timer_up[0][1]);


--BF2L205 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~513 at LC4_8_U3
--operation mode is arithmetic

BF2L205 = BF2_pre_timer_up[0][2] $ !BF2L105;

--BF2L305 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~513COUT at LC4_8_U3
--operation mode is arithmetic

BF2L305 = CARRY(BF2_pre_timer_up[0][2] & !BF2L105);


--BF2L405 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~514 at LC5_8_U3
--operation mode is arithmetic

BF2L405 = BF2_pre_timer_up[0][3] $ BF2L305;

--BF2L505 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~514COUT at LC5_8_U3
--operation mode is arithmetic

BF2L505 = CARRY(!BF2L305 # !BF2_pre_timer_up[0][3]);


--BF2L605 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~515 at LC6_8_U3
--operation mode is arithmetic

BF2L605 = BF2_pre_timer_up[0][4] $ !BF2L505;

--BF2L705 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~515COUT at LC6_8_U3
--operation mode is arithmetic

BF2L705 = CARRY(BF2_pre_timer_up[0][4] & !BF2L505);


--BF2L805 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~516 at LC7_8_U3
--operation mode is arithmetic

BF2L805 = BF2_pre_timer_up[0][5] $ BF2L705;

--BF2L905 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~516COUT at LC7_8_U3
--operation mode is arithmetic

BF2L905 = CARRY(!BF2L705 # !BF2_pre_timer_up[0][5]);


--BF2L015 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~517 at LC8_8_U3
--operation mode is normal

BF2L015 = BF2_pre_timer_up[0][6] $ BF2L905;


--D1_now_cnt[0] is calibration_sources:inst_calibration_sources|now_cnt[0] at LC6_7_W2
--operation mode is counter

D1_now_cnt[0]_lut_out = D1_now_cnt[0] $ D1L021;
D1_now_cnt[0]_sload_eqn = (D1_now & ~GND) # (!D1_now & D1_now_cnt[0]_lut_out);
D1_now_cnt[0] = DFFE(D1_now_cnt[0]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--D1L041 is calibration_sources:inst_calibration_sources|now_cnt[0]~COUT at LC6_7_W2
--operation mode is counter

D1L041 = CARRY(D1_now_cnt[0] & D1L021);


--D1_now_cnt[1] is calibration_sources:inst_calibration_sources|now_cnt[1] at LC7_7_W2
--operation mode is counter

D1_now_cnt[1]_lut_out = D1_now_cnt[1] $ D1L041;
D1_now_cnt[1]_sload_eqn = (D1_now & ~GND) # (!D1_now & D1_now_cnt[1]_lut_out);
D1_now_cnt[1] = DFFE(D1_now_cnt[1]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--D1L241 is calibration_sources:inst_calibration_sources|now_cnt[1]~COUT at LC7_7_W2
--operation mode is counter

D1L241 = CARRY(!D1L041 # !D1_now_cnt[1]);


--D1_now_cnt[2] is calibration_sources:inst_calibration_sources|now_cnt[2] at LC8_7_W2
--operation mode is counter

D1_now_cnt[2]_lut_out = D1_now_cnt[2] $ !D1L241;
D1_now_cnt[2]_sload_eqn = (D1_now & ~GND) # (!D1_now & D1_now_cnt[2]_lut_out);
D1_now_cnt[2] = DFFE(D1_now_cnt[2]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--D1L441 is calibration_sources:inst_calibration_sources|now_cnt[2]~COUT at LC8_7_W2
--operation mode is counter

D1L441 = CARRY(D1_now_cnt[2] & !D1L241);


--D1_now_cnt[3] is calibration_sources:inst_calibration_sources|now_cnt[3] at LC9_7_W2
--operation mode is counter

D1_now_cnt[3]_lut_out = D1_now_cnt[3] $ D1L441;
D1_now_cnt[3]_sload_eqn = (D1_now & ~GND) # (!D1_now & D1_now_cnt[3]_lut_out);
D1_now_cnt[3] = DFFE(D1_now_cnt[3]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--D1L641 is calibration_sources:inst_calibration_sources|now_cnt[3]~COUT at LC9_7_W2
--operation mode is counter

D1L641 = CARRY(D1_now_cnt[3] # !D1L441);


--D1_now_cnt[4] is calibration_sources:inst_calibration_sources|now_cnt[4] at LC10_7_W2
--operation mode is normal

D1_now_cnt[4]_lut_out = D1L641 $ !D1_now_cnt[4];
D1_now_cnt[4]_sload_eqn = (D1_now & VCC) # (!D1_now & D1_now_cnt[4]_lut_out);
D1_now_cnt[4] = DFFE(D1_now_cnt[4]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1171 at LC6_13_T2
--operation mode is arithmetic

WE2L252 = WE2_ram_address[0] $ VE2_ram_wr_en;

--WE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1171COUT at LC6_13_T2
--operation mode is arithmetic

WE2L352 = CARRY(WE2_ram_address[0] & VE2_ram_wr_en);


--WE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1172 at LC7_13_T2
--operation mode is arithmetic

WE2L452 = WE2_ram_address[1] $ WE2L352;

--WE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1172COUT at LC7_13_T2
--operation mode is arithmetic

WE2L552 = CARRY(!WE2L352 # !WE2_ram_address[1]);


--WE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1173 at LC8_13_T2
--operation mode is arithmetic

WE2L652 = WE2_ram_address[2] $ !WE2L552;

--WE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1173COUT at LC8_13_T2
--operation mode is arithmetic

WE2L752 = CARRY(WE2_ram_address[2] & !WE2L552);


--WE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1174 at LC9_13_T2
--operation mode is arithmetic

WE2L852 = WE2_ram_address[3] $ WE2L752;

--WE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1174COUT at LC9_13_T2
--operation mode is arithmetic

WE2L952 = CARRY(!WE2L752 # !WE2_ram_address[3]);


--WE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1175 at LC10_13_T2
--operation mode is arithmetic

WE2L062 = WE2_ram_address[4] $ !WE2L952;

--WE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1175COUT at LC10_13_T2
--operation mode is arithmetic

WE2L162 = CARRY(WE2_ram_address[4] & !WE2L952);


--WE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1176 at LC1_15_T2
--operation mode is arithmetic

WE2L262 = WE2_ram_address[5] $ WE2L162;

--WE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1176COUT at LC1_15_T2
--operation mode is arithmetic

WE2L362 = CARRY(!WE2L162 # !WE2_ram_address[5]);


--WE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1177 at LC2_15_T2
--operation mode is arithmetic

WE2L462 = WE2_ram_address[6] $ !WE2L362;

--WE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1177COUT at LC2_15_T2
--operation mode is arithmetic

WE2L562 = CARRY(WE2_ram_address[6] & !WE2L362);


--WE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1178 at LC3_15_T2
--operation mode is arithmetic

WE2L662 = WE2_ram_address[7] $ WE2L562;

--WE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1178COUT at LC3_15_T2
--operation mode is arithmetic

WE2L762 = CARRY(!WE2L562 # !WE2_ram_address[7]);


--WE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1179 at LC4_15_T2
--operation mode is arithmetic

WE2L862 = WE2_ram_address[8] $ !WE2L762;

--WE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1179COUT at LC4_15_T2
--operation mode is arithmetic

WE2L962 = CARRY(WE2_ram_address[8] & !WE2L762);


--WE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1180 at LC5_15_T2
--operation mode is arithmetic

WE2L072 = WE2_ram_address[9] $ WE2L962;

--WE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1180COUT at LC5_15_T2
--operation mode is arithmetic

WE2L172 = CARRY(!WE2L962 # !WE2_ram_address[9]);


--WE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1181 at LC6_15_T2
--operation mode is normal

WE2L272 = WE2L172 $ !WE2_ram_address[10];


--WE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1091 at LC6_13_F2
--operation mode is arithmetic

WE1L842 = VE1_ram_wr_en $ WE1_ram_address[0];

--WE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1091COUT at LC6_13_F2
--operation mode is arithmetic

WE1L942 = CARRY(VE1_ram_wr_en & WE1_ram_address[0]);


--WE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1092 at LC7_13_F2
--operation mode is arithmetic

WE1L052 = WE1_ram_address[1] $ WE1L942;

--WE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1092COUT at LC7_13_F2
--operation mode is arithmetic

WE1L152 = CARRY(!WE1L942 # !WE1_ram_address[1]);


--WE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1093 at LC8_13_F2
--operation mode is arithmetic

WE1L252 = WE1_ram_address[2] $ !WE1L152;

--WE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1093COUT at LC8_13_F2
--operation mode is arithmetic

WE1L352 = CARRY(WE1_ram_address[2] & !WE1L152);


--WE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1094 at LC9_13_F2
--operation mode is arithmetic

WE1L452 = WE1_ram_address[3] $ WE1L352;

--WE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1094COUT at LC9_13_F2
--operation mode is arithmetic

WE1L552 = CARRY(!WE1L352 # !WE1_ram_address[3]);


--WE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1095 at LC10_13_F2
--operation mode is arithmetic

WE1L652 = WE1_ram_address[4] $ !WE1L552;

--WE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1095COUT at LC10_13_F2
--operation mode is arithmetic

WE1L752 = CARRY(WE1_ram_address[4] & !WE1L552);


--WE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1096 at LC1_15_F2
--operation mode is arithmetic

WE1L852 = WE1_ram_address[5] $ WE1L752;

--WE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1096COUT at LC1_15_F2
--operation mode is arithmetic

WE1L952 = CARRY(!WE1L752 # !WE1_ram_address[5]);


--WE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1097 at LC2_15_F2
--operation mode is arithmetic

WE1L062 = WE1_ram_address[6] $ !WE1L952;

--WE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1097COUT at LC2_15_F2
--operation mode is arithmetic

WE1L162 = CARRY(WE1_ram_address[6] & !WE1L952);


--WE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1098 at LC3_15_F2
--operation mode is arithmetic

WE1L262 = WE1_ram_address[7] $ WE1L162;

--WE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1098COUT at LC3_15_F2
--operation mode is arithmetic

WE1L362 = CARRY(!WE1L162 # !WE1_ram_address[7]);


--WE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1099 at LC4_15_F2
--operation mode is arithmetic

WE1L462 = WE1_ram_address[8] $ !WE1L362;

--WE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1099COUT at LC4_15_F2
--operation mode is arithmetic

WE1L562 = CARRY(WE1_ram_address[8] & !WE1L362);


--WE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1100 at LC5_15_F2
--operation mode is arithmetic

WE1L662 = WE1_ram_address[9] $ WE1L562;

--WE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1100COUT at LC5_15_F2
--operation mode is arithmetic

WE1L762 = CARRY(!WE1L562 # !WE1_ram_address[9]);


--WE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1101 at LC6_15_F2
--operation mode is normal

WE1L862 = WE1L762 $ !WE1_ram_address[10];


--FC1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~reg at LC1_7_S3
--operation mode is arithmetic

FC1L14Q_lut_out = FC1L06 $ FC1L87;
FC1L14Q = DFFE(FC1L14Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~regCOUT at LC1_7_S3
--operation mode is arithmetic

FC1L24 = CARRY(FC1L06 & FC1L87);


--FC1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~reg at LC2_7_S3
--operation mode is arithmetic

FC1L34Q_lut_out = FC1L26 $ FC1L08 $ FC1L24;
FC1L34Q = DFFE(FC1L34Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~regCOUT at LC2_7_S3
--operation mode is arithmetic

FC1L44 = CARRY(FC1L26 & !FC1L08 & !FC1L24 # !FC1L26 & (!FC1L24 # !FC1L08));


--FC1L54Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~reg at LC3_7_S3
--operation mode is arithmetic

FC1L54Q_lut_out = FC1L46 $ FC1L28 $ !FC1L44;
FC1L54Q = DFFE(FC1L54Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~regCOUT at LC3_7_S3
--operation mode is arithmetic

FC1L64 = CARRY(FC1L46 & (FC1L28 # !FC1L44) # !FC1L46 & FC1L28 & !FC1L44);


--FC1L74Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~reg at LC4_7_S3
--operation mode is arithmetic

FC1L74Q_lut_out = FC1L66 $ FC1L48 $ FC1L64;
FC1L74Q = DFFE(FC1L74Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~regCOUT at LC4_7_S3
--operation mode is arithmetic

FC1L84 = CARRY(FC1L66 & !FC1L48 & !FC1L64 # !FC1L66 & (!FC1L64 # !FC1L48));


--FC1L94Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~reg at LC5_7_S3
--operation mode is arithmetic

FC1L94Q_lut_out = FC1L86 $ FC1L68 $ !FC1L84;
FC1L94Q = DFFE(FC1L94Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~regCOUT at LC5_7_S3
--operation mode is arithmetic

FC1L05 = CARRY(FC1L86 & (FC1L68 # !FC1L84) # !FC1L86 & FC1L68 & !FC1L84);


--FC1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~reg at LC6_7_S3
--operation mode is arithmetic

FC1L15Q_lut_out = FC1L07 $ FC1L88 $ FC1L05;
FC1L15Q = DFFE(FC1L15Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~regCOUT at LC6_7_S3
--operation mode is arithmetic

FC1L25 = CARRY(FC1L07 & !FC1L88 & !FC1L05 # !FC1L07 & (!FC1L05 # !FC1L88));


--FC1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~reg at LC7_7_S3
--operation mode is arithmetic

FC1L35Q_lut_out = FC1L27 $ FC1L09 $ !FC1L25;
FC1L35Q = DFFE(FC1L35Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~regCOUT at LC7_7_S3
--operation mode is arithmetic

FC1L45 = CARRY(FC1L27 & (FC1L09 # !FC1L25) # !FC1L27 & FC1L09 & !FC1L25);


--FC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~reg at LC8_7_S3
--operation mode is arithmetic

FC1L55Q_lut_out = FC1L47 $ FC1L29 $ FC1L45;
FC1L55Q = DFFE(FC1L55Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~regCOUT at LC8_7_S3
--operation mode is arithmetic

FC1L65 = CARRY(FC1L47 & !FC1L29 & !FC1L45 # !FC1L47 & (!FC1L45 # !FC1L29));


--FC1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~reg at LC9_7_S3
--operation mode is arithmetic

FC1L75Q_lut_out = FC1L67 $ FC1L49 $ !FC1L65;
FC1L75Q = DFFE(FC1L75Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );

--FC1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~regCOUT at LC9_7_S3
--operation mode is arithmetic

FC1L85 = CARRY(FC1L67 & (FC1L49 # !FC1L65) # !FC1L67 & FC1L49 & !FC1L65);


--FC1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[9]~reg at LC10_7_S3
--operation mode is normal

FC1L95Q_lut_out = FC1L85 $ FC1L77;
FC1L95Q = DFFE(FC1L95Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1 at LC2_8_S3
--operation mode is arithmetic

FC1L87 = FC1_adc_pipe[0][2] $ FC1_adc_pipe[0][3];

--FC1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1COUT at LC2_8_S3
--operation mode is arithmetic

FC1L97 = CARRY(FC1_adc_pipe[0][2] & FC1_adc_pipe[0][3]);


--FC1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2 at LC3_8_S3
--operation mode is arithmetic

FC1L08 = FC1_adc_pipe[1][2] $ FC1_adc_pipe[1][3] $ FC1L97;

--FC1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2COUT at LC3_8_S3
--operation mode is arithmetic

FC1L18 = CARRY(FC1_adc_pipe[1][2] & !FC1_adc_pipe[1][3] & !FC1L97 # !FC1_adc_pipe[1][2] & (!FC1L97 # !FC1_adc_pipe[1][3]));


--FC1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3 at LC4_8_S3
--operation mode is arithmetic

FC1L28 = FC1_adc_pipe[2][3] $ FC1_adc_pipe[2][2] $ !FC1L18;

--FC1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3COUT at LC4_8_S3
--operation mode is arithmetic

FC1L38 = CARRY(FC1_adc_pipe[2][3] & (FC1_adc_pipe[2][2] # !FC1L18) # !FC1_adc_pipe[2][3] & FC1_adc_pipe[2][2] & !FC1L18);


--FC1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4 at LC5_8_S3
--operation mode is arithmetic

FC1L48 = FC1_adc_pipe[3][2] $ FC1_adc_pipe[3][3] $ FC1L38;

--FC1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4COUT at LC5_8_S3
--operation mode is arithmetic

FC1L58 = CARRY(FC1_adc_pipe[3][2] & !FC1_adc_pipe[3][3] & !FC1L38 # !FC1_adc_pipe[3][2] & (!FC1L38 # !FC1_adc_pipe[3][3]));


--FC1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5 at LC6_8_S3
--operation mode is arithmetic

FC1L68 = FC1_adc_pipe[4][3] $ FC1_adc_pipe[4][2] $ !FC1L58;

--FC1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5COUT at LC6_8_S3
--operation mode is arithmetic

FC1L78 = CARRY(FC1_adc_pipe[4][3] & (FC1_adc_pipe[4][2] # !FC1L58) # !FC1_adc_pipe[4][3] & FC1_adc_pipe[4][2] & !FC1L58);


--FC1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6 at LC7_8_S3
--operation mode is arithmetic

FC1L88 = FC1_adc_pipe[5][3] $ FC1_adc_pipe[5][2] $ FC1L78;

--FC1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6COUT at LC7_8_S3
--operation mode is arithmetic

FC1L98 = CARRY(FC1_adc_pipe[5][3] & !FC1_adc_pipe[5][2] & !FC1L78 # !FC1_adc_pipe[5][3] & (!FC1L78 # !FC1_adc_pipe[5][2]));


--FC1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7 at LC8_8_S3
--operation mode is arithmetic

FC1L09 = FC1_adc_pipe[6][2] $ FC1_adc_pipe[6][3] $ !FC1L98;

--FC1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7COUT at LC8_8_S3
--operation mode is arithmetic

FC1L19 = CARRY(FC1_adc_pipe[6][2] & (FC1_adc_pipe[6][3] # !FC1L98) # !FC1_adc_pipe[6][2] & FC1_adc_pipe[6][3] & !FC1L98);


--FC1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8 at LC9_8_S3
--operation mode is arithmetic

FC1L29 = FC1_adc_pipe[7][2] $ FC1_adc_pipe[7][3] $ FC1L19;

--FC1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8COUT at LC9_8_S3
--operation mode is arithmetic

FC1L39 = CARRY(FC1_adc_pipe[7][2] & !FC1_adc_pipe[7][3] & !FC1L19 # !FC1_adc_pipe[7][2] & (!FC1L19 # !FC1_adc_pipe[7][3]));


--FC1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~9 at LC10_8_S3
--operation mode is normal

FC1L49 = !FC1L39;


--VE2L988 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1392 at LC1_16_V4
--operation mode is arithmetic

VE2L988 = !VE2_l[1];

--VE2L098 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1392COUT at LC1_16_V4
--operation mode is arithmetic

VE2L098 = CARRY(VE2_l[1]);


--VE2L198 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1393 at LC2_16_V4
--operation mode is arithmetic

VE2L198 = VE2_l[2] $ !VE2L098;

--VE2L298 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1393COUT at LC2_16_V4
--operation mode is arithmetic

VE2L298 = CARRY(!VE2_l[2] & !VE2L098);


--VE2L398 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1394 at LC3_16_V4
--operation mode is arithmetic

VE2L398 = VE2_l[3] $ VE2L298;

--VE2L498 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1394COUT at LC3_16_V4
--operation mode is arithmetic

VE2L498 = CARRY(VE2_l[3] # !VE2L298);


--VE2L598 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1395 at LC4_16_V4
--operation mode is arithmetic

VE2L598 = VE2_l[4] $ VE2L498;

--VE2L698 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1395COUT at LC4_16_V4
--operation mode is arithmetic

VE2L698 = CARRY(!VE2L498 # !VE2_l[4]);


--VE2L798 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1396 at LC5_16_V4
--operation mode is normal

VE2L798 = VE2L698 $ VE2_l[5];


--VE2L898 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1397 at LC1_15_X4
--operation mode is arithmetic

VE2L898 = !VE2_z[0];

--VE2L998 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1397COUT at LC1_15_X4
--operation mode is arithmetic

VE2L998 = CARRY(VE2_z[0]);


--VE2L009 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1398 at LC2_15_X4
--operation mode is arithmetic

VE2L009 = VE2_z[1] $ VE2L998;

--VE2L109 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1398COUT at LC2_15_X4
--operation mode is arithmetic

VE2L109 = CARRY(!VE2L998 # !VE2_z[1]);


--VE2L209 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1399 at LC3_15_X4
--operation mode is arithmetic

VE2L209 = VE2_z[2] $ !VE2L109;

--VE2L309 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1399COUT at LC3_15_X4
--operation mode is arithmetic

VE2L309 = CARRY(VE2_z[2] & !VE2L109);


--VE2L409 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1400 at LC4_15_X4
--operation mode is arithmetic

VE2L409 = VE2_z[3] $ !VE2L309;

--VE2L509 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1400COUT at LC4_15_X4
--operation mode is arithmetic

VE2L509 = CARRY(!VE2_z[3] & !VE2L309);


--VE2L609 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1401 at LC5_15_X4
--operation mode is normal

VE2L609 = VE2L509 $ VE2_z[4];


--VE2L709 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1402 at LC6_16_X4
--operation mode is arithmetic

VE2L709 = !VE2_z[0];

--VE2L809 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1402COUT at LC6_16_X4
--operation mode is arithmetic

VE2L809 = CARRY(VE2_z[0]);


--VE2L909 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1403 at LC7_16_X4
--operation mode is arithmetic

VE2L909 = VE2_z[1] $ !VE2L809;

--VE2L019 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1403COUT at LC7_16_X4
--operation mode is arithmetic

VE2L019 = CARRY(!VE2_z[1] & !VE2L809);


--VE2L119 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1404 at LC8_16_X4
--operation mode is arithmetic

VE2L119 = VE2_z[2] $ !VE2L019;

--VE2L219 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1404COUT at LC8_16_X4
--operation mode is arithmetic

VE2L219 = CARRY(VE2_z[2] & !VE2L019);


--VE2L319 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1405 at LC9_16_X4
--operation mode is arithmetic

VE2L319 = VE2_z[3] $ !VE2L219;

--VE2L419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1405COUT at LC9_16_X4
--operation mode is arithmetic

VE2L419 = CARRY(!VE2_z[3] & !VE2L219);


--VE2L519 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1406 at LC10_16_X4
--operation mode is normal

VE2L519 = VE2L419 $ !VE2_z[4];


--VE1L888 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1400 at LC2_15_T3
--operation mode is arithmetic

VE1L888 = !VE1_l[1];

--VE1L988 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1400COUT at LC2_15_T3
--operation mode is arithmetic

VE1L988 = CARRY(VE1_l[1]);


--VE1L098 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1401 at LC3_15_T3
--operation mode is arithmetic

VE1L098 = VE1_l[2] $ !VE1L988;

--VE1L198 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1401COUT at LC3_15_T3
--operation mode is arithmetic

VE1L198 = CARRY(!VE1_l[2] & !VE1L988);


--VE1L298 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1402 at LC4_15_T3
--operation mode is arithmetic

VE1L298 = VE1_l[3] $ VE1L198;

--VE1L398 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1402COUT at LC4_15_T3
--operation mode is arithmetic

VE1L398 = CARRY(VE1_l[3] # !VE1L198);


--VE1L498 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1403 at LC5_15_T3
--operation mode is arithmetic

VE1L498 = VE1_l[4] $ VE1L398;

--VE1L598 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1403COUT at LC5_15_T3
--operation mode is arithmetic

VE1L598 = CARRY(!VE1L398 # !VE1_l[4]);


--VE1L698 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1404 at LC6_15_T3
--operation mode is normal

VE1L698 = VE1L598 $ VE1_l[5];


--VE1L798 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1405 at LC6_7_Y3
--operation mode is arithmetic

VE1L798 = !VE1_z[0];

--VE1L898 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1405COUT at LC6_7_Y3
--operation mode is arithmetic

VE1L898 = CARRY(VE1_z[0]);


--VE1L998 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1406 at LC7_7_Y3
--operation mode is arithmetic

VE1L998 = VE1_z[1] $ VE1L898;

--VE1L009 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1406COUT at LC7_7_Y3
--operation mode is arithmetic

VE1L009 = CARRY(!VE1L898 # !VE1_z[1]);


--VE1L109 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1407 at LC8_7_Y3
--operation mode is arithmetic

VE1L109 = VE1_z[2] $ !VE1L009;

--VE1L209 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1407COUT at LC8_7_Y3
--operation mode is arithmetic

VE1L209 = CARRY(VE1_z[2] & !VE1L009);


--VE1L309 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1408 at LC9_7_Y3
--operation mode is arithmetic

VE1L309 = VE1_z[3] $ !VE1L209;

--VE1L409 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1408COUT at LC9_7_Y3
--operation mode is arithmetic

VE1L409 = CARRY(!VE1_z[3] & !VE1L209);


--VE1L509 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1409 at LC10_7_Y3
--operation mode is normal

VE1L509 = VE1L409 $ VE1_z[4];


--VE1L609 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1410 at LC3_8_Y3
--operation mode is arithmetic

VE1L609 = !VE1_z[0];

--VE1L709 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1410COUT at LC3_8_Y3
--operation mode is arithmetic

VE1L709 = CARRY(VE1_z[0]);


--VE1L809 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1411 at LC4_8_Y3
--operation mode is arithmetic

VE1L809 = VE1_z[1] $ !VE1L709;

--VE1L909 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1411COUT at LC4_8_Y3
--operation mode is arithmetic

VE1L909 = CARRY(!VE1_z[1] & !VE1L709);


--VE1L019 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1412 at LC5_8_Y3
--operation mode is arithmetic

VE1L019 = VE1_z[2] $ !VE1L909;

--VE1L119 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1412COUT at LC5_8_Y3
--operation mode is arithmetic

VE1L119 = CARRY(VE1_z[2] & !VE1L909);


--VE1L219 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1413 at LC6_8_Y3
--operation mode is arithmetic

VE1L219 = VE1_z[3] $ !VE1L119;

--VE1L319 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1413COUT at LC6_8_Y3
--operation mode is arithmetic

VE1L319 = CARRY(!VE1_z[3] & !VE1L119);


--VE1L419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1414 at LC7_8_Y3
--operation mode is normal

VE1L419 = VE1_z[4] $ !VE1L319;


--VE2L619 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1407 at LC5_12_V4
--operation mode is arithmetic

VE2L619 = !VE2_l[1];

--VE2L719 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1407COUT at LC5_12_V4
--operation mode is arithmetic

VE2L719 = CARRY(VE2_l[1]);


--VE2L819 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1408 at LC6_12_V4
--operation mode is arithmetic

VE2L819 = VE2_l[2] $ !VE2L719;

--VE2L919 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1408COUT at LC6_12_V4
--operation mode is arithmetic

VE2L919 = CARRY(!VE2_l[2] & !VE2L719);


--VE2L029 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1409 at LC7_12_V4
--operation mode is arithmetic

VE2L029 = VE2_l[3] $ VE2L919;

--VE2L129 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1409COUT at LC7_12_V4
--operation mode is arithmetic

VE2L129 = CARRY(VE2_l[3] # !VE2L919);


--VE2L229 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1410 at LC8_12_V4
--operation mode is arithmetic

VE2L229 = VE2_l[4] $ !VE2L129;

--VE2L329 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1410COUT at LC8_12_V4
--operation mode is arithmetic

VE2L329 = CARRY(!VE2_l[4] & !VE2L129);


--VE2L429 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1411 at LC9_12_V4
--operation mode is normal

VE2L429 = VE2L329 $ VE2_l[5];


--VE1L519 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1415 at LC4_3_T3
--operation mode is arithmetic

VE1L519 = !VE1_l[1];

--VE1L619 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1415COUT at LC4_3_T3
--operation mode is arithmetic

VE1L619 = CARRY(VE1_l[1]);


--VE1L719 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1416 at LC5_3_T3
--operation mode is arithmetic

VE1L719 = VE1_l[2] $ !VE1L619;

--VE1L819 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1416COUT at LC5_3_T3
--operation mode is arithmetic

VE1L819 = CARRY(!VE1_l[2] & !VE1L619);


--VE1L919 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1417 at LC6_3_T3
--operation mode is arithmetic

VE1L919 = VE1_l[3] $ VE1L819;

--VE1L029 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1417COUT at LC6_3_T3
--operation mode is arithmetic

VE1L029 = CARRY(VE1_l[3] # !VE1L819);


--VE1L129 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1418 at LC7_3_T3
--operation mode is arithmetic

VE1L129 = VE1_l[4] $ !VE1L029;

--VE1L229 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1418COUT at LC7_3_T3
--operation mode is arithmetic

VE1L229 = CARRY(!VE1_l[4] & !VE1L029);


--VE1L329 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1419 at LC8_3_T3
--operation mode is normal

VE1L329 = VE1L229 $ VE1_l[5];


--VE2L529 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1412 at LC1_1_Y4
--operation mode is arithmetic

VE2L529 = !VE2_j[0];

--VE2L629 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1412COUT at LC1_1_Y4
--operation mode is arithmetic

VE2L629 = CARRY(VE2_j[0]);


--VE2L729 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1413 at LC2_1_Y4
--operation mode is arithmetic

VE2L729 = VE2_j[1] $ VE2L629;

--VE2L829 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1413COUT at LC2_1_Y4
--operation mode is arithmetic

VE2L829 = CARRY(!VE2L629 # !VE2_j[1]);


--VE2L929 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1414 at LC3_1_Y4
--operation mode is arithmetic

VE2L929 = VE2_j[2] $ !VE2L829;

--VE2L039 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1414COUT at LC3_1_Y4
--operation mode is arithmetic

VE2L039 = CARRY(VE2_j[2] & !VE2L829);


--VE2L139 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1415 at LC4_1_Y4
--operation mode is arithmetic

VE2L139 = VE2_j[3] $ VE2L039;

--VE2L239 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1415COUT at LC4_1_Y4
--operation mode is arithmetic

VE2L239 = CARRY(!VE2L039 # !VE2_j[3]);


--VE2L339 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1416 at LC5_1_Y4
--operation mode is normal

VE2L339 = VE2L239 $ !VE2_j[4];


--VE2L439 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1417 at LC6_2_Y4
--operation mode is arithmetic

VE2L439 = !VE2_j[0];

--VE2L539 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1417COUT at LC6_2_Y4
--operation mode is arithmetic

VE2L539 = CARRY(VE2_j[0]);


--VE2L639 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1418 at LC7_2_Y4
--operation mode is arithmetic

VE2L639 = VE2_j[1] $ !VE2L539;

--VE2L739 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1418COUT at LC7_2_Y4
--operation mode is arithmetic

VE2L739 = CARRY(!VE2_j[1] & !VE2L539);


--VE2L839 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1419 at LC8_2_Y4
--operation mode is arithmetic

VE2L839 = VE2_j[2] $ VE2L739;

--VE2L939 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1419COUT at LC8_2_Y4
--operation mode is arithmetic

VE2L939 = CARRY(VE2_j[2] # !VE2L739);


--VE2L049 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1420 at LC9_2_Y4
--operation mode is arithmetic

VE2L049 = VE2_j[3] $ !VE2L939;

--VE2L149 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1420COUT at LC9_2_Y4
--operation mode is arithmetic

VE2L149 = CARRY(!VE2_j[3] & !VE2L939);


--VE2L249 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1421 at LC10_2_Y4
--operation mode is normal

VE2L249 = VE2L149 $ !VE2_j[4];


--VE2L349 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1422 at LC6_13_Y4
--operation mode is arithmetic

VE2L349 = !VE2_j[0];

--VE2L449 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1422COUT at LC6_13_Y4
--operation mode is arithmetic

VE2L449 = CARRY(VE2_j[0]);


--VE2L549 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1423 at LC7_13_Y4
--operation mode is arithmetic

VE2L549 = VE2_j[1] $ !VE2L449;

--VE2L649 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1423COUT at LC7_13_Y4
--operation mode is arithmetic

VE2L649 = CARRY(!VE2_j[1] & !VE2L449);


--VE2L749 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1424 at LC8_13_Y4
--operation mode is arithmetic

VE2L749 = VE2_j[2] $ !VE2L649;

--VE2L849 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1424COUT at LC8_13_Y4
--operation mode is arithmetic

VE2L849 = CARRY(VE2_j[2] & !VE2L649);


--VE2L949 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1425 at LC9_13_Y4
--operation mode is arithmetic

VE2L949 = VE2_j[3] $ !VE2L849;

--VE2L059 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1425COUT at LC9_13_Y4
--operation mode is arithmetic

VE2L059 = CARRY(!VE2_j[3] & !VE2L849);


--VE2L159 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1426 at LC10_13_Y4
--operation mode is normal

VE2L159 = VE2L059 $ !VE2_j[4];


--VE2L259 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1427 at LC2_14_Y4
--operation mode is arithmetic

VE2L259 = !VE2_j[0];

--VE2L359 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1427COUT at LC2_14_Y4
--operation mode is arithmetic

VE2L359 = CARRY(VE2_j[0]);


--VE2L459 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1428 at LC3_14_Y4
--operation mode is arithmetic

VE2L459 = VE2_j[1] $ VE2L359;

--VE2L559 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1428COUT at LC3_14_Y4
--operation mode is arithmetic

VE2L559 = CARRY(!VE2L359 # !VE2_j[1]);


--VE2L659 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1429 at LC4_14_Y4
--operation mode is arithmetic

VE2L659 = VE2_j[2] $ !VE2L559;

--VE2L759 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1429COUT at LC4_14_Y4
--operation mode is arithmetic

VE2L759 = CARRY(VE2_j[2] & !VE2L559);


--VE2L859 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1430 at LC5_14_Y4
--operation mode is arithmetic

VE2L859 = VE2_j[3] $ !VE2L759;

--VE2L959 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1430COUT at LC5_14_Y4
--operation mode is arithmetic

VE2L959 = CARRY(!VE2_j[3] & !VE2L759);


--VE2L069 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1431 at LC6_14_Y4
--operation mode is normal

VE2L069 = VE2L959 $ VE2_j[4];


--VE1L429 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1420 at LC1_13_Y3
--operation mode is arithmetic

VE1L429 = !VE1_j[0];

--VE1L529 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1420COUT at LC1_13_Y3
--operation mode is arithmetic

VE1L529 = CARRY(VE1_j[0]);


--VE1L629 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1421 at LC2_13_Y3
--operation mode is arithmetic

VE1L629 = VE1_j[1] $ VE1L529;

--VE1L729 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1421COUT at LC2_13_Y3
--operation mode is arithmetic

VE1L729 = CARRY(!VE1L529 # !VE1_j[1]);


--VE1L829 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1422 at LC3_13_Y3
--operation mode is arithmetic

VE1L829 = VE1_j[2] $ !VE1L729;

--VE1L929 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1422COUT at LC3_13_Y3
--operation mode is arithmetic

VE1L929 = CARRY(VE1_j[2] & !VE1L729);


--VE1L039 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1423 at LC4_13_Y3
--operation mode is arithmetic

VE1L039 = VE1_j[3] $ VE1L929;

--VE1L139 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1423COUT at LC4_13_Y3
--operation mode is arithmetic

VE1L139 = CARRY(!VE1L929 # !VE1_j[3]);


--VE1L239 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1424 at LC5_13_Y3
--operation mode is normal

VE1L239 = VE1L139 $ !VE1_j[4];


--VE1L339 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1425 at LC2_6_Y3
--operation mode is arithmetic

VE1L339 = !VE1_j[0];

--VE1L439 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1425COUT at LC2_6_Y3
--operation mode is arithmetic

VE1L439 = CARRY(VE1_j[0]);


--VE1L539 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1426 at LC3_6_Y3
--operation mode is arithmetic

VE1L539 = VE1_j[1] $ !VE1L439;

--VE1L639 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1426COUT at LC3_6_Y3
--operation mode is arithmetic

VE1L639 = CARRY(!VE1_j[1] & !VE1L439);


--VE1L739 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1427 at LC4_6_Y3
--operation mode is arithmetic

VE1L739 = VE1_j[2] $ VE1L639;

--VE1L839 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1427COUT at LC4_6_Y3
--operation mode is arithmetic

VE1L839 = CARRY(VE1_j[2] # !VE1L639);


--VE1L939 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1428 at LC5_6_Y3
--operation mode is arithmetic

VE1L939 = VE1_j[3] $ !VE1L839;

--VE1L049 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1428COUT at LC5_6_Y3
--operation mode is arithmetic

VE1L049 = CARRY(!VE1_j[3] & !VE1L839);


--VE1L149 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1429 at LC6_6_Y3
--operation mode is normal

VE1L149 = VE1_j[4] $ !VE1L049;


--VE1L249 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1430 at LC1_15_Y3
--operation mode is arithmetic

VE1L249 = !VE1_j[0];

--VE1L349 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1430COUT at LC1_15_Y3
--operation mode is arithmetic

VE1L349 = CARRY(VE1_j[0]);


--VE1L449 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1431 at LC2_15_Y3
--operation mode is arithmetic

VE1L449 = VE1_j[1] $ !VE1L349;

--VE1L549 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1431COUT at LC2_15_Y3
--operation mode is arithmetic

VE1L549 = CARRY(!VE1_j[1] & !VE1L349);


--VE1L649 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1432 at LC3_15_Y3
--operation mode is arithmetic

VE1L649 = VE1_j[2] $ !VE1L549;

--VE1L749 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1432COUT at LC3_15_Y3
--operation mode is arithmetic

VE1L749 = CARRY(VE1_j[2] & !VE1L549);


--VE1L849 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1433 at LC4_15_Y3
--operation mode is arithmetic

VE1L849 = VE1_j[3] $ !VE1L749;

--VE1L949 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1433COUT at LC4_15_Y3
--operation mode is arithmetic

VE1L949 = CARRY(!VE1_j[3] & !VE1L749);


--VE1L059 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1434 at LC5_15_Y3
--operation mode is normal

VE1L059 = VE1L949 $ !VE1_j[4];


--VE1L159 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1435 at LC6_14_Y3
--operation mode is arithmetic

VE1L159 = !VE1_j[0];

--VE1L259 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1435COUT at LC6_14_Y3
--operation mode is arithmetic

VE1L259 = CARRY(VE1_j[0]);


--VE1L359 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1436 at LC7_14_Y3
--operation mode is arithmetic

VE1L359 = VE1_j[1] $ VE1L259;

--VE1L459 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1436COUT at LC7_14_Y3
--operation mode is arithmetic

VE1L459 = CARRY(!VE1L259 # !VE1_j[1]);


--VE1L559 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1437 at LC8_14_Y3
--operation mode is arithmetic

VE1L559 = VE1_j[2] $ !VE1L459;

--VE1L659 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1437COUT at LC8_14_Y3
--operation mode is arithmetic

VE1L659 = CARRY(VE1_j[2] & !VE1L459);


--VE1L759 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1438 at LC9_14_Y3
--operation mode is arithmetic

VE1L759 = VE1_j[3] $ !VE1L659;

--VE1L859 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1438COUT at LC9_14_Y3
--operation mode is arithmetic

VE1L859 = CARRY(!VE1_j[3] & !VE1L659);


--VE1L959 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1439 at LC10_14_Y3
--operation mode is normal

VE1L959 = VE1L859 $ VE1_j[4];


--FC1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4 at LC2_6_S3
--operation mode is arithmetic

FC1L06 = FC1_adc_pipe[0][1] $ FC1_adc_pipe[0][0];

--FC1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4COUT at LC2_6_S3
--operation mode is arithmetic

FC1L16 = CARRY(FC1_adc_pipe[0][1] & FC1_adc_pipe[0][0]);


--FC1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5 at LC3_6_S3
--operation mode is arithmetic

FC1L26 = FC1_adc_pipe[1][1] $ FC1_adc_pipe[1][0] $ FC1L16;

--FC1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5COUT at LC3_6_S3
--operation mode is arithmetic

FC1L36 = CARRY(FC1_adc_pipe[1][1] & !FC1_adc_pipe[1][0] & !FC1L16 # !FC1_adc_pipe[1][1] & (!FC1L16 # !FC1_adc_pipe[1][0]));


--FC1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6 at LC4_6_S3
--operation mode is arithmetic

FC1L46 = FC1_adc_pipe[2][1] $ FC1_adc_pipe[2][0] $ !FC1L36;

--FC1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6COUT at LC4_6_S3
--operation mode is arithmetic

FC1L56 = CARRY(FC1_adc_pipe[2][1] & (FC1_adc_pipe[2][0] # !FC1L36) # !FC1_adc_pipe[2][1] & FC1_adc_pipe[2][0] & !FC1L36);


--FC1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7 at LC5_6_S3
--operation mode is arithmetic

FC1L66 = FC1_adc_pipe[3][0] $ FC1_adc_pipe[3][1] $ FC1L56;

--FC1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7COUT at LC5_6_S3
--operation mode is arithmetic

FC1L76 = CARRY(FC1_adc_pipe[3][0] & !FC1_adc_pipe[3][1] & !FC1L56 # !FC1_adc_pipe[3][0] & (!FC1L56 # !FC1_adc_pipe[3][1]));


--FC1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8 at LC6_6_S3
--operation mode is arithmetic

FC1L86 = FC1_adc_pipe[4][0] $ FC1_adc_pipe[4][1] $ !FC1L76;

--FC1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8COUT at LC6_6_S3
--operation mode is arithmetic

FC1L96 = CARRY(FC1_adc_pipe[4][0] & (FC1_adc_pipe[4][1] # !FC1L76) # !FC1_adc_pipe[4][0] & FC1_adc_pipe[4][1] & !FC1L76);


--FC1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9 at LC7_6_S3
--operation mode is arithmetic

FC1L07 = FC1_adc_pipe[5][1] $ FC1_adc_pipe[5][0] $ FC1L96;

--FC1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9COUT at LC7_6_S3
--operation mode is arithmetic

FC1L17 = CARRY(FC1_adc_pipe[5][1] & !FC1_adc_pipe[5][0] & !FC1L96 # !FC1_adc_pipe[5][1] & (!FC1L96 # !FC1_adc_pipe[5][0]));


--FC1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10 at LC8_6_S3
--operation mode is arithmetic

FC1L27 = FC1_adc_pipe[6][1] $ FC1_adc_pipe[6][0] $ !FC1L17;

--FC1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10COUT at LC8_6_S3
--operation mode is arithmetic

FC1L37 = CARRY(FC1_adc_pipe[6][1] & (FC1_adc_pipe[6][0] # !FC1L17) # !FC1_adc_pipe[6][1] & FC1_adc_pipe[6][0] & !FC1L17);


--FC1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11 at LC9_6_S3
--operation mode is arithmetic

FC1L47 = FC1_adc_pipe[7][0] $ FC1_adc_pipe[7][1] $ FC1L37;

--FC1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11COUT at LC9_6_S3
--operation mode is arithmetic

FC1L57 = CARRY(FC1_adc_pipe[7][0] & !FC1_adc_pipe[7][1] & !FC1L37 # !FC1_adc_pipe[7][0] & (!FC1L37 # !FC1_adc_pipe[7][1]));


--FC1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~12 at LC10_6_S3
--operation mode is normal

FC1L67 = !FC1L57;


--FC1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~13 at LC3_15_S3
--operation mode is normal

FC1L77 = GND;


--W53_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_4_Y1
--operation mode is normal

W53_counter_cell[9]_lut_out = W53L91 $ W53_counter_cell[9];
W53_counter_cell[9]_sload_eqn = (VE1L601 & VE1L59) # (!VE1L601 & W53_counter_cell[9]_lut_out);
W53_counter_cell[9] = DFFE(W53_counter_cell[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );


--W53_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_4_Y1
--operation mode is counter

W53_counter_cell[8]_lut_out = W53_counter_cell[8] $ !W53L71;
W53_counter_cell[8]_sload_eqn = (VE1L601 & VE1L79) # (!VE1L601 & W53_counter_cell[8]_lut_out);
W53_counter_cell[8] = DFFE(W53_counter_cell[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_Y1
--operation mode is counter

W53L91 = CARRY(!W53_counter_cell[8] & !W53L71);


--W53_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_4_Y1
--operation mode is counter

W53_counter_cell[7]_lut_out = W53_counter_cell[7] $ W53L51;
W53_counter_cell[7]_sload_eqn = (VE1L601 & VE1L89) # (!VE1L601 & W53_counter_cell[7]_lut_out);
W53_counter_cell[7] = DFFE(W53_counter_cell[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_Y1
--operation mode is counter

W53L71 = CARRY(W53_counter_cell[7] # !W53L51);


--W53_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_4_Y1
--operation mode is counter

W53_counter_cell[6]_lut_out = W53_counter_cell[6] $ !W53L31;
W53_counter_cell[6]_sload_eqn = (VE1L601 & VE1L99) # (!VE1L601 & W53_counter_cell[6]_lut_out);
W53_counter_cell[6] = DFFE(W53_counter_cell[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_Y1
--operation mode is counter

W53L51 = CARRY(!W53_counter_cell[6] & !W53L31);


--W53_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_4_Y1
--operation mode is counter

W53_counter_cell[5]_lut_out = W53_counter_cell[5] $ W53L11;
W53_counter_cell[5]_sload_eqn = (VE1L601 & VE1L001) # (!VE1L601 & W53_counter_cell[5]_lut_out);
W53_counter_cell[5] = DFFE(W53_counter_cell[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_Y1
--operation mode is counter

W53L31 = CARRY(W53_counter_cell[5] # !W53L11);


--W53_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_4_Y1
--operation mode is counter

W53_counter_cell[4]_lut_out = W53_counter_cell[4] $ !W53L9;
W53_counter_cell[4]_sload_eqn = (VE1L601 & VE1L101) # (!VE1L601 & W53_counter_cell[4]_lut_out);
W53_counter_cell[4] = DFFE(W53_counter_cell[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_Y1
--operation mode is counter

W53L11 = CARRY(!W53_counter_cell[4] & !W53L9);


--W53_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_4_Y1
--operation mode is counter

W53_counter_cell[3]_lut_out = W53_counter_cell[3] $ W53L7;
W53_counter_cell[3]_sload_eqn = (VE1L601 & VE1L201) # (!VE1L601 & W53_counter_cell[3]_lut_out);
W53_counter_cell[3] = DFFE(W53_counter_cell[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_Y1
--operation mode is counter

W53L9 = CARRY(W53_counter_cell[3] # !W53L7);


--W53_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_4_Y1
--operation mode is counter

W53_counter_cell[2]_lut_out = W53_counter_cell[2] $ !W53L5;
W53_counter_cell[2]_sload_eqn = (VE1L601 & VE1L301) # (!VE1L601 & W53_counter_cell[2]_lut_out);
W53_counter_cell[2] = DFFE(W53_counter_cell[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_Y1
--operation mode is counter

W53L7 = CARRY(!W53_counter_cell[2] & !W53L5);


--W53_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_4_Y1
--operation mode is counter

W53_counter_cell[1]_lut_out = W53_counter_cell[1] $ W53L3;
W53_counter_cell[1]_sload_eqn = (VE1L601 & VE1L401) # (!VE1L601 & W53_counter_cell[1]_lut_out);
W53_counter_cell[1] = DFFE(W53_counter_cell[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_Y1
--operation mode is counter

W53L5 = CARRY(W53_counter_cell[1] # !W53L3);


--W53_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_4_Y1
--operation mode is qfbk_counter

W53_counter_cell[0]_lut_out = !W53_counter_cell[0];
W53_counter_cell[0]_sload_eqn = (VE1L601 & VE1L501) # (!VE1L601 & W53_counter_cell[0]_lut_out);
W53_counter_cell[0] = DFFE(W53_counter_cell[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W53L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_20|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_Y1
--operation mode is qfbk_counter

W53L3 = CARRY(!W53_counter_cell[0]);


--W14_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_12_F1
--operation mode is normal

W14_counter_cell[9]_lut_out = W14L91 $ W14_counter_cell[9];
W14_counter_cell[9]_sload_eqn = (VE2L601 & VE2L59) # (!VE2L601 & W14_counter_cell[9]_lut_out);
W14_counter_cell[9] = DFFE(W14_counter_cell[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );


--W14_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_12_F1
--operation mode is counter

W14_counter_cell[8]_lut_out = W14_counter_cell[8] $ !W14L71;
W14_counter_cell[8]_sload_eqn = (VE2L601 & VE2L79) # (!VE2L601 & W14_counter_cell[8]_lut_out);
W14_counter_cell[8] = DFFE(W14_counter_cell[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_F1
--operation mode is counter

W14L91 = CARRY(!W14_counter_cell[8] & !W14L71);


--W14_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_12_F1
--operation mode is counter

W14_counter_cell[7]_lut_out = W14_counter_cell[7] $ W14L51;
W14_counter_cell[7]_sload_eqn = (VE2L601 & VE2L89) # (!VE2L601 & W14_counter_cell[7]_lut_out);
W14_counter_cell[7] = DFFE(W14_counter_cell[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_F1
--operation mode is counter

W14L71 = CARRY(W14_counter_cell[7] # !W14L51);


--W14_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_12_F1
--operation mode is counter

W14_counter_cell[6]_lut_out = W14_counter_cell[6] $ !W14L31;
W14_counter_cell[6]_sload_eqn = (VE2L601 & VE2L99) # (!VE2L601 & W14_counter_cell[6]_lut_out);
W14_counter_cell[6] = DFFE(W14_counter_cell[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_F1
--operation mode is counter

W14L51 = CARRY(!W14_counter_cell[6] & !W14L31);


--W14_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_12_F1
--operation mode is counter

W14_counter_cell[5]_lut_out = W14_counter_cell[5] $ W14L11;
W14_counter_cell[5]_sload_eqn = (VE2L601 & VE2L001) # (!VE2L601 & W14_counter_cell[5]_lut_out);
W14_counter_cell[5] = DFFE(W14_counter_cell[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_F1
--operation mode is counter

W14L31 = CARRY(W14_counter_cell[5] # !W14L11);


--W14_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_12_F1
--operation mode is counter

W14_counter_cell[4]_lut_out = W14_counter_cell[4] $ !W14L9;
W14_counter_cell[4]_sload_eqn = (VE2L601 & VE2L101) # (!VE2L601 & W14_counter_cell[4]_lut_out);
W14_counter_cell[4] = DFFE(W14_counter_cell[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_F1
--operation mode is counter

W14L11 = CARRY(!W14_counter_cell[4] & !W14L9);


--W14_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_12_F1
--operation mode is counter

W14_counter_cell[3]_lut_out = W14_counter_cell[3] $ W14L7;
W14_counter_cell[3]_sload_eqn = (VE2L601 & VE2L201) # (!VE2L601 & W14_counter_cell[3]_lut_out);
W14_counter_cell[3] = DFFE(W14_counter_cell[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_F1
--operation mode is counter

W14L9 = CARRY(W14_counter_cell[3] # !W14L7);


--W14_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_12_F1
--operation mode is counter

W14_counter_cell[2]_lut_out = W14_counter_cell[2] $ !W14L5;
W14_counter_cell[2]_sload_eqn = (VE2L601 & VE2L301) # (!VE2L601 & W14_counter_cell[2]_lut_out);
W14_counter_cell[2] = DFFE(W14_counter_cell[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_F1
--operation mode is counter

W14L7 = CARRY(!W14_counter_cell[2] & !W14L5);


--W14_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_12_F1
--operation mode is counter

W14_counter_cell[1]_lut_out = W14_counter_cell[1] $ W14L3;
W14_counter_cell[1]_sload_eqn = (VE2L601 & VE2L401) # (!VE2L601 & W14_counter_cell[1]_lut_out);
W14_counter_cell[1] = DFFE(W14_counter_cell[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_F1
--operation mode is counter

W14L5 = CARRY(W14_counter_cell[1] # !W14L3);


--W14_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_12_F1
--operation mode is qfbk_counter

W14_counter_cell[0]_lut_out = !W14_counter_cell[0];
W14_counter_cell[0]_sload_eqn = (VE2L601 & VE2L501) # (!VE2L601 & W14_counter_cell[0]_lut_out);
W14_counter_cell[0] = DFFE(W14_counter_cell[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W14L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_19|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_F1
--operation mode is qfbk_counter

W14L3 = CARRY(!W14_counter_cell[0]);


--W24_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[9] at LC10_7_V3
--operation mode is normal

W24_q[9]_lut_out = W24L91 $ W24_q[9];
W24_q[9]_sload_eqn = (K1L37 & K1L47) # (!K1L37 & W24_q[9]_lut_out);
W24_q[9] = DFFE(W24_q[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);


--W24_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[8] at LC9_7_V3
--operation mode is counter

W24_q[8]_lut_out = W24_q[8] $ !W24L71;
W24_q[8]_sload_eqn = (K1L37 & K1L57) # (!K1L37 & W24_q[8]_lut_out);
W24_q[8] = DFFE(W24_q[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_V3
--operation mode is counter

W24L91 = CARRY(W24_q[8] & !W24L71);


--W24_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[7] at LC8_7_V3
--operation mode is counter

W24_q[7]_lut_out = W24_q[7] $ W24L51;
W24_q[7]_sload_eqn = (K1L37 & K1L67) # (!K1L37 & W24_q[7]_lut_out);
W24_q[7] = DFFE(W24_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_V3
--operation mode is counter

W24L71 = CARRY(!W24L51 # !W24_q[7]);


--W24_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[6] at LC7_7_V3
--operation mode is counter

W24_q[6]_lut_out = W24_q[6] $ !W24L31;
W24_q[6]_sload_eqn = (K1L37 & K1L77) # (!K1L37 & W24_q[6]_lut_out);
W24_q[6] = DFFE(W24_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_V3
--operation mode is counter

W24L51 = CARRY(W24_q[6] & !W24L31);


--W24_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[5] at LC6_7_V3
--operation mode is counter

W24_q[5]_lut_out = W24_q[5] $ W24L11;
W24_q[5]_sload_eqn = (K1L37 & K1L87) # (!K1L37 & W24_q[5]_lut_out);
W24_q[5] = DFFE(W24_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_V3
--operation mode is counter

W24L31 = CARRY(!W24L11 # !W24_q[5]);


--W24_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[4] at LC5_7_V3
--operation mode is counter

W24_q[4]_lut_out = W24_q[4] $ !W24L9;
W24_q[4]_sload_eqn = (K1L37 & K1L97) # (!K1L37 & W24_q[4]_lut_out);
W24_q[4] = DFFE(W24_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_V3
--operation mode is counter

W24L11 = CARRY(W24_q[4] & !W24L9);


--W24_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[3] at LC4_7_V3
--operation mode is counter

W24_q[3]_lut_out = W24_q[3] $ W24L7;
W24_q[3]_sload_eqn = (K1L37 & K1L08) # (!K1L37 & W24_q[3]_lut_out);
W24_q[3] = DFFE(W24_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_V3
--operation mode is counter

W24L9 = CARRY(!W24L7 # !W24_q[3]);


--W24_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[2] at LC3_7_V3
--operation mode is counter

W24_q[2]_lut_out = W24_q[2] $ !W24L5;
W24_q[2]_sload_eqn = (K1L37 & K1L18) # (!K1L37 & W24_q[2]_lut_out);
W24_q[2] = DFFE(W24_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_V3
--operation mode is counter

W24L7 = CARRY(W24_q[2] & !W24L5);


--W24_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[1] at LC2_7_V3
--operation mode is counter

W24_q[1]_lut_out = W24_q[1] $ W24L3;
W24_q[1]_sload_eqn = (K1L37 & K1L28) # (!K1L37 & W24_q[1]_lut_out);
W24_q[1] = DFFE(W24_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_V3
--operation mode is counter

W24L5 = CARRY(!W24L3 # !W24_q[1]);


--W24_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|q[0] at LC1_7_V3
--operation mode is qfbk_counter

W24_q[0]_lut_out = !W24_q[0];
W24_q[0]_sload_eqn = (K1L37 & K1L38) # (!K1L37 & W24_q[0]_lut_out);
W24_q[0] = DFFE(W24_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W24L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_18|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_V3
--operation mode is qfbk_counter

W24L3 = CARRY(W24_q[0]);


--W34_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[9] at LC10_7_P2
--operation mode is normal

W34_q[9]_lut_out = W34L91 $ W34_q[9];
W34_q[9]_sload_eqn = (K1L98 & K1L09) # (!K1L98 & W34_q[9]_lut_out);
W34_q[9] = DFFE(W34_q[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);


--W34_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[8] at LC9_7_P2
--operation mode is counter

W34_q[8]_lut_out = W34_q[8] $ !W34L71;
W34_q[8]_sload_eqn = (K1L98 & K1L19) # (!K1L98 & W34_q[8]_lut_out);
W34_q[8] = DFFE(W34_q[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_P2
--operation mode is counter

W34L91 = CARRY(W34_q[8] & !W34L71);


--W34_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[7] at LC8_7_P2
--operation mode is counter

W34_q[7]_lut_out = W34_q[7] $ W34L51;
W34_q[7]_sload_eqn = (K1L98 & K1L29) # (!K1L98 & W34_q[7]_lut_out);
W34_q[7] = DFFE(W34_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_P2
--operation mode is counter

W34L71 = CARRY(!W34L51 # !W34_q[7]);


--W34_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[6] at LC7_7_P2
--operation mode is counter

W34_q[6]_lut_out = W34_q[6] $ !W34L31;
W34_q[6]_sload_eqn = (K1L98 & K1L39) # (!K1L98 & W34_q[6]_lut_out);
W34_q[6] = DFFE(W34_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_P2
--operation mode is counter

W34L51 = CARRY(W34_q[6] & !W34L31);


--W34_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[5] at LC6_7_P2
--operation mode is counter

W34_q[5]_lut_out = W34_q[5] $ W34L11;
W34_q[5]_sload_eqn = (K1L98 & K1L49) # (!K1L98 & W34_q[5]_lut_out);
W34_q[5] = DFFE(W34_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_P2
--operation mode is counter

W34L31 = CARRY(!W34L11 # !W34_q[5]);


--W34_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[4] at LC5_7_P2
--operation mode is counter

W34_q[4]_lut_out = W34_q[4] $ !W34L9;
W34_q[4]_sload_eqn = (K1L98 & K1L59) # (!K1L98 & W34_q[4]_lut_out);
W34_q[4] = DFFE(W34_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_P2
--operation mode is counter

W34L11 = CARRY(W34_q[4] & !W34L9);


--W34_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[3] at LC4_7_P2
--operation mode is counter

W34_q[3]_lut_out = W34_q[3] $ W34L7;
W34_q[3]_sload_eqn = (K1L98 & K1L69) # (!K1L98 & W34_q[3]_lut_out);
W34_q[3] = DFFE(W34_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_P2
--operation mode is counter

W34L9 = CARRY(!W34L7 # !W34_q[3]);


--W34_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[2] at LC3_7_P2
--operation mode is counter

W34_q[2]_lut_out = W34_q[2] $ !W34L5;
W34_q[2]_sload_eqn = (K1L98 & K1L79) # (!K1L98 & W34_q[2]_lut_out);
W34_q[2] = DFFE(W34_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_P2
--operation mode is counter

W34L7 = CARRY(W34_q[2] & !W34L5);


--W34_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[1] at LC2_7_P2
--operation mode is counter

W34_q[1]_lut_out = W34_q[1] $ W34L3;
W34_q[1]_sload_eqn = (K1L98 & K1L89) # (!K1L98 & W34_q[1]_lut_out);
W34_q[1] = DFFE(W34_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_P2
--operation mode is counter

W34L5 = CARRY(!W34L3 # !W34_q[1]);


--W34_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|q[0] at LC1_7_P2
--operation mode is qfbk_counter

W34_q[0]_lut_out = !W34_q[0];
W34_q[0]_sload_eqn = (K1L98 & K1L99) # (!K1L98 & W34_q[0]_lut_out);
W34_q[0] = DFFE(W34_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , !K1_second_cnt[26]);

--W34L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_17|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_P2
--operation mode is qfbk_counter

W34L3 = CARRY(W34_q[0]);


--W33_sload_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[8] at LC9_4_J1
--operation mode is normal

W33_sload_path[8]_lut_out = W33_sload_path[8] $ (!W33L71 & VE1L21);
W33_sload_path[8]_reg_input = !VE1_i2291 & W33_sload_path[8]_lut_out;
W33_sload_path[8] = DFFE(W33_sload_path[8]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W33_sload_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[7] at LC8_4_J1
--operation mode is counter

W33_sload_path[7]_lut_out = W33_sload_path[7] $ (VE1L21 & W33L51);
W33_sload_path[7]_reg_input = !VE1_i2291 & W33_sload_path[7]_lut_out;
W33_sload_path[7] = DFFE(W33_sload_path[7]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_J1
--operation mode is counter

W33L71 = CARRY(!W33L51 # !W33_sload_path[7]);


--W33_sload_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[6] at LC7_4_J1
--operation mode is counter

W33_sload_path[6]_lut_out = W33_sload_path[6] $ (VE1L21 & !W33L31);
W33_sload_path[6]_reg_input = !VE1_i2291 & W33_sload_path[6]_lut_out;
W33_sload_path[6] = DFFE(W33_sload_path[6]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_J1
--operation mode is counter

W33L51 = CARRY(W33_sload_path[6] & !W33L31);


--W33_sload_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_J1
--operation mode is counter

W33_sload_path[5]_lut_out = W33_sload_path[5] $ (VE1L21 & W33L11);
W33_sload_path[5]_reg_input = !VE1_i2291 & W33_sload_path[5]_lut_out;
W33_sload_path[5] = DFFE(W33_sload_path[5]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_J1
--operation mode is counter

W33L31 = CARRY(!W33L11 # !W33_sload_path[5]);


--W33_sload_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_J1
--operation mode is counter

W33_sload_path[4]_lut_out = W33_sload_path[4] $ (VE1L21 & !W33L9);
W33_sload_path[4]_reg_input = !VE1_i2291 & W33_sload_path[4]_lut_out;
W33_sload_path[4] = DFFE(W33_sload_path[4]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_J1
--operation mode is counter

W33L11 = CARRY(W33_sload_path[4] & !W33L9);


--W33_sload_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_J1
--operation mode is counter

W33_sload_path[3]_lut_out = W33_sload_path[3] $ (VE1L21 & W33L7);
W33_sload_path[3]_reg_input = !VE1_i2291 & W33_sload_path[3]_lut_out;
W33_sload_path[3] = DFFE(W33_sload_path[3]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_J1
--operation mode is counter

W33L9 = CARRY(!W33L7 # !W33_sload_path[3]);


--W33_sload_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_J1
--operation mode is counter

W33_sload_path[2]_lut_out = W33_sload_path[2] $ (VE1L21 & !W33L5);
W33_sload_path[2]_reg_input = !VE1_i2291 & W33_sload_path[2]_lut_out;
W33_sload_path[2] = DFFE(W33_sload_path[2]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_J1
--operation mode is counter

W33L7 = CARRY(W33_sload_path[2] & !W33L5);


--W33_sload_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_J1
--operation mode is counter

W33_sload_path[1]_lut_out = W33_sload_path[1] $ (VE1L21 & W33L3);
W33_sload_path[1]_reg_input = !VE1_i2291 & W33_sload_path[1]_lut_out;
W33_sload_path[1] = DFFE(W33_sload_path[1]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_J1
--operation mode is counter

W33L5 = CARRY(!W33L3 # !W33_sload_path[1]);


--W33_sload_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_J1
--operation mode is qfbk_counter

W33_sload_path[0]_lut_out = VE1L21 $ W33_sload_path[0];
W33_sload_path[0]_reg_input = !VE1_i2291 & W33_sload_path[0]_lut_out;
W33_sload_path[0] = DFFE(W33_sload_path[0]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W33L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_J1
--operation mode is qfbk_counter

W33L3 = CARRY(W33_sload_path[0]);


--W93_sload_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[8] at LC9_10_R4
--operation mode is normal

W93_sload_path[8]_lut_out = W93_sload_path[8] $ (!W93L71 & VE2L21);
W93_sload_path[8]_reg_input = !VE2_i2291 & W93_sload_path[8]_lut_out;
W93_sload_path[8] = DFFE(W93_sload_path[8]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W93_sload_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_R4
--operation mode is counter

W93_sload_path[7]_lut_out = W93_sload_path[7] $ (VE2L21 & W93L51);
W93_sload_path[7]_reg_input = !VE2_i2291 & W93_sload_path[7]_lut_out;
W93_sload_path[7] = DFFE(W93_sload_path[7]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_10_R4
--operation mode is counter

W93L71 = CARRY(!W93L51 # !W93_sload_path[7]);


--W93_sload_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_R4
--operation mode is counter

W93_sload_path[6]_lut_out = W93_sload_path[6] $ (VE2L21 & !W93L31);
W93_sload_path[6]_reg_input = !VE2_i2291 & W93_sload_path[6]_lut_out;
W93_sload_path[6] = DFFE(W93_sload_path[6]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_R4
--operation mode is counter

W93L51 = CARRY(W93_sload_path[6] & !W93L31);


--W93_sload_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_R4
--operation mode is counter

W93_sload_path[5]_lut_out = W93_sload_path[5] $ (VE2L21 & W93L11);
W93_sload_path[5]_reg_input = !VE2_i2291 & W93_sload_path[5]_lut_out;
W93_sload_path[5] = DFFE(W93_sload_path[5]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_R4
--operation mode is counter

W93L31 = CARRY(!W93L11 # !W93_sload_path[5]);


--W93_sload_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_R4
--operation mode is counter

W93_sload_path[4]_lut_out = W93_sload_path[4] $ (VE2L21 & !W93L9);
W93_sload_path[4]_reg_input = !VE2_i2291 & W93_sload_path[4]_lut_out;
W93_sload_path[4] = DFFE(W93_sload_path[4]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_R4
--operation mode is counter

W93L11 = CARRY(W93_sload_path[4] & !W93L9);


--W93_sload_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_R4
--operation mode is counter

W93_sload_path[3]_lut_out = W93_sload_path[3] $ (VE2L21 & W93L7);
W93_sload_path[3]_reg_input = !VE2_i2291 & W93_sload_path[3]_lut_out;
W93_sload_path[3] = DFFE(W93_sload_path[3]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_R4
--operation mode is counter

W93L9 = CARRY(!W93L7 # !W93_sload_path[3]);


--W93_sload_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_R4
--operation mode is counter

W93_sload_path[2]_lut_out = W93_sload_path[2] $ (VE2L21 & !W93L5);
W93_sload_path[2]_reg_input = !VE2_i2291 & W93_sload_path[2]_lut_out;
W93_sload_path[2] = DFFE(W93_sload_path[2]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_R4
--operation mode is counter

W93L7 = CARRY(W93_sload_path[2] & !W93L5);


--W93_sload_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_R4
--operation mode is counter

W93_sload_path[1]_lut_out = W93_sload_path[1] $ (VE2L21 & W93L3);
W93_sload_path[1]_reg_input = !VE2_i2291 & W93_sload_path[1]_lut_out;
W93_sload_path[1] = DFFE(W93_sload_path[1]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_R4
--operation mode is counter

W93L5 = CARRY(!W93L3 # !W93_sload_path[1]);


--W93_sload_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_R4
--operation mode is qfbk_counter

W93_sload_path[0]_lut_out = VE2L21 $ W93_sload_path[0];
W93_sload_path[0]_reg_input = !VE2_i2291 & W93_sload_path[0]_lut_out;
W93_sload_path[0] = DFFE(W93_sload_path[0]_reg_input, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W93L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_R4
--operation mode is qfbk_counter

W93L3 = CARRY(W93_sload_path[0]);


--W64_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[3] at LC4_1_V3
--operation mode is normal

W64_q[3]_lut_out = W64_q[3] $ W64L7;
W64_q[3]_sload_eqn = (K1L911 & K1L221) # (!K1L911 & W64_q[3]_lut_out);
W64_q[3]_reg_input = W64_q[3]_sload_eqn & !K1_i598;
W64_q[3] = DFFE(W64_q[3]_reg_input, GLOBAL(HF1_outclock0), !L1L4Q, , );


--W64_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[2] at LC3_1_V3
--operation mode is counter

W64_q[2]_lut_out = W64_q[2] $ !W64L5;
W64_q[2]_sload_eqn = (K1L911 & K1L321) # (!K1L911 & W64_q[2]_lut_out);
W64_q[2]_reg_input = W64_q[2]_sload_eqn & !K1_i598;
W64_q[2] = DFFE(W64_q[2]_reg_input, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W64L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_V3
--operation mode is counter

W64L7 = CARRY(W64_q[2] & !W64L5);


--W64_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[1] at LC2_1_V3
--operation mode is counter

W64_q[1]_lut_out = W64_q[1] $ W64L3;
W64_q[1]_sload_eqn = (K1L911 & K1L421) # (!K1L911 & W64_q[1]_lut_out);
W64_q[1]_reg_input = W64_q[1]_sload_eqn & !K1_i598;
W64_q[1] = DFFE(W64_q[1]_reg_input, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W64L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_V3
--operation mode is counter

W64L5 = CARRY(!W64L3 # !W64_q[1]);


--W64_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|q[0] at LC1_1_V3
--operation mode is qfbk_counter

W64_q[0]_lut_out = !W64_q[0];
W64_q[0]_sload_eqn = (K1L911 & K1L521) # (!K1L911 & W64_q[0]_lut_out);
W64_q[0]_reg_input = W64_q[0]_sload_eqn & !K1_i598;
W64_q[0] = DFFE(W64_q[0]_reg_input, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W64L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_14|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_V3
--operation mode is qfbk_counter

W64L3 = CARRY(W64_q[0]);


--W44_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[31] at LC2_7_B2
--operation mode is normal

W44_q[31]_lut_out = W44_q[31] $ (W44L36 & K1_i289);
W44_q[31]_sload_eqn = (K1_second_cnt[26] & K1L4) # (!K1_second_cnt[26] & W44_q[31]_lut_out);
W44_q[31] = DFFE(W44_q[31]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );


--W44_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[30] at LC1_7_B2
--operation mode is counter

W44_q[30]_lut_out = W44_q[30] $ (K1_i289 & !W44L16);
W44_q[30]_sload_eqn = (K1_second_cnt[26] & K1L5) # (!K1_second_cnt[26] & W44_q[30]_lut_out);
W44_q[30] = DFFE(W44_q[30]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_7_B2
--operation mode is counter

W44L36 = CARRY(W44_q[30] & !W44L16);


--W44_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[29] at LC10_5_B2
--operation mode is counter

W44_q[29]_lut_out = W44_q[29] $ (K1_i289 & W44L95);
W44_q[29]_sload_eqn = (K1_second_cnt[26] & K1L6) # (!K1_second_cnt[26] & W44_q[29]_lut_out);
W44_q[29] = DFFE(W44_q[29]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_5_B2
--operation mode is counter

W44L16 = CARRY(!W44L95 # !W44_q[29]);


--W44_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[28] at LC9_5_B2
--operation mode is counter

W44_q[28]_lut_out = W44_q[28] $ (K1_i289 & !W44L75);
W44_q[28]_sload_eqn = (K1_second_cnt[26] & K1L7) # (!K1_second_cnt[26] & W44_q[28]_lut_out);
W44_q[28] = DFFE(W44_q[28]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_5_B2
--operation mode is counter

W44L95 = CARRY(W44_q[28] & !W44L75);


--W44_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[27] at LC8_5_B2
--operation mode is counter

W44_q[27]_lut_out = W44_q[27] $ (K1_i289 & W44L55);
W44_q[27]_sload_eqn = (K1_second_cnt[26] & K1L8) # (!K1_second_cnt[26] & W44_q[27]_lut_out);
W44_q[27] = DFFE(W44_q[27]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_5_B2
--operation mode is counter

W44L75 = CARRY(!W44L55 # !W44_q[27]);


--W44_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[26] at LC7_5_B2
--operation mode is counter

W44_q[26]_lut_out = W44_q[26] $ (K1_i289 & !W44L35);
W44_q[26]_sload_eqn = (K1_second_cnt[26] & K1L9) # (!K1_second_cnt[26] & W44_q[26]_lut_out);
W44_q[26] = DFFE(W44_q[26]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_5_B2
--operation mode is counter

W44L55 = CARRY(W44_q[26] & !W44L35);


--W44_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[25] at LC6_5_B2
--operation mode is counter

W44_q[25]_lut_out = W44_q[25] $ (K1_i289 & W44L15);
W44_q[25]_sload_eqn = (K1_second_cnt[26] & K1L01) # (!K1_second_cnt[26] & W44_q[25]_lut_out);
W44_q[25] = DFFE(W44_q[25]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_5_B2
--operation mode is counter

W44L35 = CARRY(!W44L15 # !W44_q[25]);


--W44_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[24] at LC5_5_B2
--operation mode is counter

W44_q[24]_lut_out = W44_q[24] $ (K1_i289 & !W44L94);
W44_q[24]_sload_eqn = (K1_second_cnt[26] & K1L11) # (!K1_second_cnt[26] & W44_q[24]_lut_out);
W44_q[24] = DFFE(W44_q[24]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_5_B2
--operation mode is counter

W44L15 = CARRY(W44_q[24] & !W44L94);


--W44_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[23] at LC4_5_B2
--operation mode is counter

W44_q[23]_lut_out = W44_q[23] $ (K1_i289 & W44L74);
W44_q[23]_sload_eqn = (K1_second_cnt[26] & K1L21) # (!K1_second_cnt[26] & W44_q[23]_lut_out);
W44_q[23] = DFFE(W44_q[23]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_5_B2
--operation mode is counter

W44L94 = CARRY(!W44L74 # !W44_q[23]);


--W44_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[22] at LC3_5_B2
--operation mode is counter

W44_q[22]_lut_out = W44_q[22] $ (K1_i289 & !W44L54);
W44_q[22]_sload_eqn = (K1_second_cnt[26] & K1L31) # (!K1_second_cnt[26] & W44_q[22]_lut_out);
W44_q[22] = DFFE(W44_q[22]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_5_B2
--operation mode is counter

W44L74 = CARRY(W44_q[22] & !W44L54);


--W44_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[21] at LC2_5_B2
--operation mode is counter

W44_q[21]_lut_out = W44_q[21] $ (K1_i289 & W44L34);
W44_q[21]_sload_eqn = (K1_second_cnt[26] & K1L41) # (!K1_second_cnt[26] & W44_q[21]_lut_out);
W44_q[21] = DFFE(W44_q[21]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_5_B2
--operation mode is counter

W44L54 = CARRY(!W44L34 # !W44_q[21]);


--W44_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[20] at LC1_5_B2
--operation mode is counter

W44_q[20]_lut_out = W44_q[20] $ (K1_i289 & !W44L14);
W44_q[20]_sload_eqn = (K1_second_cnt[26] & K1L51) # (!K1_second_cnt[26] & W44_q[20]_lut_out);
W44_q[20] = DFFE(W44_q[20]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_5_B2
--operation mode is counter

W44L34 = CARRY(W44_q[20] & !W44L14);


--W44_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[19] at LC10_3_B2
--operation mode is counter

W44_q[19]_lut_out = W44_q[19] $ (K1_i289 & W44L93);
W44_q[19]_sload_eqn = (K1_second_cnt[26] & K1L61) # (!K1_second_cnt[26] & W44_q[19]_lut_out);
W44_q[19] = DFFE(W44_q[19]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_3_B2
--operation mode is counter

W44L14 = CARRY(!W44L93 # !W44_q[19]);


--W44_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[18] at LC9_3_B2
--operation mode is counter

W44_q[18]_lut_out = W44_q[18] $ (K1_i289 & !W44L73);
W44_q[18]_sload_eqn = (K1_second_cnt[26] & K1L71) # (!K1_second_cnt[26] & W44_q[18]_lut_out);
W44_q[18] = DFFE(W44_q[18]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_3_B2
--operation mode is counter

W44L93 = CARRY(W44_q[18] & !W44L73);


--W44_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[17] at LC8_3_B2
--operation mode is counter

W44_q[17]_lut_out = W44_q[17] $ (K1_i289 & W44L53);
W44_q[17]_sload_eqn = (K1_second_cnt[26] & K1L81) # (!K1_second_cnt[26] & W44_q[17]_lut_out);
W44_q[17] = DFFE(W44_q[17]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_3_B2
--operation mode is counter

W44L73 = CARRY(!W44L53 # !W44_q[17]);


--W44_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[16] at LC7_3_B2
--operation mode is counter

W44_q[16]_lut_out = W44_q[16] $ (K1_i289 & !W44L33);
W44_q[16]_sload_eqn = (K1_second_cnt[26] & K1L91) # (!K1_second_cnt[26] & W44_q[16]_lut_out);
W44_q[16] = DFFE(W44_q[16]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_3_B2
--operation mode is counter

W44L53 = CARRY(W44_q[16] & !W44L33);


--W44_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[15] at LC6_3_B2
--operation mode is counter

W44_q[15]_lut_out = W44_q[15] $ (K1_i289 & W44L13);
W44_q[15]_sload_eqn = (K1_second_cnt[26] & K1L02) # (!K1_second_cnt[26] & W44_q[15]_lut_out);
W44_q[15] = DFFE(W44_q[15]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_3_B2
--operation mode is counter

W44L33 = CARRY(!W44L13 # !W44_q[15]);


--W44_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[14] at LC5_3_B2
--operation mode is counter

W44_q[14]_lut_out = W44_q[14] $ (K1_i289 & !W44L92);
W44_q[14]_sload_eqn = (K1_second_cnt[26] & K1L12) # (!K1_second_cnt[26] & W44_q[14]_lut_out);
W44_q[14] = DFFE(W44_q[14]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_B2
--operation mode is counter

W44L13 = CARRY(W44_q[14] & !W44L92);


--W44_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[13] at LC4_3_B2
--operation mode is counter

W44_q[13]_lut_out = W44_q[13] $ (K1_i289 & W44L72);
W44_q[13]_sload_eqn = (K1_second_cnt[26] & K1L22) # (!K1_second_cnt[26] & W44_q[13]_lut_out);
W44_q[13] = DFFE(W44_q[13]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_B2
--operation mode is counter

W44L92 = CARRY(!W44L72 # !W44_q[13]);


--W44_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[12] at LC3_3_B2
--operation mode is counter

W44_q[12]_lut_out = W44_q[12] $ (K1_i289 & !W44L52);
W44_q[12]_sload_eqn = (K1_second_cnt[26] & K1L32) # (!K1_second_cnt[26] & W44_q[12]_lut_out);
W44_q[12] = DFFE(W44_q[12]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_B2
--operation mode is counter

W44L72 = CARRY(W44_q[12] & !W44L52);


--W44_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[11] at LC2_3_B2
--operation mode is counter

W44_q[11]_lut_out = W44_q[11] $ (K1_i289 & W44L32);
W44_q[11]_sload_eqn = (K1_second_cnt[26] & K1L42) # (!K1_second_cnt[26] & W44_q[11]_lut_out);
W44_q[11] = DFFE(W44_q[11]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_B2
--operation mode is counter

W44L52 = CARRY(!W44L32 # !W44_q[11]);


--W44_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[10] at LC1_3_B2
--operation mode is counter

W44_q[10]_lut_out = W44_q[10] $ (K1_i289 & !W44L12);
W44_q[10]_sload_eqn = (K1_second_cnt[26] & K1L52) # (!K1_second_cnt[26] & W44_q[10]_lut_out);
W44_q[10] = DFFE(W44_q[10]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_B2
--operation mode is counter

W44L32 = CARRY(W44_q[10] & !W44L12);


--W44_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[9] at LC10_1_B2
--operation mode is counter

W44_q[9]_lut_out = W44_q[9] $ (K1_i289 & W44L91);
W44_q[9]_sload_eqn = (K1_second_cnt[26] & K1L62) # (!K1_second_cnt[26] & W44_q[9]_lut_out);
W44_q[9] = DFFE(W44_q[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_B2
--operation mode is counter

W44L12 = CARRY(!W44L91 # !W44_q[9]);


--W44_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[8] at LC9_1_B2
--operation mode is counter

W44_q[8]_lut_out = W44_q[8] $ (K1_i289 & !W44L71);
W44_q[8]_sload_eqn = (K1_second_cnt[26] & K1L72) # (!K1_second_cnt[26] & W44_q[8]_lut_out);
W44_q[8] = DFFE(W44_q[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_B2
--operation mode is counter

W44L91 = CARRY(W44_q[8] & !W44L71);


--W44_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[7] at LC8_1_B2
--operation mode is counter

W44_q[7]_lut_out = W44_q[7] $ (K1_i289 & W44L51);
W44_q[7]_sload_eqn = (K1_second_cnt[26] & K1L82) # (!K1_second_cnt[26] & W44_q[7]_lut_out);
W44_q[7] = DFFE(W44_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_B2
--operation mode is counter

W44L71 = CARRY(!W44L51 # !W44_q[7]);


--W44_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[6] at LC7_1_B2
--operation mode is counter

W44_q[6]_lut_out = W44_q[6] $ (K1_i289 & !W44L31);
W44_q[6]_sload_eqn = (K1_second_cnt[26] & K1L92) # (!K1_second_cnt[26] & W44_q[6]_lut_out);
W44_q[6] = DFFE(W44_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_B2
--operation mode is counter

W44L51 = CARRY(W44_q[6] & !W44L31);


--W44_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[5] at LC6_1_B2
--operation mode is counter

W44_q[5]_lut_out = W44_q[5] $ (K1_i289 & W44L11);
W44_q[5]_sload_eqn = (K1_second_cnt[26] & K1L03) # (!K1_second_cnt[26] & W44_q[5]_lut_out);
W44_q[5] = DFFE(W44_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_B2
--operation mode is counter

W44L31 = CARRY(!W44L11 # !W44_q[5]);


--W44_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[4] at LC5_1_B2
--operation mode is counter

W44_q[4]_lut_out = W44_q[4] $ (K1_i289 & !W44L9);
W44_q[4]_sload_eqn = (K1_second_cnt[26] & K1L13) # (!K1_second_cnt[26] & W44_q[4]_lut_out);
W44_q[4] = DFFE(W44_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_B2
--operation mode is counter

W44L11 = CARRY(W44_q[4] & !W44L9);


--W44_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[3] at LC4_1_B2
--operation mode is counter

W44_q[3]_lut_out = W44_q[3] $ (K1_i289 & W44L7);
W44_q[3]_sload_eqn = (K1_second_cnt[26] & K1L23) # (!K1_second_cnt[26] & W44_q[3]_lut_out);
W44_q[3] = DFFE(W44_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_B2
--operation mode is counter

W44L9 = CARRY(!W44L7 # !W44_q[3]);


--W44_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[2] at LC3_1_B2
--operation mode is counter

W44_q[2]_lut_out = W44_q[2] $ (K1_i289 & !W44L5);
W44_q[2]_sload_eqn = (K1_second_cnt[26] & K1L33) # (!K1_second_cnt[26] & W44_q[2]_lut_out);
W44_q[2] = DFFE(W44_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_B2
--operation mode is counter

W44L7 = CARRY(W44_q[2] & !W44L5);


--W44_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[1] at LC2_1_B2
--operation mode is counter

W44_q[1]_lut_out = W44_q[1] $ (K1_i289 & W44L3);
W44_q[1]_sload_eqn = (K1_second_cnt[26] & K1L43) # (!K1_second_cnt[26] & W44_q[1]_lut_out);
W44_q[1] = DFFE(W44_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_B2
--operation mode is counter

W44L5 = CARRY(!W44L3 # !W44_q[1]);


--W44_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|q[0] at LC1_1_B2
--operation mode is qfbk_counter

W44_q[0]_lut_out = K1_i289 $ W44_q[0];
W44_q[0]_sload_eqn = (K1_second_cnt[26] & K1L53) # (!K1_second_cnt[26] & W44_q[0]_lut_out);
W44_q[0] = DFFE(W44_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W44L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_B2
--operation mode is qfbk_counter

W44L3 = CARRY(W44_q[0]);


--W54_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[31] at LC2_10_G2
--operation mode is normal

W54_q[31]_lut_out = W54_q[31] $ (W54L36 & K1_i354);
W54_q[31]_sload_eqn = (K1_second_cnt[26] & K1L63) # (!K1_second_cnt[26] & W54_q[31]_lut_out);
W54_q[31] = DFFE(W54_q[31]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );


--W54_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[30] at LC1_10_G2
--operation mode is counter

W54_q[30]_lut_out = W54_q[30] $ (K1_i354 & !W54L16);
W54_q[30]_sload_eqn = (K1_second_cnt[26] & K1L73) # (!K1_second_cnt[26] & W54_q[30]_lut_out);
W54_q[30] = DFFE(W54_q[30]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_10_G2
--operation mode is counter

W54L36 = CARRY(W54_q[30] & !W54L16);


--W54_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[29] at LC10_8_G2
--operation mode is counter

W54_q[29]_lut_out = W54_q[29] $ (K1_i354 & W54L95);
W54_q[29]_sload_eqn = (K1_second_cnt[26] & K1L83) # (!K1_second_cnt[26] & W54_q[29]_lut_out);
W54_q[29] = DFFE(W54_q[29]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_8_G2
--operation mode is counter

W54L16 = CARRY(!W54L95 # !W54_q[29]);


--W54_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[28] at LC9_8_G2
--operation mode is counter

W54_q[28]_lut_out = W54_q[28] $ (K1_i354 & !W54L75);
W54_q[28]_sload_eqn = (K1_second_cnt[26] & K1L93) # (!K1_second_cnt[26] & W54_q[28]_lut_out);
W54_q[28] = DFFE(W54_q[28]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_8_G2
--operation mode is counter

W54L95 = CARRY(W54_q[28] & !W54L75);


--W54_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[27] at LC8_8_G2
--operation mode is counter

W54_q[27]_lut_out = W54_q[27] $ (K1_i354 & W54L55);
W54_q[27]_sload_eqn = (K1_second_cnt[26] & K1L04) # (!K1_second_cnt[26] & W54_q[27]_lut_out);
W54_q[27] = DFFE(W54_q[27]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_8_G2
--operation mode is counter

W54L75 = CARRY(!W54L55 # !W54_q[27]);


--W54_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[26] at LC7_8_G2
--operation mode is counter

W54_q[26]_lut_out = W54_q[26] $ (K1_i354 & !W54L35);
W54_q[26]_sload_eqn = (K1_second_cnt[26] & K1L14) # (!K1_second_cnt[26] & W54_q[26]_lut_out);
W54_q[26] = DFFE(W54_q[26]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_8_G2
--operation mode is counter

W54L55 = CARRY(W54_q[26] & !W54L35);


--W54_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[25] at LC6_8_G2
--operation mode is counter

W54_q[25]_lut_out = W54_q[25] $ (K1_i354 & W54L15);
W54_q[25]_sload_eqn = (K1_second_cnt[26] & K1L24) # (!K1_second_cnt[26] & W54_q[25]_lut_out);
W54_q[25] = DFFE(W54_q[25]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_8_G2
--operation mode is counter

W54L35 = CARRY(!W54L15 # !W54_q[25]);


--W54_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[24] at LC5_8_G2
--operation mode is counter

W54_q[24]_lut_out = W54_q[24] $ (K1_i354 & !W54L94);
W54_q[24]_sload_eqn = (K1_second_cnt[26] & K1L34) # (!K1_second_cnt[26] & W54_q[24]_lut_out);
W54_q[24] = DFFE(W54_q[24]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_8_G2
--operation mode is counter

W54L15 = CARRY(W54_q[24] & !W54L94);


--W54_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[23] at LC4_8_G2
--operation mode is counter

W54_q[23]_lut_out = W54_q[23] $ (K1_i354 & W54L74);
W54_q[23]_sload_eqn = (K1_second_cnt[26] & K1L44) # (!K1_second_cnt[26] & W54_q[23]_lut_out);
W54_q[23] = DFFE(W54_q[23]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_8_G2
--operation mode is counter

W54L94 = CARRY(!W54L74 # !W54_q[23]);


--W54_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[22] at LC3_8_G2
--operation mode is counter

W54_q[22]_lut_out = W54_q[22] $ (K1_i354 & !W54L54);
W54_q[22]_sload_eqn = (K1_second_cnt[26] & K1L54) # (!K1_second_cnt[26] & W54_q[22]_lut_out);
W54_q[22] = DFFE(W54_q[22]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_8_G2
--operation mode is counter

W54L74 = CARRY(W54_q[22] & !W54L54);


--W54_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[21] at LC2_8_G2
--operation mode is counter

W54_q[21]_lut_out = W54_q[21] $ (K1_i354 & W54L34);
W54_q[21]_sload_eqn = (K1_second_cnt[26] & K1L64) # (!K1_second_cnt[26] & W54_q[21]_lut_out);
W54_q[21] = DFFE(W54_q[21]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_8_G2
--operation mode is counter

W54L54 = CARRY(!W54L34 # !W54_q[21]);


--W54_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[20] at LC1_8_G2
--operation mode is counter

W54_q[20]_lut_out = W54_q[20] $ (K1_i354 & !W54L14);
W54_q[20]_sload_eqn = (K1_second_cnt[26] & K1L74) # (!K1_second_cnt[26] & W54_q[20]_lut_out);
W54_q[20] = DFFE(W54_q[20]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_8_G2
--operation mode is counter

W54L34 = CARRY(W54_q[20] & !W54L14);


--W54_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[19] at LC10_6_G2
--operation mode is counter

W54_q[19]_lut_out = W54_q[19] $ (K1_i354 & W54L93);
W54_q[19]_sload_eqn = (K1_second_cnt[26] & K1L84) # (!K1_second_cnt[26] & W54_q[19]_lut_out);
W54_q[19] = DFFE(W54_q[19]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_6_G2
--operation mode is counter

W54L14 = CARRY(!W54L93 # !W54_q[19]);


--W54_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[18] at LC9_6_G2
--operation mode is counter

W54_q[18]_lut_out = W54_q[18] $ (K1_i354 & !W54L73);
W54_q[18]_sload_eqn = (K1_second_cnt[26] & K1L94) # (!K1_second_cnt[26] & W54_q[18]_lut_out);
W54_q[18] = DFFE(W54_q[18]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_6_G2
--operation mode is counter

W54L93 = CARRY(W54_q[18] & !W54L73);


--W54_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[17] at LC8_6_G2
--operation mode is counter

W54_q[17]_lut_out = W54_q[17] $ (K1_i354 & W54L53);
W54_q[17]_sload_eqn = (K1_second_cnt[26] & K1L05) # (!K1_second_cnt[26] & W54_q[17]_lut_out);
W54_q[17] = DFFE(W54_q[17]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_6_G2
--operation mode is counter

W54L73 = CARRY(!W54L53 # !W54_q[17]);


--W54_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[16] at LC7_6_G2
--operation mode is counter

W54_q[16]_lut_out = W54_q[16] $ (K1_i354 & !W54L33);
W54_q[16]_sload_eqn = (K1_second_cnt[26] & K1L15) # (!K1_second_cnt[26] & W54_q[16]_lut_out);
W54_q[16] = DFFE(W54_q[16]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_6_G2
--operation mode is counter

W54L53 = CARRY(W54_q[16] & !W54L33);


--W54_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[15] at LC6_6_G2
--operation mode is counter

W54_q[15]_lut_out = W54_q[15] $ (K1_i354 & W54L13);
W54_q[15]_sload_eqn = (K1_second_cnt[26] & K1L25) # (!K1_second_cnt[26] & W54_q[15]_lut_out);
W54_q[15] = DFFE(W54_q[15]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_6_G2
--operation mode is counter

W54L33 = CARRY(!W54L13 # !W54_q[15]);


--W54_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[14] at LC5_6_G2
--operation mode is counter

W54_q[14]_lut_out = W54_q[14] $ (K1_i354 & !W54L92);
W54_q[14]_sload_eqn = (K1_second_cnt[26] & K1L35) # (!K1_second_cnt[26] & W54_q[14]_lut_out);
W54_q[14] = DFFE(W54_q[14]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_6_G2
--operation mode is counter

W54L13 = CARRY(W54_q[14] & !W54L92);


--W54_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[13] at LC4_6_G2
--operation mode is counter

W54_q[13]_lut_out = W54_q[13] $ (K1_i354 & W54L72);
W54_q[13]_sload_eqn = (K1_second_cnt[26] & K1L45) # (!K1_second_cnt[26] & W54_q[13]_lut_out);
W54_q[13] = DFFE(W54_q[13]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_G2
--operation mode is counter

W54L92 = CARRY(!W54L72 # !W54_q[13]);


--W54_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[12] at LC3_6_G2
--operation mode is counter

W54_q[12]_lut_out = W54_q[12] $ (K1_i354 & !W54L52);
W54_q[12]_sload_eqn = (K1_second_cnt[26] & K1L55) # (!K1_second_cnt[26] & W54_q[12]_lut_out);
W54_q[12] = DFFE(W54_q[12]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_G2
--operation mode is counter

W54L72 = CARRY(W54_q[12] & !W54L52);


--W54_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[11] at LC2_6_G2
--operation mode is counter

W54_q[11]_lut_out = W54_q[11] $ (K1_i354 & W54L32);
W54_q[11]_sload_eqn = (K1_second_cnt[26] & K1L65) # (!K1_second_cnt[26] & W54_q[11]_lut_out);
W54_q[11] = DFFE(W54_q[11]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_G2
--operation mode is counter

W54L52 = CARRY(!W54L32 # !W54_q[11]);


--W54_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[10] at LC1_6_G2
--operation mode is counter

W54_q[10]_lut_out = W54_q[10] $ (K1_i354 & !W54L12);
W54_q[10]_sload_eqn = (K1_second_cnt[26] & K1L75) # (!K1_second_cnt[26] & W54_q[10]_lut_out);
W54_q[10] = DFFE(W54_q[10]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_G2
--operation mode is counter

W54L32 = CARRY(W54_q[10] & !W54L12);


--W54_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[9] at LC10_4_G2
--operation mode is counter

W54_q[9]_lut_out = W54_q[9] $ (K1_i354 & W54L91);
W54_q[9]_sload_eqn = (K1_second_cnt[26] & K1L85) # (!K1_second_cnt[26] & W54_q[9]_lut_out);
W54_q[9] = DFFE(W54_q[9]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_G2
--operation mode is counter

W54L12 = CARRY(!W54L91 # !W54_q[9]);


--W54_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[8] at LC9_4_G2
--operation mode is counter

W54_q[8]_lut_out = W54_q[8] $ (K1_i354 & !W54L71);
W54_q[8]_sload_eqn = (K1_second_cnt[26] & K1L95) # (!K1_second_cnt[26] & W54_q[8]_lut_out);
W54_q[8] = DFFE(W54_q[8]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_G2
--operation mode is counter

W54L91 = CARRY(W54_q[8] & !W54L71);


--W54_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[7] at LC8_4_G2
--operation mode is counter

W54_q[7]_lut_out = W54_q[7] $ (K1_i354 & W54L51);
W54_q[7]_sload_eqn = (K1_second_cnt[26] & K1L06) # (!K1_second_cnt[26] & W54_q[7]_lut_out);
W54_q[7] = DFFE(W54_q[7]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_G2
--operation mode is counter

W54L71 = CARRY(!W54L51 # !W54_q[7]);


--W54_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[6] at LC7_4_G2
--operation mode is counter

W54_q[6]_lut_out = W54_q[6] $ (K1_i354 & !W54L31);
W54_q[6]_sload_eqn = (K1_second_cnt[26] & K1L16) # (!K1_second_cnt[26] & W54_q[6]_lut_out);
W54_q[6] = DFFE(W54_q[6]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_G2
--operation mode is counter

W54L51 = CARRY(W54_q[6] & !W54L31);


--W54_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[5] at LC6_4_G2
--operation mode is counter

W54_q[5]_lut_out = W54_q[5] $ (K1_i354 & W54L11);
W54_q[5]_sload_eqn = (K1_second_cnt[26] & K1L26) # (!K1_second_cnt[26] & W54_q[5]_lut_out);
W54_q[5] = DFFE(W54_q[5]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_G2
--operation mode is counter

W54L31 = CARRY(!W54L11 # !W54_q[5]);


--W54_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[4] at LC5_4_G2
--operation mode is counter

W54_q[4]_lut_out = W54_q[4] $ (K1_i354 & !W54L9);
W54_q[4]_sload_eqn = (K1_second_cnt[26] & K1L36) # (!K1_second_cnt[26] & W54_q[4]_lut_out);
W54_q[4] = DFFE(W54_q[4]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_G2
--operation mode is counter

W54L11 = CARRY(W54_q[4] & !W54L9);


--W54_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[3] at LC4_4_G2
--operation mode is counter

W54_q[3]_lut_out = W54_q[3] $ (K1_i354 & W54L7);
W54_q[3]_sload_eqn = (K1_second_cnt[26] & K1L46) # (!K1_second_cnt[26] & W54_q[3]_lut_out);
W54_q[3] = DFFE(W54_q[3]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_G2
--operation mode is counter

W54L9 = CARRY(!W54L7 # !W54_q[3]);


--W54_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[2] at LC3_4_G2
--operation mode is counter

W54_q[2]_lut_out = W54_q[2] $ (K1_i354 & !W54L5);
W54_q[2]_sload_eqn = (K1_second_cnt[26] & K1L56) # (!K1_second_cnt[26] & W54_q[2]_lut_out);
W54_q[2] = DFFE(W54_q[2]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_G2
--operation mode is counter

W54L7 = CARRY(W54_q[2] & !W54L5);


--W54_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[1] at LC2_4_G2
--operation mode is counter

W54_q[1]_lut_out = W54_q[1] $ (K1_i354 & W54L3);
W54_q[1]_sload_eqn = (K1_second_cnt[26] & K1L66) # (!K1_second_cnt[26] & W54_q[1]_lut_out);
W54_q[1] = DFFE(W54_q[1]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_G2
--operation mode is counter

W54L5 = CARRY(!W54L3 # !W54_q[1]);


--W54_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|q[0] at LC1_4_G2
--operation mode is qfbk_counter

W54_q[0]_lut_out = K1_i354 $ W54_q[0];
W54_q[0]_sload_eqn = (K1_second_cnt[26] & K1L76) # (!K1_second_cnt[26] & W54_q[0]_lut_out);
W54_q[0] = DFFE(W54_q[0]_sload_eqn, GLOBAL(HF1_outclock0), !L1L4Q, , );

--W54L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_12|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_G2
--operation mode is qfbk_counter

W54L3 = CARRY(W54_q[0]);


--W03_sload_path[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[15] at LC6_8_H2
--operation mode is normal

W03_sload_path[15]_lut_out = W03L13 $ W03_sload_path[15];
W03_sload_path[15]_reg_input = PE1L18Q & W03_sload_path[15]_lut_out;
W03_sload_path[15] = DFFE(W03_sload_path[15]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );


--W03_sload_path[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_H2
--operation mode is counter

W03_sload_path[14]_lut_out = W03_sload_path[14] $ !W03L92;
W03_sload_path[14]_reg_input = PE1L18Q & W03_sload_path[14]_lut_out;
W03_sload_path[14] = DFFE(W03_sload_path[14]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_H2
--operation mode is counter

W03L13 = CARRY(W03_sload_path[14] & !W03L92);


--W03_sload_path[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_H2
--operation mode is counter

W03_sload_path[13]_lut_out = W03_sload_path[13] $ W03L72;
W03_sload_path[13]_reg_input = PE1L18Q & W03_sload_path[13]_lut_out;
W03_sload_path[13] = DFFE(W03_sload_path[13]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_H2
--operation mode is counter

W03L92 = CARRY(!W03L72 # !W03_sload_path[13]);


--W03_sload_path[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_H2
--operation mode is counter

W03_sload_path[12]_lut_out = W03_sload_path[12] $ !W03L52;
W03_sload_path[12]_reg_input = PE1L18Q & W03_sload_path[12]_lut_out;
W03_sload_path[12] = DFFE(W03_sload_path[12]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L72 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_H2
--operation mode is counter

W03L72 = CARRY(W03_sload_path[12] & !W03L52);


--W03_sload_path[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_H2
--operation mode is counter

W03_sload_path[11]_lut_out = W03_sload_path[11] $ W03L32;
W03_sload_path[11]_reg_input = PE1L18Q & W03_sload_path[11]_lut_out;
W03_sload_path[11] = DFFE(W03_sload_path[11]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L52 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_H2
--operation mode is counter

W03L52 = CARRY(!W03L32 # !W03_sload_path[11]);


--W03_sload_path[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_H2
--operation mode is counter

W03_sload_path[10]_lut_out = W03_sload_path[10] $ !W03L12;
W03_sload_path[10]_reg_input = PE1L18Q & W03_sload_path[10]_lut_out;
W03_sload_path[10] = DFFE(W03_sload_path[10]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L32 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_H2
--operation mode is counter

W03L32 = CARRY(W03_sload_path[10] & !W03L12);


--W03_sload_path[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_H2
--operation mode is counter

W03_sload_path[9]_lut_out = W03_sload_path[9] $ W03L91;
W03_sload_path[9]_reg_input = PE1L18Q & W03_sload_path[9]_lut_out;
W03_sload_path[9] = DFFE(W03_sload_path[9]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_H2
--operation mode is counter

W03L12 = CARRY(!W03L91 # !W03_sload_path[9]);


--W03_sload_path[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_H2
--operation mode is counter

W03_sload_path[8]_lut_out = W03_sload_path[8] $ !W03L71;
W03_sload_path[8]_reg_input = PE1L18Q & W03_sload_path[8]_lut_out;
W03_sload_path[8] = DFFE(W03_sload_path[8]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_H2
--operation mode is counter

W03L91 = CARRY(W03_sload_path[8] & !W03L71);


--W03_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_H2
--operation mode is counter

W03_sload_path[7]_lut_out = W03_sload_path[7] $ W03L51;
W03_sload_path[7]_reg_input = PE1L18Q & W03_sload_path[7]_lut_out;
W03_sload_path[7] = DFFE(W03_sload_path[7]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_H2
--operation mode is counter

W03L71 = CARRY(!W03L51 # !W03_sload_path[7]);


--W03_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_H2
--operation mode is counter

W03_sload_path[6]_lut_out = W03_sload_path[6] $ !W03L31;
W03_sload_path[6]_reg_input = PE1L18Q & W03_sload_path[6]_lut_out;
W03_sload_path[6] = DFFE(W03_sload_path[6]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_H2
--operation mode is counter

W03L51 = CARRY(W03_sload_path[6] & !W03L31);


--W03_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_H2
--operation mode is counter

W03_sload_path[5]_lut_out = W03_sload_path[5] $ W03L11;
W03_sload_path[5]_reg_input = PE1L18Q & W03_sload_path[5]_lut_out;
W03_sload_path[5] = DFFE(W03_sload_path[5]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_H2
--operation mode is counter

W03L31 = CARRY(!W03L11 # !W03_sload_path[5]);


--W03_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_H2
--operation mode is counter

W03_sload_path[4]_lut_out = W03_sload_path[4] $ !W03L9;
W03_sload_path[4]_reg_input = PE1L18Q & W03_sload_path[4]_lut_out;
W03_sload_path[4] = DFFE(W03_sload_path[4]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_H2
--operation mode is counter

W03L11 = CARRY(W03_sload_path[4] & !W03L9);


--W03_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_H2
--operation mode is counter

W03_sload_path[3]_lut_out = W03_sload_path[3] $ W03L7;
W03_sload_path[3]_reg_input = PE1L18Q & W03_sload_path[3]_lut_out;
W03_sload_path[3] = DFFE(W03_sload_path[3]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_H2
--operation mode is counter

W03L9 = CARRY(!W03L7 # !W03_sload_path[3]);


--W03_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_H2
--operation mode is counter

W03_sload_path[2]_lut_out = W03_sload_path[2] $ !W03L5;
W03_sload_path[2]_reg_input = PE1L18Q & W03_sload_path[2]_lut_out;
W03_sload_path[2] = DFFE(W03_sload_path[2]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_H2
--operation mode is counter

W03L7 = CARRY(W03_sload_path[2] & !W03L5);


--W03_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_H2
--operation mode is counter

W03_sload_path[1]_lut_out = W03_sload_path[1] $ W03L3;
W03_sload_path[1]_reg_input = PE1L18Q & W03_sload_path[1]_lut_out;
W03_sload_path[1] = DFFE(W03_sload_path[1]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_H2
--operation mode is counter

W03L5 = CARRY(!W03L3 # !W03_sload_path[1]);


--W03_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_H2
--operation mode is qfbk_counter

W03_sload_path[0]_lut_out = !W03_sload_path[0];
W03_sload_path[0]_reg_input = PE1L18Q & W03_sload_path[0]_lut_out;
W03_sload_path[0] = DFFE(W03_sload_path[0]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W03L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_H2
--operation mode is qfbk_counter

W03L3 = CARRY(W03_sload_path[0]);


--W63_sload_path[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15] at LC6_3_H2
--operation mode is normal

W63_sload_path[15]_lut_out = W63L13 $ W63_sload_path[15];
W63_sload_path[15]_reg_input = PE2L08Q & W63_sload_path[15]_lut_out;
W63_sload_path[15] = DFFE(W63_sload_path[15]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );


--W63_sload_path[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_H2
--operation mode is counter

W63_sload_path[14]_lut_out = W63_sload_path[14] $ !W63L92;
W63_sload_path[14]_reg_input = PE2L08Q & W63_sload_path[14]_lut_out;
W63_sload_path[14] = DFFE(W63_sload_path[14]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_H2
--operation mode is counter

W63L13 = CARRY(W63_sload_path[14] & !W63L92);


--W63_sload_path[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_H2
--operation mode is counter

W63_sload_path[13]_lut_out = W63_sload_path[13] $ W63L72;
W63_sload_path[13]_reg_input = PE2L08Q & W63_sload_path[13]_lut_out;
W63_sload_path[13] = DFFE(W63_sload_path[13]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_H2
--operation mode is counter

W63L92 = CARRY(!W63L72 # !W63_sload_path[13]);


--W63_sload_path[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_H2
--operation mode is counter

W63_sload_path[12]_lut_out = W63_sload_path[12] $ !W63L52;
W63_sload_path[12]_reg_input = PE2L08Q & W63_sload_path[12]_lut_out;
W63_sload_path[12] = DFFE(W63_sload_path[12]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L72 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_H2
--operation mode is counter

W63L72 = CARRY(W63_sload_path[12] & !W63L52);


--W63_sload_path[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_H2
--operation mode is counter

W63_sload_path[11]_lut_out = W63_sload_path[11] $ W63L32;
W63_sload_path[11]_reg_input = PE2L08Q & W63_sload_path[11]_lut_out;
W63_sload_path[11] = DFFE(W63_sload_path[11]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L52 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_H2
--operation mode is counter

W63L52 = CARRY(!W63L32 # !W63_sload_path[11]);


--W63_sload_path[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_H2
--operation mode is counter

W63_sload_path[10]_lut_out = W63_sload_path[10] $ !W63L12;
W63_sload_path[10]_reg_input = PE2L08Q & W63_sload_path[10]_lut_out;
W63_sload_path[10] = DFFE(W63_sload_path[10]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L32 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_H2
--operation mode is counter

W63L32 = CARRY(W63_sload_path[10] & !W63L12);


--W63_sload_path[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_H2
--operation mode is counter

W63_sload_path[9]_lut_out = W63_sload_path[9] $ W63L91;
W63_sload_path[9]_reg_input = PE2L08Q & W63_sload_path[9]_lut_out;
W63_sload_path[9] = DFFE(W63_sload_path[9]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_H2
--operation mode is counter

W63L12 = CARRY(!W63L91 # !W63_sload_path[9]);


--W63_sload_path[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_H2
--operation mode is counter

W63_sload_path[8]_lut_out = W63_sload_path[8] $ !W63L71;
W63_sload_path[8]_reg_input = PE2L08Q & W63_sload_path[8]_lut_out;
W63_sload_path[8] = DFFE(W63_sload_path[8]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_H2
--operation mode is counter

W63L91 = CARRY(W63_sload_path[8] & !W63L71);


--W63_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_H2
--operation mode is counter

W63_sload_path[7]_lut_out = W63_sload_path[7] $ W63L51;
W63_sload_path[7]_reg_input = PE2L08Q & W63_sload_path[7]_lut_out;
W63_sload_path[7] = DFFE(W63_sload_path[7]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_H2
--operation mode is counter

W63L71 = CARRY(!W63L51 # !W63_sload_path[7]);


--W63_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_H2
--operation mode is counter

W63_sload_path[6]_lut_out = W63_sload_path[6] $ !W63L31;
W63_sload_path[6]_reg_input = PE2L08Q & W63_sload_path[6]_lut_out;
W63_sload_path[6] = DFFE(W63_sload_path[6]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_H2
--operation mode is counter

W63L51 = CARRY(W63_sload_path[6] & !W63L31);


--W63_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_H2
--operation mode is counter

W63_sload_path[5]_lut_out = W63_sload_path[5] $ W63L11;
W63_sload_path[5]_reg_input = PE2L08Q & W63_sload_path[5]_lut_out;
W63_sload_path[5] = DFFE(W63_sload_path[5]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_H2
--operation mode is counter

W63L31 = CARRY(!W63L11 # !W63_sload_path[5]);


--W63_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_H2
--operation mode is counter

W63_sload_path[4]_lut_out = W63_sload_path[4] $ !W63L9;
W63_sload_path[4]_reg_input = PE2L08Q & W63_sload_path[4]_lut_out;
W63_sload_path[4] = DFFE(W63_sload_path[4]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_H2
--operation mode is counter

W63L11 = CARRY(W63_sload_path[4] & !W63L9);


--W63_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_H2
--operation mode is counter

W63_sload_path[3]_lut_out = W63_sload_path[3] $ W63L7;
W63_sload_path[3]_reg_input = PE2L08Q & W63_sload_path[3]_lut_out;
W63_sload_path[3] = DFFE(W63_sload_path[3]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_H2
--operation mode is counter

W63L9 = CARRY(!W63L7 # !W63_sload_path[3]);


--W63_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_H2
--operation mode is counter

W63_sload_path[2]_lut_out = W63_sload_path[2] $ !W63L5;
W63_sload_path[2]_reg_input = PE2L08Q & W63_sload_path[2]_lut_out;
W63_sload_path[2] = DFFE(W63_sload_path[2]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_H2
--operation mode is counter

W63L7 = CARRY(W63_sload_path[2] & !W63L5);


--W63_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_H2
--operation mode is counter

W63_sload_path[1]_lut_out = W63_sload_path[1] $ W63L3;
W63_sload_path[1]_reg_input = PE2L08Q & W63_sload_path[1]_lut_out;
W63_sload_path[1] = DFFE(W63_sload_path[1]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_H2
--operation mode is counter

W63L5 = CARRY(!W63L3 # !W63_sload_path[1]);


--W63_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_H2
--operation mode is qfbk_counter

W63_sload_path[0]_lut_out = !W63_sload_path[0];
W63_sload_path[0]_reg_input = PE2L08Q & W63_sload_path[0]_lut_out;
W63_sload_path[0] = DFFE(W63_sload_path[0]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W63L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_H2
--operation mode is qfbk_counter

W63L3 = CARRY(W63_sload_path[0]);


--W13_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[7] at LC8_15_E4
--operation mode is normal

W13_sload_path[7]_lut_out = W13L51 $ W13_sload_path[7];
W13_sload_path[7]_sload_eqn = (RE1L8 & W13_sset_path[7]) # (!RE1L8 & W13_sload_path[7]_lut_out);
W13_sload_path[7] = DFFE(W13_sload_path[7]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);


--W13_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[6] at LC7_15_E4
--operation mode is counter

W13_sload_path[6]_lut_out = W13_sload_path[6] $ !W13L31;
W13_sload_path[6]_sload_eqn = (RE1L8 & W13_sset_path[6]) # (!RE1L8 & W13_sload_path[6]_lut_out);
W13_sload_path[6] = DFFE(W13_sload_path[6]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_15_E4
--operation mode is counter

W13L51 = CARRY(W13_sload_path[6] & !W13L31);


--W13_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[5] at LC6_15_E4
--operation mode is counter

W13_sload_path[5]_lut_out = W13_sload_path[5] $ W13L11;
W13_sload_path[5]_sload_eqn = (RE1L8 & W13_sset_path[5]) # (!RE1L8 & W13_sload_path[5]_lut_out);
W13_sload_path[5] = DFFE(W13_sload_path[5]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_15_E4
--operation mode is counter

W13L31 = CARRY(!W13L11 # !W13_sload_path[5]);


--W13_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[4] at LC5_15_E4
--operation mode is counter

W13_sload_path[4]_lut_out = W13_sload_path[4] $ !W13L9;
W13_sload_path[4]_sload_eqn = (RE1L8 & W13_sset_path[4]) # (!RE1L8 & W13_sload_path[4]_lut_out);
W13_sload_path[4] = DFFE(W13_sload_path[4]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_15_E4
--operation mode is counter

W13L11 = CARRY(W13_sload_path[4] & !W13L9);


--W13_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[3] at LC4_15_E4
--operation mode is counter

W13_sload_path[3]_lut_out = W13_sload_path[3] $ W13L7;
W13_sload_path[3]_sload_eqn = (RE1L8 & W13_sset_path[3]) # (!RE1L8 & W13_sload_path[3]_lut_out);
W13_sload_path[3] = DFFE(W13_sload_path[3]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_E4
--operation mode is counter

W13L9 = CARRY(!W13L7 # !W13_sload_path[3]);


--W13_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[2] at LC3_15_E4
--operation mode is counter

W13_sload_path[2]_lut_out = W13_sload_path[2] $ !W13L5;
W13_sload_path[2]_sload_eqn = (RE1L8 & W13_sset_path[2]) # (!RE1L8 & W13_sload_path[2]_lut_out);
W13_sload_path[2] = DFFE(W13_sload_path[2]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_E4
--operation mode is counter

W13L7 = CARRY(W13_sload_path[2] & !W13L5);


--W13_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_E4
--operation mode is counter

W13_sload_path[1]_lut_out = W13_sload_path[1] $ W13L3;
W13_sload_path[1]_sload_eqn = (RE1L8 & W13_sset_path[1]) # (!RE1L8 & W13_sload_path[1]_lut_out);
W13_sload_path[1] = DFFE(W13_sload_path[1]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_E4
--operation mode is counter

W13L5 = CARRY(!W13L3 # !W13_sload_path[1]);


--W13_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_E4
--operation mode is qfbk_counter

W13_sload_path[0]_lut_out = !W13_sload_path[0];
W13_sload_path[0]_sload_eqn = (RE1L8 & W13_sset_path[0]) # (!RE1L8 & W13_sload_path[0]_lut_out);
W13_sload_path[0] = DFFE(W13_sload_path[0]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W13L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_E4
--operation mode is qfbk_counter

W13L3 = CARRY(W13_sload_path[0]);


--W73_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_G1
--operation mode is normal

W73_sload_path[7]_lut_out = W73L51 $ W73_sload_path[7];
W73_sload_path[7]_sload_eqn = (RE2L8 & W73_sset_path[7]) # (!RE2L8 & W73_sload_path[7]_lut_out);
W73_sload_path[7] = DFFE(W73_sload_path[7]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);


--W73_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_G1
--operation mode is counter

W73_sload_path[6]_lut_out = W73_sload_path[6] $ !W73L31;
W73_sload_path[6]_sload_eqn = (RE2L8 & W73_sset_path[6]) # (!RE2L8 & W73_sload_path[6]_lut_out);
W73_sload_path[6] = DFFE(W73_sload_path[6]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_G1
--operation mode is counter

W73L51 = CARRY(W73_sload_path[6] & !W73L31);


--W73_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_G1
--operation mode is counter

W73_sload_path[5]_lut_out = W73_sload_path[5] $ W73L11;
W73_sload_path[5]_sload_eqn = (RE2L8 & W73_sset_path[5]) # (!RE2L8 & W73_sload_path[5]_lut_out);
W73_sload_path[5] = DFFE(W73_sload_path[5]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_G1
--operation mode is counter

W73L31 = CARRY(!W73L11 # !W73_sload_path[5]);


--W73_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_G1
--operation mode is counter

W73_sload_path[4]_lut_out = W73_sload_path[4] $ !W73L9;
W73_sload_path[4]_sload_eqn = (RE2L8 & W73_sset_path[4]) # (!RE2L8 & W73_sload_path[4]_lut_out);
W73_sload_path[4] = DFFE(W73_sload_path[4]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_G1
--operation mode is counter

W73L11 = CARRY(W73_sload_path[4] & !W73L9);


--W73_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_G1
--operation mode is counter

W73_sload_path[3]_lut_out = W73_sload_path[3] $ W73L7;
W73_sload_path[3]_sload_eqn = (RE2L8 & W73_sset_path[3]) # (!RE2L8 & W73_sload_path[3]_lut_out);
W73_sload_path[3] = DFFE(W73_sload_path[3]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_G1
--operation mode is counter

W73L9 = CARRY(!W73L7 # !W73_sload_path[3]);


--W73_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_G1
--operation mode is counter

W73_sload_path[2]_lut_out = W73_sload_path[2] $ !W73L5;
W73_sload_path[2]_sload_eqn = (RE2L8 & W73_sset_path[2]) # (!RE2L8 & W73_sload_path[2]_lut_out);
W73_sload_path[2] = DFFE(W73_sload_path[2]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_G1
--operation mode is counter

W73L7 = CARRY(W73_sload_path[2] & !W73L5);


--W73_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_G1
--operation mode is counter

W73_sload_path[1]_lut_out = W73_sload_path[1] $ W73L3;
W73_sload_path[1]_sload_eqn = (RE2L8 & W73_sset_path[1]) # (!RE2L8 & W73_sload_path[1]_lut_out);
W73_sload_path[1] = DFFE(W73_sload_path[1]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_G1
--operation mode is counter

W73L5 = CARRY(!W73L3 # !W73_sload_path[1]);


--W73_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_G1
--operation mode is qfbk_counter

W73_sload_path[0]_lut_out = !W73_sload_path[0];
W73_sload_path[0]_sload_eqn = (RE2L8 & W73_sset_path[0]) # (!RE2L8 & W73_sload_path[0]_lut_out);
W73_sload_path[0] = DFFE(W73_sload_path[0]_sload_eqn, !GLOBAL(HF1_outclock1), , , !L1L4Q);

--W73L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_G1
--operation mode is qfbk_counter

W73L3 = CARRY(W73_sload_path[0]);


--W23_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_6_O2
--operation mode is normal

W23_counter_cell[9]_lut_out = W23_counter_cell[9] $ (W23L91 & VE1L1);
W23_counter_cell[9]_sload_eqn = (VE1_i360 & W23_sset_path[9]) # (!VE1_i360 & W23_counter_cell[9]_lut_out);
W23_counter_cell[9] = DFFE(W23_counter_cell[9]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W23_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_6_O2
--operation mode is counter

W23_counter_cell[8]_lut_out = W23_counter_cell[8] $ (VE1L1 & !W23L71);
W23_counter_cell[8]_sload_eqn = (VE1_i360 & W23_sset_path[8]) # (!VE1_i360 & W23_counter_cell[8]_lut_out);
W23_counter_cell[8] = DFFE(W23_counter_cell[8]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_O2
--operation mode is counter

W23L91 = CARRY(!W23_counter_cell[8] & !W23L71);


--W23_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_6_O2
--operation mode is counter

W23_counter_cell[7]_lut_out = W23_counter_cell[7] $ (VE1L1 & W23L51);
W23_counter_cell[7]_sload_eqn = (VE1_i360 & W23_sset_path[7]) # (!VE1_i360 & W23_counter_cell[7]_lut_out);
W23_counter_cell[7] = DFFE(W23_counter_cell[7]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_O2
--operation mode is counter

W23L71 = CARRY(W23_counter_cell[7] # !W23L51);


--W23_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_6_O2
--operation mode is counter

W23_counter_cell[6]_lut_out = W23_counter_cell[6] $ (VE1L1 & !W23L31);
W23_counter_cell[6]_sload_eqn = (VE1_i360 & W23_sset_path[6]) # (!VE1_i360 & W23_counter_cell[6]_lut_out);
W23_counter_cell[6] = DFFE(W23_counter_cell[6]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_O2
--operation mode is counter

W23L51 = CARRY(!W23_counter_cell[6] & !W23L31);


--W23_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_6_O2
--operation mode is counter

W23_counter_cell[5]_lut_out = W23_counter_cell[5] $ (VE1L1 & W23L11);
W23_counter_cell[5]_sload_eqn = (VE1_i360 & W23_sset_path[5]) # (!VE1_i360 & W23_counter_cell[5]_lut_out);
W23_counter_cell[5] = DFFE(W23_counter_cell[5]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_O2
--operation mode is counter

W23L31 = CARRY(W23_counter_cell[5] # !W23L11);


--W23_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_6_O2
--operation mode is counter

W23_counter_cell[4]_lut_out = W23_counter_cell[4] $ (VE1L1 & !W23L9);
W23_counter_cell[4]_sload_eqn = (VE1_i360 & W23_sset_path[4]) # (!VE1_i360 & W23_counter_cell[4]_lut_out);
W23_counter_cell[4] = DFFE(W23_counter_cell[4]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_O2
--operation mode is counter

W23L11 = CARRY(!W23_counter_cell[4] & !W23L9);


--W23_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_6_O2
--operation mode is counter

W23_counter_cell[3]_lut_out = W23_counter_cell[3] $ (VE1L1 & W23L7);
W23_counter_cell[3]_sload_eqn = (VE1_i360 & W23_sset_path[3]) # (!VE1_i360 & W23_counter_cell[3]_lut_out);
W23_counter_cell[3] = DFFE(W23_counter_cell[3]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_O2
--operation mode is counter

W23L9 = CARRY(W23_counter_cell[3] # !W23L7);


--W23_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_6_O2
--operation mode is counter

W23_counter_cell[2]_lut_out = W23_counter_cell[2] $ (VE1L1 & !W23L5);
W23_counter_cell[2]_sload_eqn = (VE1_i360 & W23_sset_path[2]) # (!VE1_i360 & W23_counter_cell[2]_lut_out);
W23_counter_cell[2] = DFFE(W23_counter_cell[2]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_O2
--operation mode is counter

W23L7 = CARRY(!W23_counter_cell[2] & !W23L5);


--W23_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_6_O2
--operation mode is counter

W23_counter_cell[1]_lut_out = W23_counter_cell[1] $ (VE1L1 & W23L3);
W23_counter_cell[1]_sload_eqn = (VE1_i360 & W23_sset_path[1]) # (!VE1_i360 & W23_counter_cell[1]_lut_out);
W23_counter_cell[1] = DFFE(W23_counter_cell[1]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_O2
--operation mode is counter

W23L5 = CARRY(W23_counter_cell[1] # !W23L3);


--W23_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_6_O2
--operation mode is qfbk_counter

W23_counter_cell[0]_lut_out = VE1L1 $ W23_counter_cell[0];
W23_counter_cell[0]_sload_eqn = (VE1_i360 & W23_sset_path[0]) # (!VE1_i360 & W23_counter_cell[0]_lut_out);
W23_counter_cell[0] = DFFE(W23_counter_cell[0]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W23L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_O2
--operation mode is qfbk_counter

W23L3 = CARRY(!W23_counter_cell[0]);


--W83_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_12_X1
--operation mode is normal

W83_counter_cell[9]_lut_out = W83_counter_cell[9] $ (W83L91 & VE2L1);
W83_counter_cell[9]_sload_eqn = (VE2_i360 & W83_sset_path[9]) # (!VE2_i360 & W83_counter_cell[9]_lut_out);
W83_counter_cell[9] = DFFE(W83_counter_cell[9]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W83_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_12_X1
--operation mode is counter

W83_counter_cell[8]_lut_out = W83_counter_cell[8] $ (VE2L1 & !W83L71);
W83_counter_cell[8]_sload_eqn = (VE2_i360 & W83_sset_path[8]) # (!VE2_i360 & W83_counter_cell[8]_lut_out);
W83_counter_cell[8] = DFFE(W83_counter_cell[8]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_X1
--operation mode is counter

W83L91 = CARRY(!W83_counter_cell[8] & !W83L71);


--W83_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_12_X1
--operation mode is counter

W83_counter_cell[7]_lut_out = W83_counter_cell[7] $ (VE2L1 & W83L51);
W83_counter_cell[7]_sload_eqn = (VE2_i360 & W83_sset_path[7]) # (!VE2_i360 & W83_counter_cell[7]_lut_out);
W83_counter_cell[7] = DFFE(W83_counter_cell[7]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_X1
--operation mode is counter

W83L71 = CARRY(W83_counter_cell[7] # !W83L51);


--W83_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_12_X1
--operation mode is counter

W83_counter_cell[6]_lut_out = W83_counter_cell[6] $ (VE2L1 & !W83L31);
W83_counter_cell[6]_sload_eqn = (VE2_i360 & W83_sset_path[6]) # (!VE2_i360 & W83_counter_cell[6]_lut_out);
W83_counter_cell[6] = DFFE(W83_counter_cell[6]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_X1
--operation mode is counter

W83L51 = CARRY(!W83_counter_cell[6] & !W83L31);


--W83_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_12_X1
--operation mode is counter

W83_counter_cell[5]_lut_out = W83_counter_cell[5] $ (VE2L1 & W83L11);
W83_counter_cell[5]_sload_eqn = (VE2_i360 & W83_sset_path[5]) # (!VE2_i360 & W83_counter_cell[5]_lut_out);
W83_counter_cell[5] = DFFE(W83_counter_cell[5]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_X1
--operation mode is counter

W83L31 = CARRY(W83_counter_cell[5] # !W83L11);


--W83_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_12_X1
--operation mode is counter

W83_counter_cell[4]_lut_out = W83_counter_cell[4] $ (VE2L1 & !W83L9);
W83_counter_cell[4]_sload_eqn = (VE2_i360 & W83_sset_path[4]) # (!VE2_i360 & W83_counter_cell[4]_lut_out);
W83_counter_cell[4] = DFFE(W83_counter_cell[4]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_X1
--operation mode is counter

W83L11 = CARRY(!W83_counter_cell[4] & !W83L9);


--W83_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_12_X1
--operation mode is counter

W83_counter_cell[3]_lut_out = W83_counter_cell[3] $ (VE2L1 & W83L7);
W83_counter_cell[3]_sload_eqn = (VE2_i360 & W83_sset_path[3]) # (!VE2_i360 & W83_counter_cell[3]_lut_out);
W83_counter_cell[3] = DFFE(W83_counter_cell[3]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_X1
--operation mode is counter

W83L9 = CARRY(W83_counter_cell[3] # !W83L7);


--W83_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_12_X1
--operation mode is counter

W83_counter_cell[2]_lut_out = W83_counter_cell[2] $ (VE2L1 & !W83L5);
W83_counter_cell[2]_sload_eqn = (VE2_i360 & W83_sset_path[2]) # (!VE2_i360 & W83_counter_cell[2]_lut_out);
W83_counter_cell[2] = DFFE(W83_counter_cell[2]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_X1
--operation mode is counter

W83L7 = CARRY(!W83_counter_cell[2] & !W83L5);


--W83_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_12_X1
--operation mode is counter

W83_counter_cell[1]_lut_out = W83_counter_cell[1] $ (VE2L1 & W83L3);
W83_counter_cell[1]_sload_eqn = (VE2_i360 & W83_sset_path[1]) # (!VE2_i360 & W83_counter_cell[1]_lut_out);
W83_counter_cell[1] = DFFE(W83_counter_cell[1]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_X1
--operation mode is counter

W83L5 = CARRY(W83_counter_cell[1] # !W83L3);


--W83_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_12_X1
--operation mode is qfbk_counter

W83_counter_cell[0]_lut_out = VE2L1 $ W83_counter_cell[0];
W83_counter_cell[0]_sload_eqn = (VE2_i360 & W83_sset_path[0]) # (!VE2_i360 & W83_counter_cell[0]_lut_out);
W83_counter_cell[0] = DFFE(W83_counter_cell[0]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W83L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_X1
--operation mode is qfbk_counter

W83L3 = CARRY(!W83_counter_cell[0]);


--W6_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[7] at LC8_16_S4
--operation mode is normal

W6_q[7]_lut_out = W6L51 $ W6_q[7];
W6_q[7]_sload_eqn = (D1L011 & D1L111) # (!D1L011 & W6_q[7]_lut_out);
W6_q[7] = DFFE(W6_q[7]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );


--W6_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[6] at LC7_16_S4
--operation mode is counter

W6_q[6]_lut_out = W6_q[6] $ !W6L31;
W6_q[6]_sload_eqn = (D1L011 & D1L211) # (!D1L011 & W6_q[6]_lut_out);
W6_q[6] = DFFE(W6_q[6]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_S4
--operation mode is counter

W6L51 = CARRY(W6_q[6] & !W6L31);


--W6_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[5] at LC6_16_S4
--operation mode is counter

W6_q[5]_lut_out = W6_q[5] $ W6L11;
W6_q[5]_sload_eqn = (D1L011 & D1L311) # (!D1L011 & W6_q[5]_lut_out);
W6_q[5] = DFFE(W6_q[5]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_S4
--operation mode is counter

W6L31 = CARRY(!W6L11 # !W6_q[5]);


--W6_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[4] at LC5_16_S4
--operation mode is counter

W6_q[4]_lut_out = W6_q[4] $ !W6L9;
W6_q[4]_sload_eqn = (D1L011 & D1L411) # (!D1L011 & W6_q[4]_lut_out);
W6_q[4] = DFFE(W6_q[4]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_S4
--operation mode is counter

W6L11 = CARRY(W6_q[4] & !W6L9);


--W6_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[3] at LC4_16_S4
--operation mode is counter

W6_q[3]_lut_out = W6_q[3] $ W6L7;
W6_q[3]_sload_eqn = (D1L011 & D1L511) # (!D1L011 & W6_q[3]_lut_out);
W6_q[3] = DFFE(W6_q[3]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_S4
--operation mode is counter

W6L9 = CARRY(!W6L7 # !W6_q[3]);


--W6_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[2] at LC3_16_S4
--operation mode is counter

W6_q[2]_lut_out = W6_q[2] $ !W6L5;
W6_q[2]_sload_eqn = (D1L011 & D1L611) # (!D1L011 & W6_q[2]_lut_out);
W6_q[2] = DFFE(W6_q[2]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_S4
--operation mode is counter

W6L7 = CARRY(W6_q[2] & !W6L5);


--W6_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[1] at LC2_16_S4
--operation mode is counter

W6_q[1]_lut_out = W6_q[1] $ W6L3;
W6_q[1]_sload_eqn = (D1L011 & D1L711) # (!D1L011 & W6_q[1]_lut_out);
W6_q[1] = DFFE(W6_q[1]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_S4
--operation mode is counter

W6L5 = CARRY(!W6L3 # !W6_q[1]);


--W6_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|q[0] at LC1_16_S4
--operation mode is qfbk_counter

W6_q[0]_lut_out = !W6_q[0];
W6_q[0]_sload_eqn = (D1L011 & D1L811) # (!D1L011 & W6_q[0]_lut_out);
W6_q[0] = DFFE(W6_q[0]_sload_eqn, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W6L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_S4
--operation mode is qfbk_counter

W6L3 = CARRY(W6_q[0]);


--W43_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_3_O2
--operation mode is normal

W43_counter_cell[9]_lut_out = W43_counter_cell[9] $ (W43L91 & VE1_i2304);
W43_counter_cell[9]_sload_eqn = (VE1_i2293 & W43_sset_path[9]) # (!VE1_i2293 & W43_counter_cell[9]_lut_out);
W43_counter_cell[9] = DFFE(W43_counter_cell[9]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W43_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_3_O2
--operation mode is counter

W43_counter_cell[8]_lut_out = W43_counter_cell[8] $ (VE1_i2304 & !W43L71);
W43_counter_cell[8]_sload_eqn = (VE1_i2293 & W43_sset_path[8]) # (!VE1_i2293 & W43_counter_cell[8]_lut_out);
W43_counter_cell[8] = DFFE(W43_counter_cell[8]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_O2
--operation mode is counter

W43L91 = CARRY(!W43_counter_cell[8] & !W43L71);


--W43_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_3_O2
--operation mode is counter

W43_counter_cell[7]_lut_out = W43_counter_cell[7] $ (VE1_i2304 & W43L51);
W43_counter_cell[7]_sload_eqn = (VE1_i2293 & W43_sset_path[7]) # (!VE1_i2293 & W43_counter_cell[7]_lut_out);
W43_counter_cell[7] = DFFE(W43_counter_cell[7]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_O2
--operation mode is counter

W43L71 = CARRY(W43_counter_cell[7] # !W43L51);


--W43_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_3_O2
--operation mode is counter

W43_counter_cell[6]_lut_out = W43_counter_cell[6] $ (VE1_i2304 & !W43L31);
W43_counter_cell[6]_sload_eqn = (VE1_i2293 & W43_sset_path[6]) # (!VE1_i2293 & W43_counter_cell[6]_lut_out);
W43_counter_cell[6] = DFFE(W43_counter_cell[6]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_O2
--operation mode is counter

W43L51 = CARRY(!W43_counter_cell[6] & !W43L31);


--W43_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_3_O2
--operation mode is counter

W43_counter_cell[5]_lut_out = W43_counter_cell[5] $ (VE1_i2304 & W43L11);
W43_counter_cell[5]_sload_eqn = (VE1_i2293 & W43_sset_path[5]) # (!VE1_i2293 & W43_counter_cell[5]_lut_out);
W43_counter_cell[5] = DFFE(W43_counter_cell[5]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_O2
--operation mode is counter

W43L31 = CARRY(W43_counter_cell[5] # !W43L11);


--W43_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_3_O2
--operation mode is counter

W43_counter_cell[4]_lut_out = W43_counter_cell[4] $ (VE1_i2304 & !W43L9);
W43_counter_cell[4]_sload_eqn = (VE1_i2293 & W43_sset_path[4]) # (!VE1_i2293 & W43_counter_cell[4]_lut_out);
W43_counter_cell[4] = DFFE(W43_counter_cell[4]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_O2
--operation mode is counter

W43L11 = CARRY(!W43_counter_cell[4] & !W43L9);


--W43_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_3_O2
--operation mode is counter

W43_counter_cell[3]_lut_out = W43_counter_cell[3] $ (VE1_i2304 & W43L7);
W43_counter_cell[3]_sload_eqn = (VE1_i2293 & W43_sset_path[3]) # (!VE1_i2293 & W43_counter_cell[3]_lut_out);
W43_counter_cell[3] = DFFE(W43_counter_cell[3]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_O2
--operation mode is counter

W43L9 = CARRY(W43_counter_cell[3] # !W43L7);


--W43_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_3_O2
--operation mode is counter

W43_counter_cell[2]_lut_out = W43_counter_cell[2] $ (VE1_i2304 & !W43L5);
W43_counter_cell[2]_sload_eqn = (VE1_i2293 & W43_sset_path[2]) # (!VE1_i2293 & W43_counter_cell[2]_lut_out);
W43_counter_cell[2] = DFFE(W43_counter_cell[2]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_O2
--operation mode is counter

W43L7 = CARRY(!W43_counter_cell[2] & !W43L5);


--W43_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_3_O2
--operation mode is counter

W43_counter_cell[1]_lut_out = W43_counter_cell[1] $ (VE1_i2304 & W43L3);
W43_counter_cell[1]_sload_eqn = (VE1_i2293 & W43_sset_path[1]) # (!VE1_i2293 & W43_counter_cell[1]_lut_out);
W43_counter_cell[1] = DFFE(W43_counter_cell[1]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_O2
--operation mode is counter

W43L5 = CARRY(W43_counter_cell[1] # !W43L3);


--W43_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_3_O2
--operation mode is qfbk_counter

W43_counter_cell[0]_lut_out = VE1_i2304 $ W43_counter_cell[0];
W43_counter_cell[0]_sload_eqn = (VE1_i2293 & W43_sset_path[0]) # (!VE1_i2293 & W43_counter_cell[0]_lut_out);
W43_counter_cell[0] = DFFE(W43_counter_cell[0]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W43L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_O2
--operation mode is qfbk_counter

W43L3 = CARRY(!W43_counter_cell[0]);


--W04_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9] at LC10_13_R1
--operation mode is normal

W04_counter_cell[9]_lut_out = W04_counter_cell[9] $ (W04L91 & VE2_i2304);
W04_counter_cell[9]_sload_eqn = (VE2_i2293 & W04_sset_path[9]) # (!VE2_i2293 & W04_counter_cell[9]_lut_out);
W04_counter_cell[9] = DFFE(W04_counter_cell[9]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--W04_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8] at LC9_13_R1
--operation mode is counter

W04_counter_cell[8]_lut_out = W04_counter_cell[8] $ (VE2_i2304 & !W04L71);
W04_counter_cell[8]_sload_eqn = (VE2_i2293 & W04_sset_path[8]) # (!VE2_i2293 & W04_counter_cell[8]_lut_out);
W04_counter_cell[8] = DFFE(W04_counter_cell[8]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_R1
--operation mode is counter

W04L91 = CARRY(!W04_counter_cell[8] & !W04L71);


--W04_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7] at LC8_13_R1
--operation mode is counter

W04_counter_cell[7]_lut_out = W04_counter_cell[7] $ (VE2_i2304 & W04L51);
W04_counter_cell[7]_sload_eqn = (VE2_i2293 & W04_sset_path[7]) # (!VE2_i2293 & W04_counter_cell[7]_lut_out);
W04_counter_cell[7] = DFFE(W04_counter_cell[7]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_R1
--operation mode is counter

W04L71 = CARRY(W04_counter_cell[7] # !W04L51);


--W04_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6] at LC7_13_R1
--operation mode is counter

W04_counter_cell[6]_lut_out = W04_counter_cell[6] $ (VE2_i2304 & !W04L31);
W04_counter_cell[6]_sload_eqn = (VE2_i2293 & W04_sset_path[6]) # (!VE2_i2293 & W04_counter_cell[6]_lut_out);
W04_counter_cell[6] = DFFE(W04_counter_cell[6]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_R1
--operation mode is counter

W04L51 = CARRY(!W04_counter_cell[6] & !W04L31);


--W04_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5] at LC6_13_R1
--operation mode is counter

W04_counter_cell[5]_lut_out = W04_counter_cell[5] $ (VE2_i2304 & W04L11);
W04_counter_cell[5]_sload_eqn = (VE2_i2293 & W04_sset_path[5]) # (!VE2_i2293 & W04_counter_cell[5]_lut_out);
W04_counter_cell[5] = DFFE(W04_counter_cell[5]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_R1
--operation mode is counter

W04L31 = CARRY(W04_counter_cell[5] # !W04L11);


--W04_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4] at LC5_13_R1
--operation mode is counter

W04_counter_cell[4]_lut_out = W04_counter_cell[4] $ (VE2_i2304 & !W04L9);
W04_counter_cell[4]_sload_eqn = (VE2_i2293 & W04_sset_path[4]) # (!VE2_i2293 & W04_counter_cell[4]_lut_out);
W04_counter_cell[4] = DFFE(W04_counter_cell[4]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_R1
--operation mode is counter

W04L11 = CARRY(!W04_counter_cell[4] & !W04L9);


--W04_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3] at LC4_13_R1
--operation mode is counter

W04_counter_cell[3]_lut_out = W04_counter_cell[3] $ (VE2_i2304 & W04L7);
W04_counter_cell[3]_sload_eqn = (VE2_i2293 & W04_sset_path[3]) # (!VE2_i2293 & W04_counter_cell[3]_lut_out);
W04_counter_cell[3] = DFFE(W04_counter_cell[3]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_R1
--operation mode is counter

W04L9 = CARRY(W04_counter_cell[3] # !W04L7);


--W04_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2] at LC3_13_R1
--operation mode is counter

W04_counter_cell[2]_lut_out = W04_counter_cell[2] $ (VE2_i2304 & !W04L5);
W04_counter_cell[2]_sload_eqn = (VE2_i2293 & W04_sset_path[2]) # (!VE2_i2293 & W04_counter_cell[2]_lut_out);
W04_counter_cell[2] = DFFE(W04_counter_cell[2]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_R1
--operation mode is counter

W04L7 = CARRY(!W04_counter_cell[2] & !W04L5);


--W04_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_13_R1
--operation mode is counter

W04_counter_cell[1]_lut_out = W04_counter_cell[1] $ (VE2_i2304 & W04L3);
W04_counter_cell[1]_sload_eqn = (VE2_i2293 & W04_sset_path[1]) # (!VE2_i2293 & W04_counter_cell[1]_lut_out);
W04_counter_cell[1] = DFFE(W04_counter_cell[1]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_R1
--operation mode is counter

W04L5 = CARRY(W04_counter_cell[1] # !W04L3);


--W04_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0] at LC1_13_R1
--operation mode is qfbk_counter

W04_counter_cell[0]_lut_out = VE2_i2304 $ W04_counter_cell[0];
W04_counter_cell[0]_sload_eqn = (VE2_i2293 & W04_sset_path[0]) # (!VE2_i2293 & W04_counter_cell[0]_lut_out);
W04_counter_cell[0] = DFFE(W04_counter_cell[0]_sload_eqn, !GLOBAL(HF1_outclock0), !L1L4Q, , );

--W04L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_R1
--operation mode is qfbk_counter

W04L3 = CARRY(!W04_counter_cell[0]);


--W5_sload_path[31] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[31] at LC2_13_M1
--operation mode is normal

W5_sload_path[31]_lut_out = W5L36 $ W5_sload_path[31];
W5_sload_path[31] = DFFE(W5_sload_path[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);


--W5_sload_path[30] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[30] at LC1_13_M1
--operation mode is arithmetic

W5_sload_path[30]_lut_out = W5_sload_path[30] $ !W5L16;
W5_sload_path[30] = DFFE(W5_sload_path[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L36 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_13_M1
--operation mode is arithmetic

W5L36 = CARRY(W5_sload_path[30] & !W5L16);


--W5_sload_path[29] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[29] at LC10_11_M1
--operation mode is arithmetic

W5_sload_path[29]_lut_out = W5_sload_path[29] $ W5L95;
W5_sload_path[29] = DFFE(W5_sload_path[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L16 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_11_M1
--operation mode is arithmetic

W5L16 = CARRY(!W5L95 # !W5_sload_path[29]);


--W5_sload_path[28] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[28] at LC9_11_M1
--operation mode is arithmetic

W5_sload_path[28]_lut_out = W5_sload_path[28] $ !W5L75;
W5_sload_path[28] = DFFE(W5_sload_path[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L95 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_11_M1
--operation mode is arithmetic

W5L95 = CARRY(W5_sload_path[28] & !W5L75);


--W5_sload_path[27] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[27] at LC8_11_M1
--operation mode is arithmetic

W5_sload_path[27]_lut_out = W5_sload_path[27] $ W5L55;
W5_sload_path[27] = DFFE(W5_sload_path[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L75 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_11_M1
--operation mode is arithmetic

W5L75 = CARRY(!W5L55 # !W5_sload_path[27]);


--W5_sload_path[26] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[26] at LC7_11_M1
--operation mode is arithmetic

W5_sload_path[26]_lut_out = W5_sload_path[26] $ !W5L35;
W5_sload_path[26] = DFFE(W5_sload_path[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L55 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_11_M1
--operation mode is arithmetic

W5L55 = CARRY(W5_sload_path[26] & !W5L35);


--W5_sload_path[25] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[25] at LC6_11_M1
--operation mode is arithmetic

W5_sload_path[25]_lut_out = W5_sload_path[25] $ W5L15;
W5_sload_path[25] = DFFE(W5_sload_path[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L35 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_11_M1
--operation mode is arithmetic

W5L35 = CARRY(!W5L15 # !W5_sload_path[25]);


--W5_sload_path[24] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[24] at LC5_11_M1
--operation mode is arithmetic

W5_sload_path[24]_lut_out = W5_sload_path[24] $ !W5L94;
W5_sload_path[24] = DFFE(W5_sload_path[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L15 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_11_M1
--operation mode is arithmetic

W5L15 = CARRY(W5_sload_path[24] & !W5L94);


--W5_sload_path[23] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[23] at LC4_11_M1
--operation mode is arithmetic

W5_sload_path[23]_lut_out = W5_sload_path[23] $ W5L74;
W5_sload_path[23] = DFFE(W5_sload_path[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L94 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_11_M1
--operation mode is arithmetic

W5L94 = CARRY(!W5L74 # !W5_sload_path[23]);


--W5_sload_path[22] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[22] at LC3_11_M1
--operation mode is arithmetic

W5_sload_path[22]_lut_out = W5_sload_path[22] $ !W5L54;
W5_sload_path[22] = DFFE(W5_sload_path[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L74 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_11_M1
--operation mode is arithmetic

W5L74 = CARRY(W5_sload_path[22] & !W5L54);


--W5_sload_path[21] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[21] at LC2_11_M1
--operation mode is arithmetic

W5_sload_path[21]_lut_out = W5_sload_path[21] $ W5L34;
W5_sload_path[21] = DFFE(W5_sload_path[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L54 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_11_M1
--operation mode is arithmetic

W5L54 = CARRY(!W5L34 # !W5_sload_path[21]);


--W5_sload_path[20] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[20] at LC1_11_M1
--operation mode is arithmetic

W5_sload_path[20]_lut_out = W5_sload_path[20] $ !W5L14;
W5_sload_path[20] = DFFE(W5_sload_path[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L34 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_11_M1
--operation mode is arithmetic

W5L34 = CARRY(W5_sload_path[20] & !W5L14);


--W5_sload_path[19] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[19] at LC10_9_M1
--operation mode is arithmetic

W5_sload_path[19]_lut_out = W5_sload_path[19] $ W5L93;
W5_sload_path[19] = DFFE(W5_sload_path[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L14 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_9_M1
--operation mode is arithmetic

W5L14 = CARRY(!W5L93 # !W5_sload_path[19]);


--W5_sload_path[18] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[18] at LC9_9_M1
--operation mode is arithmetic

W5_sload_path[18]_lut_out = W5_sload_path[18] $ !W5L73;
W5_sload_path[18] = DFFE(W5_sload_path[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L93 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_9_M1
--operation mode is arithmetic

W5L93 = CARRY(W5_sload_path[18] & !W5L73);


--W5_sload_path[17] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[17] at LC8_9_M1
--operation mode is arithmetic

W5_sload_path[17]_lut_out = W5_sload_path[17] $ W5L53;
W5_sload_path[17] = DFFE(W5_sload_path[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L73 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_9_M1
--operation mode is arithmetic

W5L73 = CARRY(!W5L53 # !W5_sload_path[17]);


--W5_sload_path[16] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[16] at LC7_9_M1
--operation mode is arithmetic

W5_sload_path[16]_lut_out = W5_sload_path[16] $ !W5L33;
W5_sload_path[16] = DFFE(W5_sload_path[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L53 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_9_M1
--operation mode is arithmetic

W5L53 = CARRY(W5_sload_path[16] & !W5L33);


--W5_sload_path[15] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_M1
--operation mode is arithmetic

W5_sload_path[15]_lut_out = W5_sload_path[15] $ W5L13;
W5_sload_path[15] = DFFE(W5_sload_path[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L33 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_9_M1
--operation mode is arithmetic

W5L33 = CARRY(!W5L13 # !W5_sload_path[15]);


--W5_sload_path[14] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_M1
--operation mode is arithmetic

W5_sload_path[14]_lut_out = W5_sload_path[14] $ !W5L92;
W5_sload_path[14] = DFFE(W5_sload_path[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L13 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_M1
--operation mode is arithmetic

W5L13 = CARRY(W5_sload_path[14] & !W5L92);


--W5_sload_path[13] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_M1
--operation mode is arithmetic

W5_sload_path[13]_lut_out = W5_sload_path[13] $ W5L72;
W5_sload_path[13] = DFFE(W5_sload_path[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L92 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_M1
--operation mode is arithmetic

W5L92 = CARRY(!W5L72 # !W5_sload_path[13]);


--W5_sload_path[12] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_M1
--operation mode is arithmetic

W5_sload_path[12]_lut_out = W5_sload_path[12] $ !W5L52;
W5_sload_path[12] = DFFE(W5_sload_path[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L72 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_M1
--operation mode is arithmetic

W5L72 = CARRY(W5_sload_path[12] & !W5L52);


--W5_sload_path[11] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_M1
--operation mode is arithmetic

W5_sload_path[11]_lut_out = W5_sload_path[11] $ W5L32;
W5_sload_path[11] = DFFE(W5_sload_path[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L52 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_M1
--operation mode is arithmetic

W5L52 = CARRY(!W5L32 # !W5_sload_path[11]);


--W5_sload_path[10] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_M1
--operation mode is arithmetic

W5_sload_path[10]_lut_out = W5_sload_path[10] $ !W5L12;
W5_sload_path[10] = DFFE(W5_sload_path[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L32 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_M1
--operation mode is arithmetic

W5L32 = CARRY(W5_sload_path[10] & !W5L12);


--W5_sload_path[9] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_M1
--operation mode is arithmetic

W5_sload_path[9]_lut_out = W5_sload_path[9] $ W5L91;
W5_sload_path[9] = DFFE(W5_sload_path[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L12 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_M1
--operation mode is arithmetic

W5L12 = CARRY(!W5L91 # !W5_sload_path[9]);


--W5_sload_path[8] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_M1
--operation mode is arithmetic

W5_sload_path[8]_lut_out = W5_sload_path[8] $ !W5L71;
W5_sload_path[8] = DFFE(W5_sload_path[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L91 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_M1
--operation mode is arithmetic

W5L91 = CARRY(W5_sload_path[8] & !W5L71);


--W5_sload_path[7] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_M1
--operation mode is arithmetic

W5_sload_path[7]_lut_out = W5_sload_path[7] $ W5L51;
W5_sload_path[7] = DFFE(W5_sload_path[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L71 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_M1
--operation mode is arithmetic

W5L71 = CARRY(!W5L51 # !W5_sload_path[7]);


--W5_sload_path[6] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_M1
--operation mode is arithmetic

W5_sload_path[6]_lut_out = W5_sload_path[6] $ !W5L31;
W5_sload_path[6] = DFFE(W5_sload_path[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L51 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_M1
--operation mode is arithmetic

W5L51 = CARRY(W5_sload_path[6] & !W5L31);


--W5_sload_path[5] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_M1
--operation mode is arithmetic

W5_sload_path[5]_lut_out = W5_sload_path[5] $ W5L11;
W5_sload_path[5] = DFFE(W5_sload_path[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L31 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_M1
--operation mode is arithmetic

W5L31 = CARRY(!W5L11 # !W5_sload_path[5]);


--W5_sload_path[4] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_M1
--operation mode is arithmetic

W5_sload_path[4]_lut_out = W5_sload_path[4] $ !W5L9;
W5_sload_path[4] = DFFE(W5_sload_path[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L11 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_M1
--operation mode is arithmetic

W5L11 = CARRY(W5_sload_path[4] & !W5L9);


--W5_sload_path[3] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_M1
--operation mode is arithmetic

W5_sload_path[3]_lut_out = W5_sload_path[3] $ W5L7;
W5_sload_path[3] = DFFE(W5_sload_path[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L9 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_M1
--operation mode is arithmetic

W5L9 = CARRY(!W5L7 # !W5_sload_path[3]);


--W5_sload_path[2] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_M1
--operation mode is arithmetic

W5_sload_path[2]_lut_out = W5_sload_path[2] $ !W5L5;
W5_sload_path[2] = DFFE(W5_sload_path[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L7 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_M1
--operation mode is arithmetic

W5L7 = CARRY(W5_sload_path[2] & !W5L5);


--W5_sload_path[1] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_M1
--operation mode is arithmetic

W5_sload_path[1]_lut_out = W5_sload_path[1] $ W5L3;
W5_sload_path[1] = DFFE(W5_sload_path[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L5 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_M1
--operation mode is arithmetic

W5L5 = CARRY(!W5L3 # !W5_sload_path[1]);


--W5_sload_path[0] is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_M1
--operation mode is qfbk_counter

W5_sload_path[0]_lut_out = !W5_sload_path[0];
W5_sload_path[0] = DFFE(W5_sload_path[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , i131);

--W5L3 is lpm_counter:debugging_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_M1
--operation mode is qfbk_counter

W5L3 = CARRY(W5_sload_path[0]);


--W74_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47] at LC8_16_T1
--operation mode is normal

W74_sload_path[47]_lut_out = W74_sload_path[47] $ W74L59;
W74_sload_path[47] = DFFE(W74_sload_path[47]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--W74_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46] at LC7_16_T1
--operation mode is arithmetic

W74_sload_path[46]_lut_out = W74_sload_path[46] $ !W74L39;
W74_sload_path[46] = DFFE(W74_sload_path[46]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_16_T1
--operation mode is arithmetic

W74L59 = CARRY(W74_sload_path[46] & !W74L39);


--W74_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45] at LC6_16_T1
--operation mode is arithmetic

W74_sload_path[45]_lut_out = W74_sload_path[45] $ W74L19;
W74_sload_path[45] = DFFE(W74_sload_path[45]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_16_T1
--operation mode is arithmetic

W74L39 = CARRY(!W74L19 # !W74_sload_path[45]);


--W74_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44] at LC5_16_T1
--operation mode is arithmetic

W74_sload_path[44]_lut_out = W74_sload_path[44] $ !W74L98;
W74_sload_path[44] = DFFE(W74_sload_path[44]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_16_T1
--operation mode is arithmetic

W74L19 = CARRY(W74_sload_path[44] & !W74L98);


--W74_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43] at LC4_16_T1
--operation mode is arithmetic

W74_sload_path[43]_lut_out = W74_sload_path[43] $ W74L78;
W74_sload_path[43] = DFFE(W74_sload_path[43]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_16_T1
--operation mode is arithmetic

W74L98 = CARRY(!W74L78 # !W74_sload_path[43]);


--W74_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42] at LC3_16_T1
--operation mode is arithmetic

W74_sload_path[42]_lut_out = W74_sload_path[42] $ !W74L58;
W74_sload_path[42] = DFFE(W74_sload_path[42]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_16_T1
--operation mode is arithmetic

W74L78 = CARRY(W74_sload_path[42] & !W74L58);


--W74_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41] at LC2_16_T1
--operation mode is arithmetic

W74_sload_path[41]_lut_out = W74_sload_path[41] $ W74L38;
W74_sload_path[41] = DFFE(W74_sload_path[41]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_16_T1
--operation mode is arithmetic

W74L58 = CARRY(!W74L38 # !W74_sload_path[41]);


--W74_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40] at LC1_16_T1
--operation mode is arithmetic

W74_sload_path[40]_lut_out = W74_sload_path[40] $ !W74L18;
W74_sload_path[40] = DFFE(W74_sload_path[40]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_16_T1
--operation mode is arithmetic

W74L38 = CARRY(W74_sload_path[40] & !W74L18);


--W74_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39] at LC10_14_T1
--operation mode is arithmetic

W74_sload_path[39]_lut_out = W74_sload_path[39] $ W74L97;
W74_sload_path[39] = DFFE(W74_sload_path[39]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_14_T1
--operation mode is arithmetic

W74L18 = CARRY(!W74L97 # !W74_sload_path[39]);


--W74_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38] at LC9_14_T1
--operation mode is arithmetic

W74_sload_path[38]_lut_out = W74_sload_path[38] $ !W74L77;
W74_sload_path[38] = DFFE(W74_sload_path[38]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_14_T1
--operation mode is arithmetic

W74L97 = CARRY(W74_sload_path[38] & !W74L77);


--W74_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37] at LC8_14_T1
--operation mode is arithmetic

W74_sload_path[37]_lut_out = W74_sload_path[37] $ W74L57;
W74_sload_path[37] = DFFE(W74_sload_path[37]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_14_T1
--operation mode is arithmetic

W74L77 = CARRY(!W74L57 # !W74_sload_path[37]);


--W74_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36] at LC7_14_T1
--operation mode is arithmetic

W74_sload_path[36]_lut_out = W74_sload_path[36] $ !W74L37;
W74_sload_path[36] = DFFE(W74_sload_path[36]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_14_T1
--operation mode is arithmetic

W74L57 = CARRY(W74_sload_path[36] & !W74L37);


--W74_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35] at LC6_14_T1
--operation mode is arithmetic

W74_sload_path[35]_lut_out = W74_sload_path[35] $ W74L17;
W74_sload_path[35] = DFFE(W74_sload_path[35]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_14_T1
--operation mode is arithmetic

W74L37 = CARRY(!W74L17 # !W74_sload_path[35]);


--W74_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34] at LC5_14_T1
--operation mode is arithmetic

W74_sload_path[34]_lut_out = W74_sload_path[34] $ !W74L96;
W74_sload_path[34] = DFFE(W74_sload_path[34]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_14_T1
--operation mode is arithmetic

W74L17 = CARRY(W74_sload_path[34] & !W74L96);


--W74_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33] at LC4_14_T1
--operation mode is arithmetic

W74_sload_path[33]_lut_out = W74_sload_path[33] $ W74L76;
W74_sload_path[33] = DFFE(W74_sload_path[33]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_14_T1
--operation mode is arithmetic

W74L96 = CARRY(!W74L76 # !W74_sload_path[33]);


--W74_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32] at LC3_14_T1
--operation mode is arithmetic

W74_sload_path[32]_lut_out = W74_sload_path[32] $ !W74L56;
W74_sload_path[32] = DFFE(W74_sload_path[32]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_14_T1
--operation mode is arithmetic

W74L76 = CARRY(W74_sload_path[32] & !W74L56);


--W74_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31] at LC2_14_T1
--operation mode is arithmetic

W74_sload_path[31]_lut_out = W74_sload_path[31] $ W74L36;
W74_sload_path[31] = DFFE(W74_sload_path[31]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_14_T1
--operation mode is arithmetic

W74L56 = CARRY(!W74L36 # !W74_sload_path[31]);


--W74_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30] at LC1_14_T1
--operation mode is arithmetic

W74_sload_path[30]_lut_out = W74_sload_path[30] $ !W74L16;
W74_sload_path[30] = DFFE(W74_sload_path[30]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_14_T1
--operation mode is arithmetic

W74L36 = CARRY(W74_sload_path[30] & !W74L16);


--W74_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29] at LC10_12_T1
--operation mode is arithmetic

W74_sload_path[29]_lut_out = W74_sload_path[29] $ W74L95;
W74_sload_path[29] = DFFE(W74_sload_path[29]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_12_T1
--operation mode is arithmetic

W74L16 = CARRY(!W74L95 # !W74_sload_path[29]);


--W74_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28] at LC9_12_T1
--operation mode is arithmetic

W74_sload_path[28]_lut_out = W74_sload_path[28] $ !W74L75;
W74_sload_path[28] = DFFE(W74_sload_path[28]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_12_T1
--operation mode is arithmetic

W74L95 = CARRY(W74_sload_path[28] & !W74L75);


--W74_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27] at LC8_12_T1
--operation mode is arithmetic

W74_sload_path[27]_lut_out = W74_sload_path[27] $ W74L55;
W74_sload_path[27] = DFFE(W74_sload_path[27]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_12_T1
--operation mode is arithmetic

W74L75 = CARRY(!W74L55 # !W74_sload_path[27]);


--W74_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26] at LC7_12_T1
--operation mode is arithmetic

W74_sload_path[26]_lut_out = W74_sload_path[26] $ !W74L35;
W74_sload_path[26] = DFFE(W74_sload_path[26]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_12_T1
--operation mode is arithmetic

W74L55 = CARRY(W74_sload_path[26] & !W74L35);


--W74_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25] at LC6_12_T1
--operation mode is arithmetic

W74_sload_path[25]_lut_out = W74_sload_path[25] $ W74L15;
W74_sload_path[25] = DFFE(W74_sload_path[25]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_12_T1
--operation mode is arithmetic

W74L35 = CARRY(!W74L15 # !W74_sload_path[25]);


--W74_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24] at LC5_12_T1
--operation mode is arithmetic

W74_sload_path[24]_lut_out = W74_sload_path[24] $ !W74L94;
W74_sload_path[24] = DFFE(W74_sload_path[24]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_12_T1
--operation mode is arithmetic

W74L15 = CARRY(W74_sload_path[24] & !W74L94);


--W74_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23] at LC4_12_T1
--operation mode is arithmetic

W74_sload_path[23]_lut_out = W74_sload_path[23] $ W74L74;
W74_sload_path[23] = DFFE(W74_sload_path[23]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_12_T1
--operation mode is arithmetic

W74L94 = CARRY(!W74L74 # !W74_sload_path[23]);


--W74_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22] at LC3_12_T1
--operation mode is arithmetic

W74_sload_path[22]_lut_out = W74_sload_path[22] $ !W74L54;
W74_sload_path[22] = DFFE(W74_sload_path[22]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_12_T1
--operation mode is arithmetic

W74L74 = CARRY(W74_sload_path[22] & !W74L54);


--W74_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21] at LC2_12_T1
--operation mode is arithmetic

W74_sload_path[21]_lut_out = W74_sload_path[21] $ W74L34;
W74_sload_path[21] = DFFE(W74_sload_path[21]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_12_T1
--operation mode is arithmetic

W74L54 = CARRY(!W74L34 # !W74_sload_path[21]);


--W74_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20] at LC1_12_T1
--operation mode is arithmetic

W74_sload_path[20]_lut_out = W74_sload_path[20] $ !W74L14;
W74_sload_path[20] = DFFE(W74_sload_path[20]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_12_T1
--operation mode is arithmetic

W74L34 = CARRY(W74_sload_path[20] & !W74L14);


--W74_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19] at LC10_10_T1
--operation mode is arithmetic

W74_sload_path[19]_lut_out = W74_sload_path[19] $ W74L93;
W74_sload_path[19] = DFFE(W74_sload_path[19]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_10_T1
--operation mode is arithmetic

W74L14 = CARRY(!W74L93 # !W74_sload_path[19]);


--W74_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18] at LC9_10_T1
--operation mode is arithmetic

W74_sload_path[18]_lut_out = W74_sload_path[18] $ !W74L73;
W74_sload_path[18] = DFFE(W74_sload_path[18]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_10_T1
--operation mode is arithmetic

W74L93 = CARRY(W74_sload_path[18] & !W74L73);


--W74_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17] at LC8_10_T1
--operation mode is arithmetic

W74_sload_path[17]_lut_out = W74_sload_path[17] $ W74L53;
W74_sload_path[17] = DFFE(W74_sload_path[17]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_10_T1
--operation mode is arithmetic

W74L73 = CARRY(!W74L53 # !W74_sload_path[17]);


--W74_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16] at LC7_10_T1
--operation mode is arithmetic

W74_sload_path[16]_lut_out = W74_sload_path[16] $ !W74L33;
W74_sload_path[16] = DFFE(W74_sload_path[16]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_10_T1
--operation mode is arithmetic

W74L53 = CARRY(W74_sload_path[16] & !W74L33);


--W74_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15] at LC6_10_T1
--operation mode is arithmetic

W74_sload_path[15]_lut_out = W74_sload_path[15] $ W74L13;
W74_sload_path[15] = DFFE(W74_sload_path[15]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_10_T1
--operation mode is arithmetic

W74L33 = CARRY(!W74L13 # !W74_sload_path[15]);


--W74_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14] at LC5_10_T1
--operation mode is arithmetic

W74_sload_path[14]_lut_out = W74_sload_path[14] $ !W74L92;
W74_sload_path[14] = DFFE(W74_sload_path[14]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_10_T1
--operation mode is arithmetic

W74L13 = CARRY(W74_sload_path[14] & !W74L92);


--W74_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13] at LC4_10_T1
--operation mode is arithmetic

W74_sload_path[13]_lut_out = W74_sload_path[13] $ W74L72;
W74_sload_path[13] = DFFE(W74_sload_path[13]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_10_T1
--operation mode is arithmetic

W74L92 = CARRY(!W74L72 # !W74_sload_path[13]);


--W74_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12] at LC3_10_T1
--operation mode is arithmetic

W74_sload_path[12]_lut_out = W74_sload_path[12] $ !W74L52;
W74_sload_path[12] = DFFE(W74_sload_path[12]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_10_T1
--operation mode is arithmetic

W74L72 = CARRY(W74_sload_path[12] & !W74L52);


--W74_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11] at LC2_10_T1
--operation mode is arithmetic

W74_sload_path[11]_lut_out = W74_sload_path[11] $ W74L32;
W74_sload_path[11] = DFFE(W74_sload_path[11]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_10_T1
--operation mode is arithmetic

W74L52 = CARRY(!W74L32 # !W74_sload_path[11]);


--W74_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10] at LC1_10_T1
--operation mode is arithmetic

W74_sload_path[10]_lut_out = W74_sload_path[10] $ !W74L12;
W74_sload_path[10] = DFFE(W74_sload_path[10]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_10_T1
--operation mode is arithmetic

W74L32 = CARRY(W74_sload_path[10] & !W74L12);


--W74_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9] at LC10_8_T1
--operation mode is arithmetic

W74_sload_path[9]_lut_out = W74_sload_path[9] $ W74L91;
W74_sload_path[9] = DFFE(W74_sload_path[9]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_8_T1
--operation mode is arithmetic

W74L12 = CARRY(!W74L91 # !W74_sload_path[9]);


--W74_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8] at LC9_8_T1
--operation mode is arithmetic

W74_sload_path[8]_lut_out = W74_sload_path[8] $ !W74L71;
W74_sload_path[8] = DFFE(W74_sload_path[8]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_8_T1
--operation mode is arithmetic

W74L91 = CARRY(W74_sload_path[8] & !W74L71);


--W74_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7] at LC8_8_T1
--operation mode is arithmetic

W74_sload_path[7]_lut_out = W74_sload_path[7] $ W74L51;
W74_sload_path[7] = DFFE(W74_sload_path[7]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_8_T1
--operation mode is arithmetic

W74L71 = CARRY(!W74L51 # !W74_sload_path[7]);


--W74_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6] at LC7_8_T1
--operation mode is arithmetic

W74_sload_path[6]_lut_out = W74_sload_path[6] $ !W74L31;
W74_sload_path[6] = DFFE(W74_sload_path[6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_8_T1
--operation mode is arithmetic

W74L51 = CARRY(W74_sload_path[6] & !W74L31);


--W74_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5] at LC6_8_T1
--operation mode is arithmetic

W74_sload_path[5]_lut_out = W74_sload_path[5] $ W74L11;
W74_sload_path[5] = DFFE(W74_sload_path[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_8_T1
--operation mode is arithmetic

W74L31 = CARRY(!W74L11 # !W74_sload_path[5]);


--W74_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4] at LC5_8_T1
--operation mode is arithmetic

W74_sload_path[4]_lut_out = W74_sload_path[4] $ !W74L9;
W74_sload_path[4] = DFFE(W74_sload_path[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_8_T1
--operation mode is arithmetic

W74L11 = CARRY(W74_sload_path[4] & !W74L9);


--W74_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_T1
--operation mode is arithmetic

W74_sload_path[3]_lut_out = W74_sload_path[3] $ W74L7;
W74_sload_path[3] = DFFE(W74_sload_path[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_T1
--operation mode is arithmetic

W74L9 = CARRY(!W74L7 # !W74_sload_path[3]);


--W74_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_T1
--operation mode is arithmetic

W74_sload_path[2]_lut_out = W74_sload_path[2] $ !W74L5;
W74_sload_path[2] = DFFE(W74_sload_path[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_T1
--operation mode is arithmetic

W74L7 = CARRY(W74_sload_path[2] & !W74L5);


--W74_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_T1
--operation mode is arithmetic

W74_sload_path[1]_lut_out = W74_sload_path[1] $ W74L3;
W74_sload_path[1] = DFFE(W74_sload_path[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_T1
--operation mode is arithmetic

W74L5 = CARRY(!W74L3 # !W74_sload_path[1]);


--W74_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_T1
--operation mode is qfbk_counter

W74_sload_path[0]_lut_out = !W74_sload_path[0];
W74_sload_path[0] = DFFE(W74_sload_path[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W74L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_T1
--operation mode is qfbk_counter

W74L3 = CARRY(W74_sload_path[0]);


--W7_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_W2
--operation mode is normal

W7_sload_path[4]_lut_out = W7L9 $ !W7_sload_path[4];
W7_sload_path[4]_reg_input = !D1L79 & W7_sload_path[4]_lut_out;
W7_sload_path[4] = DFFE(W7_sload_path[4]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );


--W7_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_W2
--operation mode is counter

W7_sload_path[3]_lut_out = W7_sload_path[3] $ W7L7;
W7_sload_path[3]_reg_input = !D1L79 & W7_sload_path[3]_lut_out;
W7_sload_path[3] = DFFE(W7_sload_path[3]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W7L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_W2
--operation mode is counter

W7L9 = CARRY(!W7L7 # !W7_sload_path[3]);


--W7_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_W2
--operation mode is counter

W7_sload_path[2]_lut_out = W7_sload_path[2] $ !W7L5;
W7_sload_path[2]_reg_input = !D1L79 & W7_sload_path[2]_lut_out;
W7_sload_path[2] = DFFE(W7_sload_path[2]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W7L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_W2
--operation mode is counter

W7L7 = CARRY(W7_sload_path[2] & !W7L5);


--W7_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_W2
--operation mode is counter

W7_sload_path[1]_lut_out = W7_sload_path[1] $ W7L3;
W7_sload_path[1]_reg_input = !D1L79 & W7_sload_path[1]_lut_out;
W7_sload_path[1] = DFFE(W7_sload_path[1]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W7L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_W2
--operation mode is counter

W7L5 = CARRY(!W7L3 # !W7_sload_path[1]);


--W7_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_W2
--operation mode is qfbk_counter

W7_sload_path[0]_lut_out = !W7_sload_path[0];
W7_sload_path[0]_reg_input = !D1L79 & W7_sload_path[0]_lut_out;
W7_sload_path[0] = DFFE(W7_sload_path[0]_reg_input, GLOBAL(HF1_outclock1), !L1L4Q, , );

--W7L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_W2
--operation mode is qfbk_counter

W7L3 = CARRY(W7_sload_path[0]);


--W4_sload_path[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_L4
--operation mode is normal

W4_sload_path[11] = AMPP_FUNCTION(W4_sload_path[11], W4L32, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);


--W4_sload_path[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_L4
--operation mode is arithmetic

W4_sload_path[10] = AMPP_FUNCTION(W4_sload_path[10], W4L12, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L32 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_L4
--operation mode is arithmetic

W4L32 = AMPP_FUNCTION(W4_sload_path[10], W4L12);


--W4_sload_path[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_L4
--operation mode is arithmetic

W4_sload_path[9] = AMPP_FUNCTION(W4_sload_path[9], W4L91, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_L4
--operation mode is arithmetic

W4L12 = AMPP_FUNCTION(W4_sload_path[9], W4L91);


--W4_sload_path[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_L4
--operation mode is arithmetic

W4_sload_path[8] = AMPP_FUNCTION(W4_sload_path[8], W4L71, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L91 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_L4
--operation mode is arithmetic

W4L91 = AMPP_FUNCTION(W4_sload_path[8], W4L71);


--W4_sload_path[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_L4
--operation mode is arithmetic

W4_sload_path[7] = AMPP_FUNCTION(W4_sload_path[7], W4L51, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L71 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_L4
--operation mode is arithmetic

W4L71 = AMPP_FUNCTION(W4_sload_path[7], W4L51);


--W4_sload_path[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_L4
--operation mode is arithmetic

W4_sload_path[6] = AMPP_FUNCTION(W4_sload_path[6], W4L31, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L51 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_L4
--operation mode is arithmetic

W4L51 = AMPP_FUNCTION(W4_sload_path[6], W4L31);


--W4_sload_path[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_L4
--operation mode is arithmetic

W4_sload_path[5] = AMPP_FUNCTION(W4_sload_path[5], W4L11, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L31 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_L4
--operation mode is arithmetic

W4L31 = AMPP_FUNCTION(W4_sload_path[5], W4L11);


--W4_sload_path[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_L4
--operation mode is arithmetic

W4_sload_path[4] = AMPP_FUNCTION(W4_sload_path[4], W4L9, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_L4
--operation mode is arithmetic

W4L11 = AMPP_FUNCTION(W4_sload_path[4], W4L9);


--W4_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_L4
--operation mode is arithmetic

W4_sload_path[3] = AMPP_FUNCTION(W4_sload_path[3], W4L7, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_L4
--operation mode is arithmetic

W4L9 = AMPP_FUNCTION(W4_sload_path[3], W4L7);


--W4_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_L4
--operation mode is arithmetic

W4_sload_path[2] = AMPP_FUNCTION(W4_sload_path[2], W4L5, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_L4
--operation mode is arithmetic

W4L7 = AMPP_FUNCTION(W4_sload_path[2], W4L5);


--W4_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_L4
--operation mode is arithmetic

W4_sload_path[1] = AMPP_FUNCTION(W4_sload_path[1], W4L3, GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_L4
--operation mode is arithmetic

W4L5 = AMPP_FUNCTION(W4_sload_path[1], W4L3);


--W4_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_L4
--operation mode is qfbk_counter

W4_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !U1L3, U1_do_advance_read_pointer);

--W4L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_L4
--operation mode is qfbk_counter

W4L3 = AMPP_FUNCTION();


--W3_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_L4
--operation mode is normal

W3_sload_path[3] = AMPP_FUNCTION(W3_sload_path[3], W3L7, GLOBAL(A1L3), !U1_i40, KB31_aeb_out);


--W3_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_L4
--operation mode is counter

W3_sload_path[2] = AMPP_FUNCTION(W3_sload_path[2], W3L5, GLOBAL(A1L3), !U1_i40, KB31_aeb_out);

--W3L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_L4
--operation mode is counter

W3L7 = AMPP_FUNCTION(W3_sload_path[2], W3L5);


--W3_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_L4
--operation mode is counter

W3_sload_path[1] = AMPP_FUNCTION(W3_sload_path[1], W3L3, GLOBAL(A1L3), !U1_i40, KB31_aeb_out);

--W3L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_L4
--operation mode is counter

W3L5 = AMPP_FUNCTION(W3_sload_path[1], W3L3);


--W3_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_L4
--operation mode is qfbk_counter

W3_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !U1_i40, KB31_aeb_out);

--W3L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_L4
--operation mode is qfbk_counter

W3L3 = AMPP_FUNCTION();


--C3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[11] at LC2_5_F4
--operation mode is normal

C3_dffs[11] = AMPP_FUNCTION(C3_dffs[11], C3_dffs[11], C3L11, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);


--W2_sload_path[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[11] at LC2_4_H4
--operation mode is normal

W2_sload_path[11] = AMPP_FUNCTION(W2_sload_path[11], W2L32, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);


--W2_sload_path[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[10] at LC1_4_H4
--operation mode is arithmetic

W2_sload_path[10] = AMPP_FUNCTION(W2_sload_path[10], W2L12, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_4_H4
--operation mode is arithmetic

W2L32 = AMPP_FUNCTION(W2_sload_path[10], W2L12);


--W2_sload_path[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[9] at LC10_2_H4
--operation mode is arithmetic

W2_sload_path[9] = AMPP_FUNCTION(W2_sload_path[9], W2L91, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_2_H4
--operation mode is arithmetic

W2L12 = AMPP_FUNCTION(W2_sload_path[9], W2L91);


--W2_sload_path[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[8] at LC9_2_H4
--operation mode is arithmetic

W2_sload_path[8] = AMPP_FUNCTION(W2_sload_path[8], W2L71, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_2_H4
--operation mode is arithmetic

W2L91 = AMPP_FUNCTION(W2_sload_path[8], W2L71);


--W2_sload_path[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[7] at LC8_2_H4
--operation mode is arithmetic

W2_sload_path[7] = AMPP_FUNCTION(W2_sload_path[7], W2L51, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_2_H4
--operation mode is arithmetic

W2L71 = AMPP_FUNCTION(W2_sload_path[7], W2L51);


--W2_sload_path[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[6] at LC7_2_H4
--operation mode is arithmetic

W2_sload_path[6] = AMPP_FUNCTION(W2_sload_path[6], W2L31, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_H4
--operation mode is arithmetic

W2L51 = AMPP_FUNCTION(W2_sload_path[6], W2L31);


--W2_sload_path[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[5] at LC6_2_H4
--operation mode is arithmetic

W2_sload_path[5] = AMPP_FUNCTION(W2_sload_path[5], W2L11, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_H4
--operation mode is arithmetic

W2L31 = AMPP_FUNCTION(W2_sload_path[5], W2L11);


--W2_sload_path[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_H4
--operation mode is arithmetic

W2_sload_path[4] = AMPP_FUNCTION(W2_sload_path[4], W2L9, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_H4
--operation mode is arithmetic

W2L11 = AMPP_FUNCTION(W2_sload_path[4], W2L9);


--W2_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_H4
--operation mode is arithmetic

W2_sload_path[3] = AMPP_FUNCTION(W2_sload_path[3], W2L7, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_H4
--operation mode is arithmetic

W2L9 = AMPP_FUNCTION(W2_sload_path[3], W2L7);


--W2_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_H4
--operation mode is arithmetic

W2_sload_path[2] = AMPP_FUNCTION(W2_sload_path[2], W2L5, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_H4
--operation mode is arithmetic

W2L7 = AMPP_FUNCTION(W2_sload_path[2], W2L5);


--W2_counter_cell[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[1] at LC2_2_H4
--operation mode is arithmetic

W2_counter_cell[1] = AMPP_FUNCTION(W2_counter_cell[1], W2L3, GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_H4
--operation mode is arithmetic

W2L5 = AMPP_FUNCTION(W2_counter_cell[1], W2L3);


--W2_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_H4
--operation mode is qfbk_counter

W2_sload_path[0] = AMPP_FUNCTION(GLOBAL(HF2_outclock1), !B1_i12, BB1L5Q);

--W2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_H4
--operation mode is qfbk_counter

W2L3 = AMPP_FUNCTION();


--W1_sload_path[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_D4
--operation mode is normal

W1_sload_path[3] = AMPP_FUNCTION(W1_sload_path[3], W1L7, GLOBAL(A1L3), !R1_i4, R1L6, R1L5);


--W1_sload_path[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_D4
--operation mode is counter

W1_sload_path[2] = AMPP_FUNCTION(W1_sload_path[2], W1L5, GLOBAL(A1L3), !R1_i4, R1L6, R1L5);

--W1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_D4
--operation mode is counter

W1L7 = AMPP_FUNCTION(W1_sload_path[2], W1L5);


--W1_sload_path[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_D4
--operation mode is counter

W1_sload_path[1] = AMPP_FUNCTION(W1_sload_path[1], W1L3, GLOBAL(A1L3), !R1_i4, R1L6, R1L5);

--W1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_D4
--operation mode is counter

W1L5 = AMPP_FUNCTION(W1_sload_path[1], W1L3);


--W1_sload_path[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_D4
--operation mode is qfbk_counter

W1_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L3), !R1_i4, R1L6, R1L5);

--W1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_D4
--operation mode is qfbk_counter

W1L3 = AMPP_FUNCTION();


--W84_sload_path[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_D4
--operation mode is normal

W84_sload_path[4] = AMPP_FUNCTION(W84_sload_path[4], W84L9, GLOBAL(A1L6), !R2_i4, R2L7, R2L2);


--W84_sload_path[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_D4
--operation mode is counter

W84_sload_path[3] = AMPP_FUNCTION(W84_sload_path[3], W84L7, GLOBAL(A1L6), !R2_i4, R2L7, R2L2);

--W84L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_D4
--operation mode is counter

W84L9 = AMPP_FUNCTION(W84_sload_path[3], W84L7);


--W84_sload_path[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_D4
--operation mode is counter

W84_sload_path[2] = AMPP_FUNCTION(W84_sload_path[2], W84L5, GLOBAL(A1L6), !R2_i4, R2L7, R2L2);

--W84L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_D4
--operation mode is counter

W84L7 = AMPP_FUNCTION(W84_sload_path[2], W84L5);


--W84_sload_path[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_D4
--operation mode is counter

W84_sload_path[1] = AMPP_FUNCTION(W84_sload_path[1], W84L3, GLOBAL(A1L6), !R2_i4, R2L7, R2L2);

--W84L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_D4
--operation mode is counter

W84L5 = AMPP_FUNCTION(W84_sload_path[1], W84L3);


--W84_sload_path[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_D4
--operation mode is qfbk_counter

W84_sload_path[0] = AMPP_FUNCTION(GLOBAL(A1L6), !R2_i4, R2L7, R2L2);

--W84L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_D4
--operation mode is qfbk_counter

W84L3 = AMPP_FUNCTION();


--SC2L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_14_F3
--operation mode is arithmetic

SC2L61 = W72_pre_out[12] # W72_pre_out[13] # !SC2_or_node[0][5];

--SC2_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC8_14_F3
--operation mode is arithmetic

SC2_or_node[0][6] = CARRY(W72_pre_out[12] # W72_pre_out[13] # !SC2_or_node[0][5]);


--SC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC9_6_M2
--operation mode is arithmetic

SC1L61 = W21_pre_out[12] # W21_pre_out[13] # !SC1_or_node[0][5];

--SC1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC9_6_M2
--operation mode is arithmetic

SC1_or_node[0][6] = CARRY(W21_pre_out[12] # W21_pre_out[13] # !SC1_or_node[0][5]);


--VC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC7_4_M2
--operation mode is arithmetic

VC1L51 = W21_pre_out[13] & W21_pre_out[12] & !VC1_and_node[0][5];

--VC1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC7_4_M2
--operation mode is arithmetic

VC1_and_node[0][6] = CARRY(W21_pre_out[13] & W21_pre_out[12] & !VC1_and_node[0][5]);


--SC2L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_14_F3
--operation mode is arithmetic

SC2L41 = W72_pre_out[10] # W72_pre_out[11] # SC2_or_node[0][4];

--SC2_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC7_14_F3
--operation mode is arithmetic

SC2_or_node[0][5] = CARRY(!W72_pre_out[10] & !W72_pre_out[11] & !SC2_or_node[0][4]);


--SC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC8_6_M2
--operation mode is arithmetic

SC1L41 = W21_pre_out[10] # W21_pre_out[11] # SC1_or_node[0][4];

--SC1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC8_6_M2
--operation mode is arithmetic

SC1_or_node[0][5] = CARRY(!W21_pre_out[10] & !W21_pre_out[11] & !SC1_or_node[0][4]);


--VC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC6_4_M2
--operation mode is arithmetic

VC1L31 = W21_pre_out[11] & W21_pre_out[10] & VC1_and_node[0][4];

--VC1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC6_4_M2
--operation mode is arithmetic

VC1_and_node[0][5] = CARRY(!VC1_and_node[0][4] # !W21_pre_out[10] # !W21_pre_out[11]);


--SC2L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_14_F3
--operation mode is arithmetic

SC2L21 = W72_pre_out[8] # W72_pre_out[9] # !SC2_or_node[0][3];

--SC2_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC6_14_F3
--operation mode is arithmetic

SC2_or_node[0][4] = CARRY(W72_pre_out[8] # W72_pre_out[9] # !SC2_or_node[0][3]);


--SC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC7_6_M2
--operation mode is arithmetic

SC1L21 = W21_pre_out[8] # W21_pre_out[9] # !SC1_or_node[0][3];

--SC1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC7_6_M2
--operation mode is arithmetic

SC1_or_node[0][4] = CARRY(W21_pre_out[8] # W21_pre_out[9] # !SC1_or_node[0][3]);


--KB91L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_10_S3
--operation mode is arithmetic

KB91L12 = LC1_inst10[8] & (!KB91_lcarry[7] # !COM_AD_D[10]) # !LC1_inst10[8] & !COM_AD_D[10] & !KB91_lcarry[7];

--KB91_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_10_S3
--operation mode is arithmetic

KB91_lcarry[8] = CARRY(LC1_inst10[8] & (!KB91_lcarry[7] # !COM_AD_D[10]) # !LC1_inst10[8] & !COM_AD_D[10] & !KB91_lcarry[7]);


--VC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC5_4_M2
--operation mode is arithmetic

VC1L11 = W21_pre_out[8] & W21_pre_out[9] & !VC1_and_node[0][3];

--VC1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC5_4_M2
--operation mode is arithmetic

VC1_and_node[0][4] = CARRY(W21_pre_out[8] & W21_pre_out[9] & !VC1_and_node[0][3]);


--SC2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_14_F3
--operation mode is arithmetic

SC2L01 = W72_pre_out[6] # W72_pre_out[7] # SC2_or_node[0][2];

--SC2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC5_14_F3
--operation mode is arithmetic

SC2_or_node[0][3] = CARRY(!W72_pre_out[6] & !W72_pre_out[7] & !SC2_or_node[0][2]);


--SC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC6_6_M2
--operation mode is arithmetic

SC1L01 = W21_pre_out[6] # W21_pre_out[7] # SC1_or_node[0][2];

--SC1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC6_6_M2
--operation mode is arithmetic

SC1_or_node[0][3] = CARRY(!W21_pre_out[6] & !W21_pre_out[7] & !SC1_or_node[0][2]);


--KB91L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_10_S3
--operation mode is arithmetic

KB91L91 = LC1_inst10[7] & (KB91_lcarry[6] # !COM_AD_D[9]) # !LC1_inst10[7] & !COM_AD_D[9] & KB91_lcarry[6];

--KB91_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_10_S3
--operation mode is arithmetic

KB91_lcarry[7] = CARRY(LC1_inst10[7] & COM_AD_D[9] & !KB91_lcarry[6] # !LC1_inst10[7] & (COM_AD_D[9] # !KB91_lcarry[6]));


--VC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC4_4_M2
--operation mode is arithmetic

VC1L9 = W21_pre_out[6] & W21_pre_out[7] & VC1_and_node[0][2];

--VC1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC4_4_M2
--operation mode is arithmetic

VC1_and_node[0][3] = CARRY(!VC1_and_node[0][2] # !W21_pre_out[7] # !W21_pre_out[6]);


--SC2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_14_F3
--operation mode is arithmetic

SC2L8 = W72_pre_out[4] # W72_pre_out[5] # !SC2_or_node[0][1];

--SC2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC4_14_F3
--operation mode is arithmetic

SC2_or_node[0][2] = CARRY(W72_pre_out[4] # W72_pre_out[5] # !SC2_or_node[0][1]);


--SC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC5_6_M2
--operation mode is arithmetic

SC1L8 = W21_pre_out[4] # W21_pre_out[5] # !SC1_or_node[0][1];

--SC1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC5_6_M2
--operation mode is arithmetic

SC1_or_node[0][2] = CARRY(W21_pre_out[4] # W21_pre_out[5] # !SC1_or_node[0][1]);


--KB91L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_10_S3
--operation mode is arithmetic

KB91L71 = LC1_inst10[6] & (!KB91_lcarry[5] # !COM_AD_D[8]) # !LC1_inst10[6] & !COM_AD_D[8] & !KB91_lcarry[5];

--KB91_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_10_S3
--operation mode is arithmetic

KB91_lcarry[6] = CARRY(LC1_inst10[6] & (!KB91_lcarry[5] # !COM_AD_D[8]) # !LC1_inst10[6] & !COM_AD_D[8] & !KB91_lcarry[5]);


--VC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC3_4_M2
--operation mode is arithmetic

VC1L7 = W21_pre_out[4] & W21_pre_out[5] & !VC1_and_node[0][1];

--VC1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC3_4_M2
--operation mode is arithmetic

VC1_and_node[0][2] = CARRY(W21_pre_out[4] & W21_pre_out[5] & !VC1_and_node[0][1]);


--SC2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_14_F3
--operation mode is arithmetic

SC2L6 = W72_pre_out[2] # W72_pre_out[3] # SC2_or_node[0][0];

--SC2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC3_14_F3
--operation mode is arithmetic

SC2_or_node[0][1] = CARRY(!W72_pre_out[2] & !W72_pre_out[3] & !SC2_or_node[0][0]);


--SC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC4_6_M2
--operation mode is arithmetic

SC1L6 = W21_pre_out[2] # W21_pre_out[3] # SC1_or_node[0][0];

--SC1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC4_6_M2
--operation mode is arithmetic

SC1_or_node[0][1] = CARRY(!W21_pre_out[2] & !W21_pre_out[3] & !SC1_or_node[0][0]);


--KB91L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_10_S3
--operation mode is arithmetic

KB91L51 = COM_AD_D[7] & LC1_inst10[5] & KB91_lcarry[4] # !COM_AD_D[7] & (LC1_inst10[5] # KB91_lcarry[4]);

--KB91_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_10_S3
--operation mode is arithmetic

KB91_lcarry[5] = CARRY(COM_AD_D[7] & (!KB91_lcarry[4] # !LC1_inst10[5]) # !COM_AD_D[7] & !LC1_inst10[5] & !KB91_lcarry[4]);


--VC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC2_4_M2
--operation mode is arithmetic

VC1L5 = W21_pre_out[2] & W21_pre_out[3] & VC1_and_node[0][0];

--VC1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC2_4_M2
--operation mode is arithmetic

VC1_and_node[0][1] = CARRY(!VC1_and_node[0][0] # !W21_pre_out[3] # !W21_pre_out[2]);


--SC2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_14_F3
--operation mode is arithmetic

SC2L4 = W72_sload_path[0] # W72_pre_out[1];

--SC2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC2_14_F3
--operation mode is arithmetic

SC2_or_node[0][0] = CARRY(W72_sload_path[0] # W72_pre_out[1]);


--SC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC3_6_M2
--operation mode is arithmetic

SC1L4 = W21_sload_path[0] # W21_pre_out[1];

--SC1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC3_6_M2
--operation mode is arithmetic

SC1_or_node[0][0] = CARRY(W21_sload_path[0] # W21_pre_out[1]);


--KB91L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_10_S3
--operation mode is arithmetic

KB91L31 = COM_AD_D[6] & LC1_inst10[4] & !KB91_lcarry[3] # !COM_AD_D[6] & (LC1_inst10[4] # !KB91_lcarry[3]);

--KB91_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_10_S3
--operation mode is arithmetic

KB91_lcarry[4] = CARRY(COM_AD_D[6] & LC1_inst10[4] & !KB91_lcarry[3] # !COM_AD_D[6] & (LC1_inst10[4] # !KB91_lcarry[3]));


--VC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC1_4_M2
--operation mode is arithmetic

VC1L3 = W21_sload_path[0] & W21_pre_out[1];

--VC1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC1_4_M2
--operation mode is arithmetic

VC1_and_node[0][0] = CARRY(W21_sload_path[0] & W21_pre_out[1]);


--KB91L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_10_S3
--operation mode is arithmetic

KB91L11 = COM_AD_D[5] & LC1_inst10[3] & KB91_lcarry[2] # !COM_AD_D[5] & (LC1_inst10[3] # KB91_lcarry[2]);

--KB91_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_10_S3
--operation mode is arithmetic

KB91_lcarry[3] = CARRY(COM_AD_D[5] & (!KB91_lcarry[2] # !LC1_inst10[3]) # !COM_AD_D[5] & !LC1_inst10[3] & !KB91_lcarry[2]);


--KB91L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_10_S3
--operation mode is arithmetic

KB91L9 = LC1_inst10[2] & (!KB91_lcarry[1] # !COM_AD_D[4]) # !LC1_inst10[2] & !COM_AD_D[4] & !KB91_lcarry[1];

--KB91_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_10_S3
--operation mode is arithmetic

KB91_lcarry[2] = CARRY(LC1_inst10[2] & (!KB91_lcarry[1] # !COM_AD_D[4]) # !LC1_inst10[2] & !COM_AD_D[4] & !KB91_lcarry[1]);


--KB91L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_10_S3
--operation mode is arithmetic

KB91L7 = COM_AD_D[3] & LC1_inst10[1] & KB91_lcarry[0] # !COM_AD_D[3] & (LC1_inst10[1] # KB91_lcarry[0]);

--KB91_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_10_S3
--operation mode is arithmetic

KB91_lcarry[1] = CARRY(COM_AD_D[3] & (!KB91_lcarry[0] # !LC1_inst10[1]) # !COM_AD_D[3] & !LC1_inst10[1] & !KB91_lcarry[0]);


--KB91L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_10_S3
--operation mode is arithmetic

KB91L5 = !COM_AD_D[2] & LC1_inst10[0];

--KB91_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_10_S3
--operation mode is arithmetic

KB91_lcarry[0] = CARRY(!COM_AD_D[2] & LC1_inst10[0]);


--WF2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
WF2_portadataout[0] = INPUT(GR0_GC2_C11_2);


--WF1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
WF1_portadataout[0] = INPUT(GR0_GC2_C11_2, GR8_GC2_C5_7, GR8_GC2_C5_6, GR9_GC2_C4_6);

--WF1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
WF1_portadataout[1] = INPUT(GR8_GC2_C5_7, GR8_GC2_C5_6, GR0_GC2_C1_7);

--WF1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
WF1_portadataout[2] = INPUT(GR8_GC2_C6_0, GR0_GC2_C10_3);

--WF1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
WF1_portadataout[3] = INPUT(GR8_GC2_C6_1, GR9_GC2_C13_3);

--WF1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
WF1_portadataout[4] = INPUT(GR8_GC2_C6_2, GR9_GC2_C3_0);

--WF1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
WF1_portadataout[5] = INPUT(GR8_GC2_C6_3, GR9_GC2_C0_2);

--WF1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
WF1_portadataout[6] = INPUT(GR8_GC2_C6_4, GR9_GC2_C1_0);

--WF1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
WF1_portadataout[7] = INPUT(GR8_GC2_C6_5, GR8_GC2_C7_4);

--WF1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
WF1_portadataout[8] = INPUT(GR8_GC2_C6_6, GR9_GC2_C4_6);

--WF1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
WF1_portadataout[9] = INPUT(GR8_GC2_C6_7, GR0_GC2_C1_7);

--WF1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
WF1_portadataout[10] = INPUT(GR8_GC2_C6_8, GR0_GC2_C10_3);

--WF1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
WF1_portadataout[11] = INPUT(GR8_GC2_C6_9, GR9_GC2_C13_3);

--WF1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
WF1_portadataout[12] = INPUT(GR9_GC2_C3_0);

--WF1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
WF1_portadataout[13] = INPUT(GR9_GC2_C0_2);

--WF1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
WF1_portadataout[14] = INPUT(GR9_GC2_C1_0);

--WF1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
WF1_portadataout[15] = INPUT(GR8_GC2_C7_8);

--WF1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
WF1_portadataout[16] = INPUT(GR9_GC2_C4_7);

--WF1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
WF1_portadataout[17] = INPUT(GR0_GC2_C1_8);

--WF1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
WF1_portadataout[18] = INPUT(GR0_GC2_C10_4);

--WF1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
WF1_portadataout[19] = INPUT(GR9_GC2_C13_4);

--WF1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
WF1_portadataout[20] = INPUT(GR9_GC2_C3_1);

--WF1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
WF1_portadataout[21] = INPUT(GR9_GC2_C0_3);

--WF1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
WF1_portadataout[22] = INPUT(GR9_GC2_C1_1);

--WF1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
WF1_portadataout[23] = INPUT(GR8_GC2_C7_5);

--WF1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
WF1_portadataout[24] = INPUT(GR9_GC2_C4_7);

--WF1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
WF1_portadataout[25] = INPUT(GR0_GC2_C1_8);

--WF1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
WF1_portadataout[26] = INPUT(GR0_GC2_C10_4);

--WF1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
WF1_portadataout[27] = INPUT(GR9_GC2_C13_4);

--WF1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
WF1_portadataout[28] = INPUT(GR9_GC2_C3_1);

--WF1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
WF1_portadataout[29] = INPUT(GR9_GC2_C0_3);

--WF1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
WF1_portadataout[30] = INPUT(GR9_GC2_C1_1);

--WF1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
WF1_portadataout[31] = INPUT(GR8_GC2_C7_5);


--VF1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
VF1_core = INPUT(31);

--VF1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
VF1_MASTERHWRITE = INPUT(GR2_GC3_C8_1, GR2_GC3_C10_7, GR2_GC3_C7_4, GR2_GC3_C10_5, GR2_GC3_C6_6, GR2_GC3_C8_7, GR2_GC3_C7_7);

--VF1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
VF1_SLAVEHREADYO = INPUT(0, GR12_GC1_C14_9, GR0_GC1_C9_2, GR15_GC1_C3_9, GR13_GC1_C8_2, GR15_GC1_C11_1, GR15_GC1_C11_4, GR13_GC1_C8_9, GR13_GC1_C10_3, GR15_GC1_C3_2, GR13_GC1_C8_7, GR13_GC1_C14_2, GR13_GC1_C10_8, GR13_GC1_C10_4, GR13_GC1_C14_6, GR22_GC1_C12_8, GR13_GC1_C12_2, GR13_GC1_C5_0, GR13_GC1_C10_1, GR15_GC1_C3_7, GR15_GC1_C3_4, GR13_GC1_C12_7, GR13_GC1_C6_2, GR13_GC1_C6_8, GR13_GC1_C12_6, GR22_GC1_C12_4, GR13_GC1_C14_3, GR13_GC1_C8_6, GR13_GC1_C10_7, GR0_GC1_C10_2, GR20_GC1_C11_2, GR20_GC1_C9_6, GR15_GC1_C11_8, GR15_GC1_C11_6, GR20_GC1_C13_4, GR17_GC1_C10_1, GR20_GC1_C4_1, GR20_GC1_C2_2, GR20_GC1_C3_9, GR20_GC1_C4_6, GR20_GC1_C2_5, GR20_GC1_C10_7, GR20_GC1_C9_2, GR15_GC1_C2_8, GR0_GC1_C10_5);

--VF1L291 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
VF1L291 = INPUT(GC0_C8_0);

--VF1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
VF1L691 = INPUT(GC0_C8_1);

--VF1L491 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
VF1L491 = INPUT(21);

--VF1L482 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
VF1L482 = INPUT(GC0_C11_0);

--VF1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
VF1L091 = INPUT(GC0_C10_1);

--VF1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
VF1L282 = INPUT(GC0_C10_0);

--VF1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
VF1L672 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--VF1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
VF1L37 = INPUT(GC3_C6_0);

--VF1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
VF1L17 = INPUT(GC3_C5_1);

--VF1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
VF1L13 = INPUT(GC3_C8_1);

--VF1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
VF1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--VF1L983 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
VF1L983 = INPUT(GC3_C2_1);

--VF1L183 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
VF1L183 = INPUT(GC3_C2_0);

--VF1L383 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
VF1L383 = INPUT(GC3_C2_1, GC3_C2_0);

--VF1L493 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
VF1L493 = INPUT(GC3_C3_0);

--VF1L193 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
VF1L193 = INPUT(GC3_C3_1);

--VF1L683 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
VF1L683 = INPUT(GC3_C4_0);

--VF1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
VF1_MASTERHADDR[2] = INPUT(GR6_GC0_C0_6);

--VF1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
VF1_MASTERHADDR[3] = INPUT(GR6_GC0_C0_3);

--VF1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
VF1_MASTERHADDR[4] = INPUT(GR6_GC0_C0_4);

--VF1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
VF1_MASTERHADDR[5] = INPUT(GR6_GC0_C1_2);

--VF1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
VF1_MASTERHADDR[6] = INPUT(GR6_GC0_C0_9);

--VF1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
VF1_MASTERHADDR[7] = INPUT(GR6_GC0_C12_2);

--VF1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
VF1_MASTERHADDR[8] = INPUT(GR6_GC0_C1_4);

--VF1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
VF1_MASTERHADDR[9] = INPUT(GR6_GC0_C0_2);

--VF1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
VF1_MASTERHADDR[10] = INPUT(GR6_GC0_C0_5);

--VF1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
VF1_MASTERHADDR[11] = INPUT(GR2_GC0_C15_7);

--VF1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
VF1_MASTERHADDR[12] = INPUT(GR2_GC0_C15_2);

--VF1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
VF1_MASTERHADDR[13] = INPUT(GR2_GC0_C15_5);

--VF1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
VF1_MASTERHTRANS[0] = INPUT(GR2_GC3_C8_5, GR2_GC3_C6_8, GR2_GC3_C8_2, GR2_GC3_C7_8, GR2_GC3_C9_7, GR2_GC3_C10_4, GR2_GC3_C10_0, GR2_GC3_C9_1, GR2_GC3_C10_3, GR2_GC3_C10_2, GR2_GC3_C10_1, GR2_GC3_C10_6, GR2_GC3_C7_7);

--VF1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
VF1_MASTERHTRANS[1] = INPUT(GR2_GC3_C8_5, GR2_GC3_C7_4, GR2_GC3_C6_2, GR2_GC3_C6_8, GR2_GC3_C9_8, GR2_GC3_C8_2, GR2_GC3_C8_3, GR2_GC3_C7_9, GR2_GC3_C7_8, GR2_GC3_C8_0, GR2_GC3_C9_7, GR2_GC3_C10_4, GR2_GC3_C10_0, GR2_GC3_C8_4, GR2_GC3_C9_1, GR2_GC3_C10_3, GR2_GC3_C10_2, GR2_GC3_C10_1, GR2_GC3_C10_6, GR2_GC3_C7_7);

--VF1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
VF1_MASTERHSIZE[0] = INPUT(GR2_GC3_C7_6);

--VF1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
VF1_MASTERHSIZE[1] = INPUT(GR2_GC3_C7_6);

--VF1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
VF1_MASTERHBURST[0] = INPUT(GR2_GC3_C6_2, GR2_GC3_C9_6, GR2_GC3_C6_4);

--VF1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
VF1_MASTERHBURST[1] = INPUT(GR2_GC3_C6_2, GR2_GC3_C7_6, GR2_GC3_C9_6, GR2_GC3_C6_4);

--VF1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
VF1_MASTERHBURST[2] = INPUT(GR2_GC3_C6_2, GR2_GC3_C7_6, GR2_GC3_C9_6, GR2_GC3_C6_4);

--VF1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
VF1_MASTERHWDATA[0] = INPUT(GR11_GC0_C6_7, GR14_GC0_C10_8, GR18_GC2_C1_4, GR14_GC0_C3_2, GR22_GC0_C8_2, GR22_GC0_C1_6, GR21_GC0_C6_0, GR10_GC0_C8_2, GR7_GC0_C9_4, GR4_GC0_C8_4, GR4_GC0_C12_1, GR12_GC0_C1_5, GR9_GC0_C8_6, GR3_GC0_C3_9, GR12_GC0_C11_9, GR12_GC0_C1_7, GR11_GC0_C5_0, GR21_GC0_C11_9, GR22_GC0_C11_6, GR22_GC0_C14_0, GR11_GC0_C5_2, GR18_GC3_C0_0, GR15_GC0_C1_8, GR11_GC0_C7_9, GR15_GC0_C0_2, GR25_GC0_C0_2, GR15_GC0_C13_3);

--VF1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
VF1_MASTERHWDATA[1] = INPUT(GR22_GC0_C6_6, GR0_GC0_C10_4, GR16_GC0_C5_9, GR21_GC0_C14_2, GR16_GC2_C6_5, GR25_GC0_C2_5, GR9_GC0_C2_8, GR11_GC0_C6_5, GR4_GC0_C4_8, GR4_GC0_C12_9, GR3_GC0_C3_6, GR7_GC0_C9_2, GR7_GC0_C13_2, GR10_GC0_C10_2, GR2_GC1_C5_0, GR21_GC0_C15_6, GR11_GC0_C0_2, GR22_GC0_C10_7, GR22_GC1_C8_5, GR11_GC0_C4_5, GR18_GC3_C0_3, GR21_GC0_C6_9, GR16_GC3_C0_2, GR25_GC3_C0_0, GR15_GC0_C13_3);

--VF1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
VF1_MASTERHWDATA[2] = INPUT(GR22_GC0_C0_4, GR22_GC0_C15_0, GR22_GC0_C14_2, GR3_GC0_C3_5, GR9_GC0_C8_7, GR9_GC0_C2_9, GR4_GC0_C12_4, GR4_GC0_C12_5, GR10_GC0_C10_5, GR2_GC1_C4_2, GR16_GC0_C14_6, GR20_GC0_C5_3, GR20_GC0_C5_4, GR22_GC0_C7_2, GR11_GC0_C8_9, GR11_GC0_C5_1, GR18_GC3_C0_7, GR16_GC3_C0_0, GR25_GC3_C0_3, GR7_GC0_C10_2, GR10_GC0_C2_4, GR15_GC0_C13_3);

--VF1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
VF1_MASTERHWDATA[3] = INPUT(GR22_GC0_C2_6, GR22_GC0_C12_3, GR16_GC0_C12_6, GR16_GC0_C12_2, GR22_GC0_C13_9, GR22_GC0_C8_8, GR18_GC3_C0_4, GR15_GC3_C0_2, GR24_GC0_C0_1, GR4_GC0_C12_8, GR9_GC0_C6_5, GR7_GC0_C15_5, GR2_GC0_C14_6, GR2_GC0_C13_3, GR11_GC0_C8_2, GR9_GC0_C0_2, GR3_GC0_C3_7, GR4_GC0_C8_6, GR7_GC0_C0_3, GR15_GC0_C13_3);

--VF1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
VF1_MASTERHWDATA[4] = INPUT(GR22_GC0_C12_2, GR16_GC0_C2_4, GR21_GC0_C14_1, GR16_GC0_C15_5, GR22_GC0_C2_2, GR22_GC0_C2_4, GR4_GC0_C12_3, GR9_GC0_C8_5, GR10_GC0_C6_6, GR10_GC0_C5_3, GR10_GC0_C5_7, GR11_GC0_C9_9, GR18_GC3_C0_1, GR15_GC3_C0_3, GR24_GC0_C0_0, GR9_GC0_C2_4, GR3_GC0_C3_2, GR4_GC0_C8_7, GR7_GC0_C11_2, GR15_GC0_C13_4);

--VF1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
VF1_MASTERHWDATA[5] = INPUT(GR22_GC1_C4_0, GR16_GC0_C7_9, GR21_GC0_C8_6, GR16_GC0_C15_1, GR18_GC0_C15_8, GR18_GC0_C12_6, GR4_GC0_C12_0, GR8_GC0_C11_2, GR10_GC0_C2_3, GR10_GC0_C3_1, GR10_GC0_C3_8, GR18_GC3_C0_2, GR15_GC3_C0_1, GR24_GC0_C0_2, GR7_GC0_C3_8, GR3_GC0_C3_4, GR7_GC0_C11_4, GR11_GC0_C8_8, GR4_GC0_C8_8, GR15_GC0_C13_4);

--VF1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
VF1_MASTERHWDATA[6] = INPUT(GR22_GC0_C15_6, GR14_GC0_C10_4, GR16_GC0_C9_6, GR25_GC0_C5_7, GR2_GC1_C4_6, GR7_GC0_C2_3, GR7_GC0_C2_9, GR4_GC0_C8_5, GR3_GC0_C3_1, GR9_GC0_C8_1, GR18_GC3_C0_6, GR15_GC3_C0_0, GR24_GC0_C0_3, GR2_GC0_C10_6, GR2_GC0_C8_2, GR9_GC0_C2_2, GR15_GC0_C13_4);

--VF1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
VF1_MASTERHWDATA[7] = INPUT(GR22_GC1_C3_7, GR18_GC0_C13_9, GR25_GC0_C12_7, GR18_GC3_C0_5, GR15_GC0_C0_1, GR25_GC0_C0_1, GR7_GC0_C1_5, GR7_GC0_C0_8, GR3_GC0_C1_3, GR9_GC0_C2_5, GR9_GC0_C0_5, GR10_GC0_C9_3, GR10_GC0_C9_6, GR4_GC0_C12_6, GR15_GC0_C13_4, GR4_GC0_C8_1);

--VF1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
VF1_MASTERHWDATA[8] = INPUT(GR22_GC1_C4_2, GR4_GC3_C9_0, GR14_GC0_C5_7, GR25_GC0_C11_2, GR7_GC0_C0_6, GR3_GC0_C3_8, GR4_GC0_C4_6, GR4_GC0_C12_7, GR10_GC0_C4_7, GR25_GC0_C11_5, GR14_GC0_C10_7, GR15_GC0_C0_0, GR25_GC0_C0_3, GR9_GC0_C2_1, GR2_GC0_C4_5, GR8_GC0_C0_2, GR7_GC0_C13_8);

--VF1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
VF1_MASTERHWDATA[9] = INPUT(GR22_GC1_C4_4, GR4_GC0_C6_7, GR25_GC0_C9_2, GR21_GC0_C14_6, GR15_GC0_C0_3, GR25_GC0_C0_0, GR25_GC0_C1_4, GR16_GC0_C3_8, GR7_GC0_C12_4, GR4_GC0_C6_2, GR3_GC0_C3_3, GR7_GC0_C0_2, GR9_GC0_C4_3, GR7_GC0_C13_4, GR2_GC0_C4_4, GR9_GC0_C2_3, GR10_GC2_C1_8);

--VF1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
VF1_MASTERHWDATA[10] = INPUT(GR22_GC0_C11_1, GR20_GC0_C4_6, GR16_GC0_C14_7, GR25_GC0_C2_9, GR2_GC1_C13_2, GR7_GC0_C2_7, GR7_GC0_C2_6, GR10_GC2_C1_2);

--VF1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
VF1_MASTERHWDATA[11] = INPUT(GR22_GC0_C11_7, GR20_GC0_C8_3, GR16_GC0_C0_8, GR15_GC0_C4_4, GR2_GC0_C13_5, GR7_GC0_C2_1, GR7_GC0_C15_4, GR10_GC0_C8_8);

--VF1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
VF1_MASTERHWDATA[12] = INPUT(GR22_GC0_C6_3, GR21_GC0_C7_5, GR16_GC0_C3_1, GR25_GC0_C12_3, GR25_GC0_C15_4, GR10_GC0_C7_4, GR2_GC0_C13_2, GR7_GC0_C13_6, GR7_GC0_C0_4, GR25_GC3_C8_4);

--VF1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
VF1_MASTERHWDATA[13] = INPUT(GR22_GC0_C1_4, GR21_GC0_C8_4, GR16_GC0_C5_7, GR25_GC3_C8_6, GR10_GC0_C9_7, GR22_GC0_C2_5, GR22_GC0_C0_2, GR10_GC0_C9_5, GR0_GC0_C11_2, GR0_GC0_C12_5);

--VF1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
VF1_MASTERHWDATA[14] = INPUT(GR22_GC0_C9_6, GR10_GC0_C9_9, GR25_GC0_C12_9, GR25_GC0_C15_5, GR2_GC0_C3_1, GR0_GC0_C12_4, GR0_GC0_C10_7, GR14_GC0_C10_5, GR16_GC0_C7_8);

--VF1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
VF1_MASTERHWDATA[15] = INPUT(GR22_GC0_C6_8, GR22_GC0_C7_9, GR12_GC0_C15_4, GR12_GC0_C15_5, GR12_GC0_C12_6, GR0_GC0_C12_9);

--VF1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
VF1_MASTERHWDATA[16] = INPUT(GR4_GC3_C4_2, GR20_GC2_C15_2, GR14_GC0_C5_5, GR25_GC0_C2_2, GR25_GC0_C2_1, GR14_GC0_C10_6, GR12_GC0_C4_2, GR21_GC0_C15_9, GR15_GC0_C7_3, GR9_GC0_C6_1, GR4_GC0_C10_1, GR4_GC0_C6_5, GR9_GC0_C14_3);

--VF1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
VF1_MASTERHWDATA[17] = INPUT(GR4_GC3_C9_2, GR20_GC2_C15_9, GR21_GC0_C7_6, GR16_GC0_C6_3, GR15_GC0_C3_6, GR15_GC0_C3_9, GR21_GC0_C6_8, GR21_GC0_C15_3, GR1_GC0_C11_8, GR4_GC0_C6_4, GR4_GC0_C10_2, GR9_GC0_C0_4, GR9_GC0_C8_3);

--VF1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
VF1_MASTERHWDATA[18] = INPUT(GR20_GC0_C1_2, GR16_GC2_C9_2, GR16_GC0_C10_1, GR18_GC0_C14_2, GR18_GC0_C12_4, GR15_GC0_C2_8, GR21_GC0_C15_4, GR12_GC0_C7_1, GR4_GC0_C4_5, GR4_GC0_C12_2, GR9_GC0_C6_6, GR9_GC0_C10_9);

--VF1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
VF1_MASTERHWDATA[19] = INPUT(GR12_GC0_C12_9, GR9_GC0_C6_0, GR4_GC0_C6_8, GR6_GC0_C8_4, GR4_GC0_C10_8, GR16_GC0_C15_7, GR16_GC2_C14_2, GR15_GC0_C4_8, GR16_GC0_C10_9, GR16_GC1_C13_5, GR15_GC1_C12_9);

--VF1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
VF1_MASTERHWDATA[20] = INPUT(GR15_GC0_C13_6, GR20_GC2_C15_7, GR21_GC0_C6_2, GR12_GC0_C14_9, GR4_GC0_C6_9, GR4_GC0_C13_6, GR9_GC0_C0_8, GR3_GC0_C5_2, GR16_GC0_C6_7, GR21_GC0_C5_8, GR25_GC0_C1_3);

--VF1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
VF1_MASTERHWDATA[21] = INPUT(GR15_GC0_C13_8, GR20_GC2_C15_3, GR15_GC0_C15_8, GR12_GC0_C4_4, GR4_GC0_C4_9, GR4_GC0_C10_0, GR9_GC0_C0_9, GR9_GC0_C10_6, GR16_GC0_C7_3, GR21_GC0_C8_5, GR25_GC0_C4_5);

--VF1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
VF1_MASTERHWDATA[22] = INPUT(GR4_GC0_C6_6, GR0_GC0_C3_1, GR21_GC0_C6_5, GR12_GC0_C12_2, GR16_GC0_C14_5, GR21_GC0_C5_5, GR18_GC0_C14_7, GR9_GC0_C6_3, GR9_GC0_C10_7);

--VF1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
VF1_MASTERHWDATA[23] = INPUT(GR22_GC0_C7_7, GR5_GC0_C5_6, GR5_GC0_C5_5, GR15_GC0_C10_4, GR5_GC0_C6_5, GR5_GC0_C6_6, GR5_GC0_C10_9);

--VF1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
VF1_MASTERHWDATA[24] = INPUT(GR22_GC0_C7_6, GR15_GC0_C13_5, GR5_GC0_C7_6, GR9_GC0_C2_6, GR4_GC0_C6_3, GR4_GC0_C8_3, GR9_GC0_C4_9, GR14_GC0_C4_8, GR14_GC0_C13_0, GR14_GC0_C10_9, GR25_GC0_C2_4, GR22_GC0_C6_5);

--VF1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
VF1_MASTERHWDATA[25] = INPUT(GR25_GC0_C3_7, GR21_GC0_C6_1, GR21_GC0_C7_1, GR14_GC0_C9_5, GR16_GC0_C8_9, GR25_GC0_C2_3, GR25_GC0_C8_8, GR5_GC0_C8_8, GR9_GC0_C0_6, GR4_GC0_C4_2, GR4_GC0_C13_9, GR9_GC0_C10_4);

--VF1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
VF1_MASTERHWDATA[26] = INPUT(GR20_GC0_C5_7, GR18_GC0_C14_9, GR18_GC0_C8_4, GR14_GC0_C0_2, GR16_GC0_C8_1, GR5_GC0_C8_2);

--VF1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
VF1_MASTERHWDATA[27] = INPUT(GR16_GC0_C11_8, GR14_GC0_C2_2, GR16_GC0_C2_8, GR5_GC0_C8_4, GR25_GC0_C5_4, GR25_GC0_C5_3);

--VF1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
VF1_MASTERHWDATA[28] = INPUT(GR21_GC0_C8_1, GR14_GC0_C8_8, GR16_GC0_C2_9, GR25_GC0_C5_2, GR25_GC0_C5_6, GR0_GC0_C11_7);

--VF1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
VF1_MASTERHWDATA[29] = INPUT(GR16_GC0_C7_5, GR14_GC0_C12_9, GR14_GC0_C4_6, GR22_GC0_C8_4, GR0_GC0_C10_8);

--VF1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
VF1_MASTERHWDATA[30] = INPUT(GR16_GC0_C0_9, GR12_GC0_C11_5, GR14_GC0_C9_8, GR15_GC0_C4_9);

--VF1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
VF1_MASTERHWDATA[31] = INPUT(GR25_GC0_C5_5, GR5_GC0_C8_5);

--VF1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0] at UPCORE
VF1_SLAVEHRESP[0] = INPUT(GR15_GC1_C2_7, GR15_GC1_C11_5, GR0_GC1_C10_2, GR15_GC1_C11_2);

--VF1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1] at UPCORE
VF1_SLAVEHRESP[1] = INPUT(GR15_GC1_C2_7, GR15_GC1_C11_5, GR0_GC1_C10_2, GR15_GC1_C11_2);

--VF1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
VF1L232 = INPUT(GC1_C8_0);

--VF1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
VF1L332 = INPUT(GC1_C13_1);

--VF1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
VF1L432 = INPUT(GC0_C12_0);

--VF1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
VF1L532 = INPUT(GC0_C11_1);

--VF1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
VF1L571 = INPUT(GC0_C7_1);

--VF1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
VF1L671 = INPUT(GC0_C7_0);

--VF1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
VF1L771 = INPUT(GC0_C6_1);

--VF1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
VF1L871 = INPUT(GC0_C6_0);

--VF1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
VF1L971 = INPUT(GC0_C5_1);

--VF1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
VF1L081 = INPUT(GC0_C5_0);

--VF1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
VF1L181 = INPUT(GC0_C4_1);

--VF1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
VF1L281 = INPUT(GC0_C4_0);

--VF1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
VF1L381 = INPUT(GC0_C3_1);

--VF1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
VF1L481 = INPUT(GC0_C3_0);

--VF1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
VF1L581 = INPUT(GC0_C2_1);

--VF1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
VF1L681 = INPUT(GC0_C2_0);

--VF1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
VF1L781 = INPUT(GC0_C1_1);

--VF1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
VF1L881 = INPUT(GC0_C1_0);

--VF1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
VF1L981 = INPUT(GC0_C0_1);

--VF1L891 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
VF1L891 = INPUT(GC0_C9_1);

--VF1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
VF1L991 = INPUT(GC0_C9_0);

--VF1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
VF1L042 = INPUT(GC1_C3_0);

--VF1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
VF1L142 = INPUT(GC1_C3_1);

--VF1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
VF1L242 = INPUT(GC1_C4_0);

--VF1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
VF1L342 = INPUT(GC1_C4_1);

--VF1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
VF1L442 = INPUT(GC1_C5_0);

--VF1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
VF1L542 = INPUT(GC1_C5_1);

--VF1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
VF1L642 = INPUT(GC1_C6_1);

--VF1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
VF1L742 = INPUT(GC1_C7_0);

--VF1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
VF1L842 = INPUT(GC1_C8_1);

--VF1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
VF1L942 = INPUT(GC1_C9_0);

--VF1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
VF1L052 = INPUT(GC1_C9_1);

--VF1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
VF1L152 = INPUT(GC1_C10_0);

--VF1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
VF1L252 = INPUT(GC1_C10_1);

--VF1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
VF1L352 = INPUT(GC1_C11_0);

--VF1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
VF1L452 = INPUT(GC1_C11_1);

--VF1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
VF1L552 = INPUT(GC1_C12_1);

--VF1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
VF1L652 = INPUT(GC1_C14_0);

--VF1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
VF1L752 = INPUT(GC1_C14_1);

--VF1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
VF1L852 = INPUT(GC1_C15_0);

--VF1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
VF1L952 = INPUT(GC0_C15_0);

--VF1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
VF1L062 = INPUT(GC0_C14_1);

--VF1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
VF1L162 = INPUT(GC0_C14_0);

--VF1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
VF1L262 = INPUT(GC0_C13_1);

--VF1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
VF1L362 = INPUT(GC0_C13_0);

--VF1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
VF1L462 = INPUT(30);

--VF1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
VF1L562 = INPUT(29);

--VF1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
VF1L662 = INPUT(28);

--VF1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
VF1L762 = INPUT(27);

--VF1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
VF1L862 = INPUT(26);

--VF1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
VF1L962 = INPUT(25);

--VF1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
VF1L072 = INPUT(24);

--VF1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
VF1L172 = INPUT(23);

--VF1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
VF1L872 = INPUT(GC1_C7_1);

--VF1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
VF1L972 = INPUT(GC1_C13_0);

--VF1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
VF1L082 = INPUT(GC0_C12_1);

--VF1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
VF1L182 = INPUT(22);

--VF1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
VF1L632 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--VF1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
VF1L732 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--VF1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
VF1L832 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--VF1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
VF1L932 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--VF1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
VF1L55 = INPUT(GC2_C9_1);

--VF1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
VF1L65 = INPUT(GC2_C9_0);

--VF1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
VF1L75 = INPUT(GC2_C8_1);

--VF1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
VF1L85 = INPUT(GC2_C8_0);

--VF1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
VF1L95 = INPUT(GC2_C7_1);

--VF1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
VF1L06 = INPUT(GC2_C7_0);

--VF1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
VF1L16 = INPUT(GC2_C6_1);

--VF1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
VF1L26 = INPUT(GC2_C6_0);

--VF1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
VF1L36 = INPUT(GC2_C5_1);

--VF1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
VF1L46 = INPUT(GC2_C5_0);

--VF1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
VF1L56 = INPUT(GC2_C4_1);

--VF1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
VF1L66 = INPUT(GC2_C4_0);

--VF1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
VF1L76 = INPUT(GC2_C3_1);

--VF1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
VF1L86 = INPUT(GC2_C3_0);

--VF1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
VF1L96 = INPUT(GC2_C2_1);

--VF1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
VF1L07 = INPUT(GC2_C2_0);

--VF1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
VF1L92 = INPUT(GC3_C4_1);

--VF1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
VF1L03 = INPUT(GC3_C5_0);

--VF1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
VF1L33 = INPUT(GC3_C6_1);

--VF1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
VF1L43 = INPUT(GC3_C7_0);

--VF1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
VF1L53 = INPUT(GC3_C7_1);

--VF1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
VF1L63 = INPUT(GC3_C8_0);

--VF1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
VF1L4 = INPUT(GC3_C10_0);

--VF1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
VF1L5 = INPUT(GC3_C10_1);

--VF1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
VF1L6 = INPUT(GC3_C11_0);

--VF1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
VF1L7 = INPUT(GC3_C11_1);

--VF1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
VF1L8 = INPUT(GC3_C12_0);

--VF1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
VF1L9 = INPUT(GC3_C12_1);

--VF1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
VF1L01 = INPUT(GC3_C13_0);

--VF1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
VF1L11 = INPUT(GC3_C13_1);

--VF1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
VF1L21 = INPUT(GC3_C14_0);

--VF1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
VF1L31 = INPUT(GC3_C14_1);

--VF1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
VF1L41 = INPUT(GC3_C15_0);

--VF1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
VF1L51 = INPUT(GC2_C15_0);

--VF1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
VF1L61 = INPUT(GC2_C14_1);

--VF1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
VF1L71 = INPUT(GC2_C14_0);

--VF1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
VF1L81 = INPUT(GC2_C13_1);

--VF1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
VF1L91 = INPUT(GC2_C13_0);

--VF1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
VF1L02 = INPUT(GC2_C12_1);

--VF1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
VF1L12 = INPUT(GC2_C12_0);

--VF1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
VF1L22 = INPUT(GC2_C11_1);

--VF1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
VF1L32 = INPUT(GC2_C11_0);

--VF1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
VF1L42 = INPUT(GC2_C10_1);

--VF1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
VF1L52 = INPUT(GC2_C10_0);

--VF1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
VF1L62 = INPUT(34);

--VF1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
VF1L72 = INPUT(33);

--VF1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
VF1L82 = INPUT(32);


--TB1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SYS_RESET at LC5_5_L3
--operation mode is normal

TB1_SYS_RESET_lut_out = !WB1L81Q & (TB1_SYS_RESET # TB1_CMD_WAIT & BC1L32Q);
TB1_SYS_RESET = DFFE(TB1_SYS_RESET_lut_out, GLOBAL(HF1_outclock0), , , );


--JD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~36 at LC9_13_R3
--operation mode is normal

JD1L71 = !W02_sload_path[1] & !W02_sload_path[2] # !W02_sload_path[3];


--DB8_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_10_H3
--operation mode is normal

DB8_dffs[0]_lut_out = XD1L9Q # DB8_dffs[1];
DB8_dffs[0] = DFFE(DB8_dffs[0]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--JD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2222 at LC3_7_R3
--operation mode is normal

JD1L21 = W91_pre_out[7] $ (W02_sload_path[4] # !JD1L71) # !DB8_dffs[0];


--WB1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg at LC3_4_O3
--operation mode is normal

WB1L41Q_lut_out = WB1L5 # WB1L41Q & (!WB1L1 # !WB1L01);
WB1L41Q = DFFE(WB1L41Q_lut_out, GLOBAL(HF1_outclock0), !TB1L25, , );


--WB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg at LC9_4_O3
--operation mode is normal

WB1L51Q_lut_out = WB1L2 & (TB1_SND_PULSE # WB1L51Q & !WB1L6) # !WB1L2 & WB1L51Q & !WB1L6;
WB1L51Q = DFFE(WB1L51Q_lut_out, GLOBAL(HF1_outclock0), !TB1L25, , );


--JD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2223 at LC3_3_O3
--operation mode is normal

JD1L31 = WB1L41Q & W91_pre_out[7] & !WB1L51Q # !WB1L41Q & (WB1L51Q & !W91_pre_out[7] # !WB1L51Q & JD1L21);


--JD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~37 at LC10_13_R3
--operation mode is normal

JD1L81 = !W02_sload_path[4] & (!W02_sload_path[1] & !W02_sload_path[2] # !W02_sload_path[3]);


--JD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2224 at LC5_4_O3
--operation mode is normal

JD1L8 = !WB1L51Q & (WB1L41Q # JD1L81 & DB8_dffs[0]);


--JD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2225 at LC8_4_O3
--operation mode is normal

JD1L9 = !WB1L41Q & (WB1L51Q # !JD1L81 & DB8_dffs[0]);


--JD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[6]~2226 at LC8_4_A3
--operation mode is normal

JD1L11 = JD1L8 & (JD1L9 # W91_pre_out[6]) # !JD1L8 & JD1L9 & !W91_pre_out[6];


--JD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2227 at LC9_4_A3
--operation mode is normal

JD1L01 = JD1L8 & (JD1L9 # W91_pre_out[5]) # !JD1L8 & JD1L9 & !W91_pre_out[5];


--JD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[4]~2228 at LC7_4_A3
--operation mode is normal

JD1L7 = JD1L8 & (JD1L9 # W91_pre_out[4]) # !JD1L8 & JD1L9 & !W91_pre_out[4];


--JD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[3]~2229 at LC10_4_A3
--operation mode is normal

JD1L6 = JD1L9 & (JD1L8 # !W91_pre_out[3]) # !JD1L9 & JD1L8 & W91_pre_out[3];


--JD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[2]~2230 at LC5_4_A3
--operation mode is normal

JD1L5 = JD1L9 & (JD1L8 # !W91_pre_out[2]) # !JD1L9 & JD1L8 & W91_pre_out[2];


--JD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[1]~2231 at LC2_4_A3
--operation mode is normal

JD1L4 = JD1L8 & (JD1L9 # W91_pre_out[1]) # !JD1L8 & JD1L9 & !W91_pre_out[1];


--JD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[0]~2232 at LC3_9_R3
--operation mode is normal

JD1L3 = JD1L9 & (JD1L8 # !W91_q[0]) # !JD1L9 & W91_q[0] & JD1L8;


--JE1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig at LC2_3_W2
--operation mode is normal

JE1_ATWDTrigger_A_sig_lut_out = JE1_launch_mode_A[0] & (JE1_discMPE # JE1_launch_mode_A[1]) # !JE1_launch_mode_A[0] & JE1_discSPE & JE1_launch_mode_A[1];
JE1_ATWDTrigger_A_sig = DFFE(JE1_ATWDTrigger_A_sig_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L452Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC6_10_P4
--operation mode is normal

SE1L452Q_lut_out = SE1L452Q & (SE1L613Q # !SE1L032) # !SE1L132;
SE1L452Q = DFFE(SE1L452Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_3_P4
--operation mode is normal

SE1L32Q_lut_out = SE1_counterclk_high # !SE1_counter_clock_cclk & !SE1_counterclk_low;
SE1L32Q = DFFE(SE1L32Q_lut_out, GLOBAL(HF2_outclock1), !L1L4Q, , );


--SE1L113Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC9_9_P4
--operation mode is normal

SE1L113Q_lut_out = SE1L023Q # SE1L123Q # SE1L332 & SE1L113Q;
SE1L113Q = DFFE(SE1L113Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L652Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC3_10_P4
--operation mode is normal

SE1L652Q_lut_out = SE1L652Q & !SE1L032 # !SE1L213Q # !SE1L432;
SE1L652Q = DFFE(SE1L652Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC7_14_P4
--operation mode is normal

SE1_channel[1]_lut_out = SE1L47 # SE1_channel[1] & (!SE1L532 # !SE1L432);
SE1_channel[1] = DFFE(SE1_channel[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC8_14_P4
--operation mode is normal

SE1_channel[0]_lut_out = SE1_channel[0] & (!SE1L532 # !SE1L432) # !SE1_channel[0] & SE1L513Q;
SE1_channel[0] = DFFE(SE1_channel[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L862Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC5_6_P4
--operation mode is normal

SE1L862Q_lut_out = SE1L323Q # SE1L862Q & (SE1L423Q # !SE1L832);
SE1L862Q = DFFE(SE1L862Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC10_8_P4
--operation mode is normal

SE1L1Q_lut_out = SE1L513Q # SE1L1Q & SE1L932 # !SE1L042;
SE1L1Q = DFFE(SE1L1Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC5_11_P4
--operation mode is normal

SE1L42Q_lut_out = SE1L07 # SE1L42Q & (!SE1L632 # !SE1L922);
SE1L42Q = DFFE(SE1L42Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC9_14_P4
--operation mode is normal

SE1L52Q_lut_out = SE1L223Q # SE1L52Q & !SE1L532 # !SE1L132;
SE1L52Q = DFFE(SE1L52Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--JE1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig at LC1_4_W2
--operation mode is normal

JE1_ATWDTrigger_B_sig_lut_out = JE1_launch_mode_B[1] & (JE1_discSPE # JE1_launch_mode_B[0]) # !JE1_launch_mode_B[1] & JE1_discMPE & JE1_launch_mode_B[0];
JE1_ATWDTrigger_B_sig = DFFE(JE1_ATWDTrigger_B_sig_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L652Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC5_13_Z4
--operation mode is normal

SE2L652Q_lut_out = SE2L652Q & (SE2L713Q # !SE2L032) # !SE2L132;
SE2L652Q = DFFE(SE2L652Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_5_Z4
--operation mode is normal

SE2L32Q_lut_out = SE2_counterclk_high # !SE2_counter_clock_cclk & !SE2_counterclk_low;
SE2L32Q = DFFE(SE2L32Q_lut_out, GLOBAL(HF2_outclock1), !L1L4Q, , );


--SE2L313Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC3_1_Z4
--operation mode is normal

SE2L313Q_lut_out = SE2L023Q # SE2L123Q # SE2L313Q & SE2L522;
SE2L313Q = DFFE(SE2L313Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L852Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC5_7_Z4
--operation mode is normal

SE2L852Q_lut_out = !SE2L032 & SE2L852Q # !SE2L232 # !SE1L213Q;
SE2L852Q = DFFE(SE2L852Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC10_16_Z4
--operation mode is normal

SE2_channel[1]_lut_out = SE2_channel[1] & (SE2L17 # !SE2_channel[0] & SE2L613Q) # !SE2_channel[1] & SE2_channel[0] & SE2L613Q;
SE2_channel[1] = DFFE(SE2_channel[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC4_16_Z4
--operation mode is normal

SE2_channel[0]_lut_out = SE2_channel[0] & (!SE2L232 # !SE2L532) # !SE2_channel[0] & SE2L613Q;
SE2_channel[0] = DFFE(SE2_channel[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L072Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC6_8_Z4
--operation mode is normal

SE2L072Q_lut_out = SE2L323Q # SE2L072Q & (!SE2L452 # !SE2L432);
SE2L072Q = DFFE(SE2L072Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC7_7_Z4
--operation mode is normal

SE2L1Q_lut_out = SE2L732 # SE2L613Q # !SE1L213Q # !SE2L232;
SE2L1Q = DFFE(SE2L1Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC4_7_Z4
--operation mode is normal

SE2L42Q_lut_out = SE2L42Q & SE2L07 # !SE2L922 # !SE1L213Q;
SE2L42Q = DFFE(SE2L42Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC10_3_Z4
--operation mode is normal

SE2L52Q_lut_out = SE2L52Q & (!SE2L832 # !SE2L332) # !SE2L232;
SE2L52Q = DFFE(SE2L52Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--D1L86Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0 at LC3_1_W2
--operation mode is normal

D1L86Q_lut_out = D1L86Q & (M1_CS_ctrl_local.CS_enable[1] & D1_now_action # !D1L421) # !D1L86Q & M1_CS_ctrl_local.CS_enable[1] & D1_now_action;
D1L86Q = DFFE(D1L86Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1_led_out is calibration_sources:inst_calibration_sources|led_out at LC5_1_W2
--operation mode is normal

D1_led_out_lut_out = D1L421 & D1_now_action & M1_CS_ctrl_local.CS_enable[2] # !D1L421 & (D1_led_out # D1_now_action & M1_CS_ctrl_local.CS_enable[2]);
D1_led_out = DFFE(D1_led_out_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out at LC4_1_W2
--operation mode is normal

D1_flasher_board_out_lut_out = D1L89 & (D1_flasher_board_out # M1_CS_ctrl_local.CS_enable[3] & D1_now_action) # !D1L89 & M1_CS_ctrl_local.CS_enable[3] & D1_now_action;
D1_flasher_board_out = DFFE(D1_flasher_board_out_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--M1_CS_FL_aux_reset_local is slaveregister:inst_slaveregister|CS_FL_aux_reset_local at LC8_7_L1
--operation mode is normal

M1_CS_FL_aux_reset_local_lut_out = VF1_MASTERHWDATA[0];
M1_CS_FL_aux_reset_local = DFFE(M1_CS_FL_aux_reset_local_lut_out, GLOBAL(HF1_outclock0), , , M1L752);


--DC1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC4_2_A4
--operation mode is normal

DC1_DPR_DAT_WR_lut_out = DC1_DAT_MSG & NC1L01Q & !NC1L92Q & DC1_BYTE0;
DC1_DPR_DAT_WR = DFFE(DC1_DPR_DAT_WR_lut_out, GLOBAL(HF1_outclock0), , , );


--UB1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0] at LC4_10_A4
--operation mode is normal

UB1_inst46[0]_lut_out = UB1_inst45[0];
UB1_inst46[0] = DFFE(UB1_inst46[0]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1] at LC2_10_A4
--operation mode is normal

UB1_inst46[1]_lut_out = UB1_inst45[1];
UB1_inst46[1] = DFFE(UB1_inst46[1]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2] at LC7_10_A4
--operation mode is normal

UB1_inst46[2]_lut_out = UB1_inst45[2];
UB1_inst46[2] = DFFE(UB1_inst46[2]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3] at LC7_11_A4
--operation mode is normal

UB1_inst46[3]_lut_out = UB1_inst45[3];
UB1_inst46[3] = DFFE(UB1_inst46[3]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4] at LC9_10_A4
--operation mode is normal

UB1_inst46[4]_lut_out = UB1_inst45[4];
UB1_inst46[4] = DFFE(UB1_inst46[4]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5] at LC1_10_A4
--operation mode is normal

UB1_inst46[5]_lut_out = UB1_inst45[5];
UB1_inst46[5] = DFFE(UB1_inst46[5]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6] at LC7_12_A4
--operation mode is normal

UB1_inst46[6]_lut_out = UB1_inst45[6];
UB1_inst46[6] = DFFE(UB1_inst46[6]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7] at LC10_12_A4
--operation mode is normal

UB1_inst46[7]_lut_out = UB1_inst45[7];
UB1_inst46[7] = DFFE(UB1_inst46[7]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0] at LC10_10_A4
--operation mode is normal

UB1_inst43[0]_lut_out = DB5_dffs[0];
UB1_inst43[0] = DFFE(UB1_inst43[0]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1] at LC8_10_A4
--operation mode is normal

UB1_inst43[1]_lut_out = DB5_dffs[1];
UB1_inst43[1] = DFFE(UB1_inst43[1]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2] at LC5_13_A4
--operation mode is normal

UB1_inst43[2]_lut_out = DB5_dffs[2];
UB1_inst43[2] = DFFE(UB1_inst43[2]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3] at LC9_12_A4
--operation mode is normal

UB1_inst43[3]_lut_out = DB5_dffs[3];
UB1_inst43[3] = DFFE(UB1_inst43[3]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4] at LC3_13_A4
--operation mode is normal

UB1_inst43[4]_lut_out = DB5_dffs[4];
UB1_inst43[4] = DFFE(UB1_inst43[4]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5] at LC10_11_A4
--operation mode is normal

UB1_inst43[5]_lut_out = DB5_dffs[5];
UB1_inst43[5] = DFFE(UB1_inst43[5]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6] at LC6_11_A4
--operation mode is normal

UB1_inst43[6]_lut_out = DB5_dffs[6];
UB1_inst43[6] = DFFE(UB1_inst43[6]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7] at LC6_12_A4
--operation mode is normal

UB1_inst43[7]_lut_out = DB5_dffs[7];
UB1_inst43[7] = DFFE(UB1_inst43[7]_lut_out, GLOBAL(HF1_outclock0), , , DC1L11);


--UB1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0] at LC4_14_A4
--operation mode is normal

UB1_inst41[0]_lut_out = DB5_dffs[0];
UB1_inst41[0] = DFFE(UB1_inst41[0]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1] at LC10_14_A4
--operation mode is normal

UB1_inst41[1]_lut_out = DB5_dffs[1];
UB1_inst41[1] = DFFE(UB1_inst41[1]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2] at LC6_14_A4
--operation mode is normal

UB1_inst41[2]_lut_out = DB5_dffs[2];
UB1_inst41[2] = DFFE(UB1_inst41[2]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3] at LC7_14_A4
--operation mode is normal

UB1_inst41[3]_lut_out = DB5_dffs[3];
UB1_inst41[3] = DFFE(UB1_inst41[3]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4] at LC5_14_A4
--operation mode is normal

UB1_inst41[4]_lut_out = DB5_dffs[4];
UB1_inst41[4] = DFFE(UB1_inst41[4]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5] at LC3_15_A4
--operation mode is normal

UB1_inst41[5]_lut_out = DB5_dffs[5];
UB1_inst41[5] = DFFE(UB1_inst41[5]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6] at LC8_14_A4
--operation mode is normal

UB1_inst41[6]_lut_out = DB5_dffs[6];
UB1_inst41[6] = DFFE(UB1_inst41[6]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7] at LC10_15_A4
--operation mode is normal

UB1_inst41[7]_lut_out = DB5_dffs[7];
UB1_inst41[7] = DFFE(UB1_inst41[7]_lut_out, GLOBAL(HF1_outclock0), , , DC1L21);


--UB1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0] at LC9_14_A4
--operation mode is normal

UB1_inst38[0]_lut_out = DB5_dffs[0];
UB1_inst38[0] = DFFE(UB1_inst38[0]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1] at LC3_14_A4
--operation mode is normal

UB1_inst38[1]_lut_out = DB5_dffs[1];
UB1_inst38[1] = DFFE(UB1_inst38[1]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2] at LC8_15_A4
--operation mode is normal

UB1_inst38[2]_lut_out = DB5_dffs[2];
UB1_inst38[2] = DFFE(UB1_inst38[2]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3] at LC5_15_A4
--operation mode is normal

UB1_inst38[3]_lut_out = DB5_dffs[3];
UB1_inst38[3] = DFFE(UB1_inst38[3]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4] at LC7_15_A4
--operation mode is normal

UB1_inst38[4]_lut_out = DB5_dffs[4];
UB1_inst38[4] = DFFE(UB1_inst38[4]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5] at LC4_15_A4
--operation mode is normal

UB1_inst38[5]_lut_out = DB5_dffs[5];
UB1_inst38[5] = DFFE(UB1_inst38[5]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

UB1_inst38[6]_lut_out = DB5_dffs[6];
UB1_inst38[6] = DFFE(UB1_inst38[6]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--UB1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7] at LC6_15_A4
--operation mode is normal

UB1_inst38[7]_lut_out = DB5_dffs[7];
UB1_inst38[7] = DFFE(UB1_inst38[7]_lut_out, GLOBAL(HF1_outclock0), , , DC1L31);


--FE1L182Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0 at LC9_9_N2
--operation mode is normal

FE1L182Q_lut_out = FE1L512Q & FE1L161 & FE1L261 # !FE1L512Q & (HE1L024Q # FE1L161 & FE1L261);
FE1L182Q = DFFE(FE1L182Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0 at LC1_8_C4
--operation mode is normal

JF1L33Q_lut_out = !JF1L9 & !JF1L35Q & (JF1L94Q # !JF1L01);
JF1L33Q = DFFE(JF1L33Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--UF1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC3_12_A3
--operation mode is normal

UF1L1 = WF1_portadataout[0] & WF2_portadataout[0];


--FE1L812Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[2]~reg0 at LC8_10_N2
--operation mode is normal

FE1L812Q_lut_out = FE1_haddr[2] & (FE1L361 # FE1L161 & FE1L461) # !FE1_haddr[2] & FE1L161 & FE1L461;
FE1L812Q = DFFE(FE1L812Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L912Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[3]~reg0 at LC7_3_P2
--operation mode is normal

FE1L912Q_lut_out = FE1L312 # FE1_haddr[3] & (FE1L712Q # FE1L001);
FE1L912Q = DFFE(FE1L912Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L022Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[4]~reg0 at LC2_9_N2
--operation mode is normal

FE1L022Q_lut_out = FE1L361 & (FE1_haddr[4] # FE1L161 & FE1L561) # !FE1L361 & FE1L161 & FE1L561;
FE1L022Q = DFFE(FE1L022Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L122Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[5]~reg0 at LC9_15_N2
--operation mode is normal

FE1L122Q_lut_out = FE1L161 & (FE1L661 # FE1_haddr[5] & FE1L361) # !FE1L161 & FE1_haddr[5] & FE1L361;
FE1L122Q = DFFE(FE1L122Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L222Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[6]~reg0 at LC3_10_N2
--operation mode is normal

FE1L222Q_lut_out = FE1_haddr[6] & (FE1L361 # FE1L161 & FE1L761) # !FE1_haddr[6] & FE1L161 & FE1L761;
FE1L222Q = DFFE(FE1L222Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L322Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[7]~reg0 at LC4_10_N2
--operation mode is normal

FE1L322Q_lut_out = FE1_haddr[7] & (FE1L361 # FE1L161 & FE1L861) # !FE1_haddr[7] & FE1L161 & FE1L861;
FE1L322Q = DFFE(FE1L322Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L422Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[8]~reg0 at LC5_15_N2
--operation mode is normal

FE1L422Q_lut_out = FE1L161 & (FE1L961 # FE1_haddr[8] & FE1L361) # !FE1L161 & FE1_haddr[8] & FE1L361;
FE1L422Q = DFFE(FE1L422Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L522Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[9]~reg0 at LC6_13_W2
--operation mode is normal

FE1L522Q_lut_out = FE1_haddr[9] & (FE1L361 # FE1L161 & FE1L071) # !FE1_haddr[9] & FE1L161 & FE1L071;
FE1L522Q = DFFE(FE1L522Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L622Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[10]~reg0 at LC10_13_N2
--operation mode is normal

FE1L622Q_lut_out = FE1L161 & (FE1L171 # FE1L361 & FE1_haddr[10]) # !FE1L161 & FE1L361 & FE1_haddr[10];
FE1L622Q = DFFE(FE1L622Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L722Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[11]~reg0 at LC4_6_N2
--operation mode is normal

FE1L722Q_lut_out = FE1L271 # FE1L371 # FE1_haddr[11] & FE1L361;
FE1L722Q = DFFE(FE1L722Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L822Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[12]~reg0 at LC6_1_N2
--operation mode is normal

FE1L822Q_lut_out = FE1L571 # FE1L471 # FE1L361 & FE1_haddr[12];
FE1L822Q = DFFE(FE1L822Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L922Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[13]~reg0 at LC5_1_N2
--operation mode is normal

FE1L922Q_lut_out = FE1L771 # FE1L671 # FE1L361 & FE1_haddr[13];
FE1L922Q = DFFE(FE1L922Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L032Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[14]~reg0 at LC9_2_N2
--operation mode is normal

FE1L032Q_lut_out = FE1L971 # FE1L871 # FE1_haddr[14] & FE1L361;
FE1L032Q = DFFE(FE1L032Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L132Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[15]~reg0 at LC7_8_N2
--operation mode is normal

FE1L132Q_lut_out = FE1L081 # FE1L181 # FE1L361 & FE1_haddr[15];
FE1L132Q = DFFE(FE1L132Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L232Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[16]~reg0 at LC7_4_N2
--operation mode is normal

FE1L232Q_lut_out = FE1L381 # FE1L281 # FE1_haddr[16] & FE1L361;
FE1L232Q = DFFE(FE1L232Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L332Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[17]~reg0 at LC6_8_N2
--operation mode is normal

FE1L332Q_lut_out = FE1L481 # FE1L581 # FE1L361 & FE1_haddr[17];
FE1L332Q = DFFE(FE1L332Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L432Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[18]~reg0 at LC5_3_N2
--operation mode is normal

FE1L432Q_lut_out = FE1L681 # FE1L781 # FE1L361 & FE1_haddr[18];
FE1L432Q = DFFE(FE1L432Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L532Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[19]~reg0 at LC9_3_N2
--operation mode is normal

FE1L532Q_lut_out = FE1L981 # FE1L881 # FE1_haddr[19] & FE1L361;
FE1L532Q = DFFE(FE1L532Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L632Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[20]~reg0 at LC6_2_N2
--operation mode is normal

FE1L632Q_lut_out = FE1L191 # FE1L091 # FE1_haddr[20] & FE1L361;
FE1L632Q = DFFE(FE1L632Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L732Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[21]~reg0 at LC3_6_N2
--operation mode is normal

FE1L732Q_lut_out = FE1L391 # FE1L291 # FE1_haddr[21] & FE1L361;
FE1L732Q = DFFE(FE1L732Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L832Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[22]~reg0 at LC1_5_N2
--operation mode is normal

FE1L832Q_lut_out = FE1L491 # FE1L591 # FE1_haddr[22] & FE1L361;
FE1L832Q = DFFE(FE1L832Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L932Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[23]~reg0 at LC5_5_N2
--operation mode is normal

FE1L932Q_lut_out = FE1L791 # FE1L691 # FE1_haddr[23] & FE1L361;
FE1L932Q = DFFE(FE1L932Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L042Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[24]~reg0 at LC6_4_P2
--operation mode is normal

FE1L042Q_lut_out = FE1L101 # FE1L991 # FE1L002 & FE1L612Q;
FE1L042Q = DFFE(FE1L042Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L142Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[25]~reg0 at LC4_13_N2
--operation mode is normal

FE1L142Q_lut_out = FE1L102 & (FE1L161 # FE1_haddr[25] & FE1L361) # !FE1L102 & FE1_haddr[25] & FE1L361;
FE1L142Q = DFFE(FE1L142Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L242Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[26]~reg0 at LC10_7_N2
--operation mode is normal

FE1L242Q_lut_out = FE1_haddr[26] & (FE1L361 # FE1L161 & FE1L202) # !FE1_haddr[26] & FE1L161 & FE1L202;
FE1L242Q = DFFE(FE1L242Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L342Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[27]~reg0 at LC5_7_N2
--operation mode is normal

FE1L342Q_lut_out = FE1_haddr[27] & (FE1L361 # FE1L161 & FE1L302) # !FE1_haddr[27] & FE1L161 & FE1L302;
FE1L342Q = DFFE(FE1L342Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L442Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[28]~reg0 at LC5_13_N2
--operation mode is normal

FE1L442Q_lut_out = FE1_haddr[28] & (FE1L361 # FE1L161 & FE1L402) # !FE1_haddr[28] & FE1L161 & FE1L402;
FE1L442Q = DFFE(FE1L442Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L542Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[29]~reg0 at LC5_12_W2
--operation mode is normal

FE1L542Q_lut_out = FE1L361 & (FE1_haddr[29] # FE1L161 & FE1L502) # !FE1L361 & FE1L161 & FE1L502;
FE1L542Q = DFFE(FE1L542Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L642Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[30]~reg0 at LC8_15_N2
--operation mode is normal

FE1L642Q_lut_out = FE1L361 & (FE1_haddr[30] # FE1L161 & FE1L602) # !FE1L361 & FE1L161 & FE1L602;
FE1L642Q = DFFE(FE1L642Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L742Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[31]~reg0 at LC5_8_N2
--operation mode is normal

FE1L742Q_lut_out = FE1L161 & (FE1L702 # FE1L361 & FE1_haddr[31]) # !FE1L161 & FE1L361 & FE1_haddr[31];
FE1L742Q = DFFE(FE1L742Q_lut_out, !GLOBAL(HF1_outclock0), , , !L1L4Q);


--FE1L842Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0 at LC5_10_N2
--operation mode is normal

FE1L842Q_lut_out = FE1L612Q & FE1L99 & (FE1L43 # FE1L53);
FE1L842Q = DFFE(FE1L842Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L942Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC8_9_H2
--operation mode is normal

FE1L942Q_lut_out = FE1L39 & FE1L942Q # !FE1L39 & (HE1L803 # HE1L503);
FE1L942Q = DFFE(FE1L942Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L052Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC10_14_H2
--operation mode is normal

FE1L052Q_lut_out = FE1L39 & FE1L052Q # !FE1L39 & (HE1L203 # HE1L992);
FE1L052Q = DFFE(FE1L052Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L152Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC1_14_I2
--operation mode is normal

FE1L152Q_lut_out = FE1L39 & FE1L152Q # !FE1L39 & (HE1L792 # HE1L492);
FE1L152Q = DFFE(FE1L152Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L252Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC8_10_J2
--operation mode is normal

FE1L252Q_lut_out = FE1L39 & FE1L252Q # !FE1L39 & (HE1L292 # HE1L982);
FE1L252Q = DFFE(FE1L252Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L352Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC5_13_J2
--operation mode is normal

FE1L352Q_lut_out = FE1L39 & FE1L352Q # !FE1L39 & (HE1L782 # HE1L482);
FE1L352Q = DFFE(FE1L352Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L452Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC7_8_J2
--operation mode is normal

FE1L452Q_lut_out = FE1L39 & FE1L452Q # !FE1L39 & (HE1L282 # HE1L972);
FE1L452Q = DFFE(FE1L452Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L552Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC8_10_H2
--operation mode is normal

FE1L552Q_lut_out = FE1L39 & FE1L552Q # !FE1L39 & (HE1L772 # HE1L472);
FE1L552Q = DFFE(FE1L552Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L652Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC3_8_E2
--operation mode is normal

FE1L652Q_lut_out = FE1L39 & FE1L652Q # !FE1L39 & (HE1L272 # HE1L962);
FE1L652Q = DFFE(FE1L652Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L752Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC10_14_I2
--operation mode is normal

FE1L752Q_lut_out = FE1L39 & FE1L752Q # !FE1L39 & (HE1L762 # HE1L462);
FE1L752Q = DFFE(FE1L752Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L852Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC2_14_J2
--operation mode is normal

FE1L852Q_lut_out = FE1L39 & FE1L852Q # !FE1L39 & (HE1L262 # HE1L952);
FE1L852Q = DFFE(FE1L852Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L952Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC8_14_K2
--operation mode is normal

FE1L952Q_lut_out = FE1L39 & FE1L952Q # !FE1L39 & (FE1L79 # FE1L69);
FE1L952Q = DFFE(FE1L952Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L062Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC7_10_M2
--operation mode is normal

FE1L062Q_lut_out = FE1L39 & FE1L062Q # !FE1L39 & (FE1L29 # FE1L19);
FE1L062Q = DFFE(FE1L062Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L162Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC9_14_M2
--operation mode is normal

FE1L162Q_lut_out = FE1L39 & FE1L162Q # !FE1L39 & (FE1L98 # FE1L88);
FE1L162Q = DFFE(FE1L162Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L262Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC5_14_K2
--operation mode is normal

FE1L262Q_lut_out = FE1L39 & FE1L262Q # !FE1L39 & (FE1L68 # FE1L58);
FE1L262Q = DFFE(FE1L262Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L362Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC6_14_K2
--operation mode is normal

FE1L362Q_lut_out = FE1L39 & FE1L362Q # !FE1L39 & (FE1L28 # FE1L38);
FE1L362Q = DFFE(FE1L362Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L462Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC10_15_M2
--operation mode is normal

FE1L462Q_lut_out = VF1_SLAVEHREADYO & FE1L97 # !VF1_SLAVEHREADYO & (FE1L161 & FE1L462Q # !FE1L161 & FE1L97);
FE1L462Q = DFFE(FE1L462Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L562Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC3_13_D1
--operation mode is normal

FE1L562Q_lut_out = FE1L39 & FE1L562Q # !FE1L39 & (FE1L67 # FE1L57);
FE1L562Q = DFFE(FE1L562Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L662Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC9_14_E2
--operation mode is normal

FE1L662Q_lut_out = FE1L39 & FE1L662Q # !FE1L39 & !HE1L124Q & HE1L752;
FE1L662Q = DFFE(FE1L662Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L762Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC6_12_D2
--operation mode is normal

FE1L762Q_lut_out = FE1L39 & FE1L762Q # !FE1L39 & !HE1L124Q & FE1L96;
FE1L762Q = DFFE(FE1L762Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L862Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC8_15_Q2
--operation mode is normal

FE1L862Q_lut_out = FE1L39 & FE1L862Q # !FE1L39 & !HE1L124Q & FE1L56;
FE1L862Q = DFFE(FE1L862Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L962Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC10_15_L2
--operation mode is normal

FE1L962Q_lut_out = FE1L39 & FE1L962Q # !FE1L39 & !HE1L124Q & FE1L16;
FE1L962Q = DFFE(FE1L962Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L072Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC5_14_J2
--operation mode is normal

FE1L072Q_lut_out = FE1L39 & FE1L072Q # !FE1L39 & !HE1L124Q & FE1L75;
FE1L072Q = DFFE(FE1L072Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L172Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC1_14_E1
--operation mode is normal

FE1L172Q_lut_out = FE1L39 & FE1L172Q # !FE1L39 & !HE1L124Q & FE1L55;
FE1L172Q = DFFE(FE1L172Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L272Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC7_13_J2
--operation mode is normal

FE1L272Q_lut_out = FE1L39 & FE1L272Q # !FE1L39 & !HE1L124Q & FE1L35;
FE1L272Q = DFFE(FE1L272Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L372Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC8_16_A1
--operation mode is normal

FE1L372Q_lut_out = FE1L39 & FE1L372Q # !FE1L39 & !HE1L124Q & FE1L15;
FE1L372Q = DFFE(FE1L372Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L472Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC9_13_J2
--operation mode is normal

FE1L472Q_lut_out = FE1L39 & FE1L472Q # !FE1L39 & !HE1L124Q & FE1L94;
FE1L472Q = DFFE(FE1L472Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L572Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC3_16_A1
--operation mode is normal

FE1L572Q_lut_out = FE1L39 & FE1L572Q # !FE1L39 & !HE1L124Q & FE1L74;
FE1L572Q = DFFE(FE1L572Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L672Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC10_14_A2
--operation mode is normal

FE1L672Q_lut_out = FE1L39 & FE1L672Q # !FE1L39 & !HE1L124Q & FE1L54;
FE1L672Q = DFFE(FE1L672Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L772Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC8_15_A2
--operation mode is normal

FE1L772Q_lut_out = FE1L39 & FE1L772Q # !FE1L39 & !HE1L124Q & FE1L34;
FE1L772Q = DFFE(FE1L772Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L872Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC10_13_A2
--operation mode is normal

FE1L872Q_lut_out = FE1L39 & FE1L872Q # !FE1L39 & !HE1L124Q & FE1L14;
FE1L872Q = DFFE(FE1L872Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L972Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC3_15_A2
--operation mode is normal

FE1L972Q_lut_out = FE1L39 & FE1L972Q # !FE1L39 & !HE1L124Q & FE1L93;
FE1L972Q = DFFE(FE1L972Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L082Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC3_10_A2
--operation mode is normal

FE1L082Q_lut_out = FE1L73 # FE1L161 & FE1L082Q & !VF1_SLAVEHREADYO;
FE1L082Q = DFFE(FE1L082Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0] at LC5_12_W1
--operation mode is normal

M1_reg_rdata[0]_lut_out = M1L3421 # M1L7421 # M1L8421 & M1_DAQ_ctrl_local.enable_DAQ;
M1_reg_rdata[0] = DFFE(M1_reg_rdata[0]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1] at LC5_10_W1
--operation mode is normal

M1_reg_rdata[1]_lut_out = M1L9321 # M1L1421 # M1_DAQ_ctrl_local.enable_AB[0] & M1L8421;
M1_reg_rdata[1] = DFFE(M1_reg_rdata[1]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2] at LC5_16_W1
--operation mode is normal

M1_reg_rdata[2]_lut_out = M1L5321 # M1L8321 & (M1L7701 # M1L3801);
M1_reg_rdata[2] = DFFE(M1_reg_rdata[2]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3] at LC7_13_W1
--operation mode is normal

M1_reg_rdata[3]_lut_out = M1L1321 # M1L2121 & M1L7411 & M1L6701;
M1_reg_rdata[3] = DFFE(M1_reg_rdata[3]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4] at LC3_13_P1
--operation mode is normal

M1_reg_rdata[4]_lut_out = M1L9221 # M1L7411 & M1L2121 & M1L9601;
M1_reg_rdata[4] = DFFE(M1_reg_rdata[4]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5] at LC5_4_N1
--operation mode is normal

M1_reg_rdata[5]_lut_out = M1L7221 # M1L7411 & M1L2121 & M1L2601;
M1_reg_rdata[5] = DFFE(M1_reg_rdata[5]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6] at LC5_14_N1
--operation mode is normal

M1_reg_rdata[6]_lut_out = M1L5221 # M1L2121 & M1L7411 & M1L3501;
M1_reg_rdata[6] = DFFE(M1_reg_rdata[6]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7] at LC9_2_S1
--operation mode is normal

M1_reg_rdata[7]_lut_out = M1L3221 # M1L2321 & (M1L5401 # M1L8401);
M1_reg_rdata[7] = DFFE(M1_reg_rdata[7]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8] at LC5_11_Z1
--operation mode is normal

M1_reg_rdata[8]_lut_out = M1L1221 # M1L7321 & M1L7411 & M1L8301;
M1_reg_rdata[8] = DFFE(M1_reg_rdata[8]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9] at LC5_10_Z1
--operation mode is normal

M1_reg_rdata[9]_lut_out = M1L8121 # M1L8321 & (M1L2301 # M1L3301);
M1_reg_rdata[9] = DFFE(M1_reg_rdata[9]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10] at LC5_15_X1
--operation mode is normal

M1_reg_rdata[10]_lut_out = M1L3121 # M1L7411 & (M1L5121 # M1L4121);
M1_reg_rdata[10] = DFFE(M1_reg_rdata[10]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11] at LC9_3_T1
--operation mode is normal

M1_reg_rdata[11]_lut_out = M1L8021 # M1L7411 & (M1L0121 # M1L9021);
M1_reg_rdata[11] = DFFE(M1_reg_rdata[11]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12] at LC1_6_X1
--operation mode is normal

M1_reg_rdata[12]_lut_out = M1L7021 # M1L2121 & M1L7411 & M1L3201;
M1_reg_rdata[12] = DFFE(M1_reg_rdata[12]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13] at LC6_3_X1
--operation mode is normal

M1_reg_rdata[13]_lut_out = M1L5021 # M1L2321 & (M1L8101 # M1L9101);
M1_reg_rdata[13] = DFFE(M1_reg_rdata[13]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14] at LC5_12_V1
--operation mode is normal

M1_reg_rdata[14]_lut_out = M1L1021 # M1L3021 # QF1_q[14] & !M1_i38;
M1_reg_rdata[14] = DFFE(M1_reg_rdata[14]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15] at LC5_8_S1
--operation mode is normal

M1_reg_rdata[15]_lut_out = M1L9911 # M1L0021 # M1L2321 & M1L1101;
M1_reg_rdata[15] = DFFE(M1_reg_rdata[15]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16] at LC9_3_N1
--operation mode is normal

M1_reg_rdata[16]_lut_out = M1L8911 # M1L8321 & (M1L7001 # M1L699);
M1_reg_rdata[16] = DFFE(M1_reg_rdata[16]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17] at LC10_1_N1
--operation mode is normal

M1_reg_rdata[17]_lut_out = M1L6911 # M1L8321 & (M1L889 # M1L789);
M1_reg_rdata[17] = DFFE(M1_reg_rdata[17]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18] at LC7_2_B1
--operation mode is normal

M1_reg_rdata[18]_lut_out = M1L8411 & (M1L4911 # HE1_start_address[20] & M1L5911) # !M1L8411 & HE1_start_address[20] & M1L5911;
M1_reg_rdata[18] = DFFE(M1_reg_rdata[18]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19] at LC5_2_B1
--operation mode is normal

M1_reg_rdata[19]_lut_out = HE1_start_address[21] & (M1L5911 # M1L8411 & M1L2911) # !HE1_start_address[21] & M1L8411 & M1L2911;
M1_reg_rdata[19] = DFFE(M1_reg_rdata[19]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20] at LC1_7_N1
--operation mode is normal

M1_reg_rdata[20]_lut_out = M1L0911 # M1L8321 & (M1L589 # M1L879);
M1_reg_rdata[20] = DFFE(M1_reg_rdata[20]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21] at LC5_1_N1
--operation mode is normal

M1_reg_rdata[21]_lut_out = M1L9811 # M1L8321 & (M1L959 # M1L669);
M1_reg_rdata[21] = DFFE(M1_reg_rdata[21]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22] at LC7_7_P1
--operation mode is normal

M1_reg_rdata[22]_lut_out = (M1L8811 # M1L0611 & (M1L049 # M1L549)) & CASCADE(M1L9511);
M1_reg_rdata[22] = DFFE(M1_reg_rdata[22]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23] at LC4_9_P1
--operation mode is normal

M1_reg_rdata[23]_lut_out = M1_i433 & M1L7411 & (M1L5711 # M1L3711);
M1_reg_rdata[23] = DFFE(M1_reg_rdata[23]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24] at LC5_6_N1
--operation mode is normal

M1_reg_rdata[24]_lut_out = M1L4611 # M1L5611 # M1L8421 & M1_COMPR_ctrl_local.COMPR_mode[0];
M1_reg_rdata[24] = DFFE(M1_reg_rdata[24]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25] at LC9_5_B1
--operation mode is normal

M1_reg_rdata[25]_lut_out = M1L3611 # M1L8321 & (M1L829 # M1L929);
M1_reg_rdata[25] = DFFE(M1_reg_rdata[25]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26] at LC2_10_S1
--operation mode is normal

M1_reg_rdata[26]_lut_out = M1L8411 & (M1L5511 # M1L5801 & M1L8511);
M1_reg_rdata[26] = DFFE(M1_reg_rdata[26]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27] at LC4_10_M1
--operation mode is normal

M1_reg_rdata[27]_lut_out = M1L8411 & (M1L1411 # M1L4411);
M1_reg_rdata[27] = DFFE(M1_reg_rdata[27]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28] at LC4_14_B1
--operation mode is normal

M1_reg_rdata[28]_lut_out = M1L8411 & (M1L3311 # W74_sload_path[28] & M1L689);
M1_reg_rdata[28] = DFFE(M1_reg_rdata[28]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29] at LC10_8_B1
--operation mode is normal

M1_reg_rdata[29]_lut_out = M1L1311 # M1L8411 & M1L689 & W74_sload_path[29];
M1_reg_rdata[29] = DFFE(M1_reg_rdata[29]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30] at LC4_3_G1
--operation mode is normal

M1_reg_rdata[30]_lut_out = (M1L5111 # M1L179 & (M1L0211 # M1L6111)) & CASCADE(M1L1611);
M1_reg_rdata[30] = DFFE(M1_reg_rdata[30]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--M1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31] at LC4_6_B1
--operation mode is normal

M1_reg_rdata[31]_lut_out = M1L4011 # M1L5011 & (M1L8011 # M1L3111);
M1_reg_rdata[31] = DFFE(M1_reg_rdata[31]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--LF1L1Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[0]~reg0 at LC5_5_L1
--operation mode is normal

LF1L1Q_lut_out = !M1_int_clr[0] & M1_int_enable[0] & (LF1L1Q # D1_now_action);
LF1L1Q = DFFE(LF1L1Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--LF1L2Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[1]~reg0 at LC7_4_L1
--operation mode is normal

LF1L2Q_lut_out = M1_int_enable[1] & !M1_int_clr[1] & (K1_RM_rate_update # LF1L2Q);
LF1L2Q = DFFE(LF1L2Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--LF1L3Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[2]~reg0 at LC7_15_K1
--operation mode is normal

LF1L3Q_lut_out = !M1_int_clr[2] & M1_int_enable[2] & (LF1L3Q # K1_sn_rate_update);
LF1L3Q = DFFE(LF1L3Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--BC1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC5_14_L4
--operation mode is normal

BC1L32Q_lut_out = BC1L6Q & !BC1L3Q & BC1L2Q & BC1L61;
BC1L32Q = DFFE(BC1L32Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--TB1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT at LC6_4_L3
--operation mode is normal

TB1_CMD_WAIT_lut_out = !WB1L81Q & (TB1L31 # TB1L51);
TB1_CMD_WAIT = DFFE(TB1_CMD_WAIT_lut_out, GLOBAL(HF1_outclock0), , , );


--WB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg at LC6_7_K4
--operation mode is normal

WB1L81Q_lut_out = (W82_sload_path[3] & W82_sload_path[2] & W82_sload_path[1] & !W82_sload_path[0]) & CASCADE(WB1L71);
WB1L81Q = DFFE(WB1L81Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--XD1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC10_14_R3
--operation mode is normal

XD1L4Q_lut_out = !XD1L3 & (XD1L7Q & !XD1_TXSHFT # !XD1L5);
XD1L4Q = DFFE(XD1L4Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--XD1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg at LC9_14_R3
--operation mode is normal

XD1L7Q_lut_out = XD1L7Q & (!XD1_TXSHFT # !W12L11) # !XD1L5;
XD1L7Q = DFFE(XD1L7Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--W02_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC8_13_R3
--operation mode is normal

W02_pre_sclr = KB42_aeb_out # !XD1L7Q;


--DC1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC7_16_K4
--operation mode is normal

DC1_CTRL_OK_lut_out = NC1L11Q & !NC1L92Q & DC1_EOF_WAIT & !HC1L7;
DC1_CTRL_OK = DFFE(DC1_CTRL_OK_lut_out, GLOBAL(HF1_outclock0), , , );


--BC1_domlev_up_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_ at LC5_4_A4
--operation mode is normal

BC1_domlev_up_rq__lut_out = DB5_dffs[7];
BC1_domlev_up_rq_ = DFFE(BC1_domlev_up_rq__lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , DC1L1);


--JD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~72 at LC10_5_A3
--operation mode is normal

JD1L51 = !W91_pre_out[4] # !W91_pre_out[7] # !W91_pre_out[5] # !W91_pre_out[6];


--JD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~73 at LC4_4_A3
--operation mode is normal

JD1L61 = !W91_q[0] # !W91_pre_out[3] # !W91_pre_out[1] # !W91_pre_out[2];


--JD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~0 at LC6_4_A3
--operation mode is normal

JD1L41 = BC1_domlev_up_rq_ & DC1_CTRL_OK & (JD1L61 # JD1L51);


--TB1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CLR_BUF at LC10_1_L3
--operation mode is normal

TB1_CLR_BUF_lut_out = BC1L7Q & !WB1L81Q & (TB1_CMD_WAIT # TB1_CRES_WAIT);
TB1_CLR_BUF = DFFE(TB1_CLR_BUF_lut_out, GLOBAL(HF1_outclock0), , , );


--BC1_domlev_dn_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_ at LC7_4_A4
--operation mode is normal

BC1_domlev_dn_rq__lut_out = DB5_dffs[6];
BC1_domlev_dn_rq_ = DFFE(BC1_domlev_dn_rq__lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , DC1L1);


--JD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~237 at LC3_4_A3
--operation mode is normal

JD1L1 = DC1_CTRL_OK & W91_pre_out[7] & (W91_pre_out[5] # W91_pre_out[6]);


--JD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~238 at LC9_5_A3
--operation mode is normal

JD1L2 = TB1_CLR_BUF # JD1L41 # JD1L1 & BC1_domlev_dn_rq_;


--DB8_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_9_H3
--operation mode is normal

DB8_dffs[1]_lut_out = DB8_dffs[2] & (KD1L51 # !XD1L9Q) # !DB8_dffs[2] & KD1L51 & XD1L9Q;
DB8_dffs[1] = DFFE(DB8_dffs[1]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--XD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC1_14_R3
--operation mode is normal

XD1L9Q_lut_out = !XD1L5 & (W12L11 & XD1_TXSHFT # !XD1L7Q);
XD1L9Q = DFFE(XD1L9Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--XD1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC5_14_R3
--operation mode is normal

XD1L8Q_lut_out = XD1L1 # XD1L6 & (QD1L63Q # QD1L15Q);
XD1L8Q = DFFE(XD1L8Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--WB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93 at LC8_9_O3
--operation mode is normal

WB1L7 = !W92_sload_path[12] & !W92_sload_path[13] & !W92_sload_path[14] & !W92_sload_path[11];


--WB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94 at LC7_9_O3
--operation mode is normal

WB1L8 = W92_sload_path[8] & !W92_sload_path[9] & !W92_sload_path[7] & !W92_sload_path[10];


--WB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95 at LC10_7_O3
--operation mode is normal

WB1L9 = !W92_sload_path[6] & W92_sload_path[5] & W92_sload_path[3];


--WB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96 at LC5_7_O3
--operation mode is normal

WB1L01 = WB1L9 & WB1L7 & WB1L8 & !W92_sload_path[0];

--WB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104 at LC5_7_O3
--operation mode is normal

WB1L21 = WB1L9 & WB1L7 & WB1L8 & !W92_sload_path[0];


--WB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~99 at LC7_4_O3
--operation mode is normal

WB1L1 = !W92_sload_path[1] & W92_sload_path[4] & !W92_sload_path[2];


--TB1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT at LC3_10_L3
--operation mode is normal

TB1_SEND_WT_lut_out = !WB1L81Q & (TB1L83 # !WB1L31Q & TB1_SEND_WT);
TB1_SEND_WT = DFFE(TB1_SEND_WT_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT at LC8_10_L3
--operation mode is normal

TB1_REC_WT_lut_out = !WB1L81Q & (TB1L33 # !WB1L31Q & TB1_REC_WT);
TB1_REC_WT = DFFE(TB1_REC_WT_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE at LC4_10_L3
--operation mode is normal

TB1_SND_PULSE_lut_out = !WB1L81Q & (TB1L94 # WB1L31Q & TB1_SEND_WT);
TB1_SND_PULSE = DFFE(TB1_SND_PULSE_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|timer_clrn~21 at LC5_10_L3
--operation mode is normal

TB1L25 = !TB1_REC_WT & !TB1_SND_PULSE & !TB1_SEND_WT;


--WB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~100 at LC4_4_O3
--operation mode is normal

WB1L2 = !W92_sload_path[1] & !W92_sload_path[2] & W92_sload_path[4] & WB1L01;


--JE1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1] at LC4_3_W2
--operation mode is normal

JE1_launch_mode_A[1]_lut_out = JE1L72 & (JE1_ATWDTrigger_A_sig # !JE1L62 & JE1L51);
JE1_launch_mode_A[1] = DFFE(JE1_launch_mode_A[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0] at LC8_3_W2
--operation mode is normal

JE1_launch_mode_A[0]_lut_out = (JE1_ATWDTrigger_A_sig # JE1L51 & (JE1L52 # JE1L82)) & CASCADE(JE1L92);
JE1_launch_mode_A[0] = DFFE(JE1_launch_mode_A[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE at LC6_3_V3
--operation mode is normal

JE1_discMPE_lut_out = VCC;
JE1_discMPE = DFFE(JE1_discMPE_lut_out, GLOBAL(MultiSPE), !JE1_i81, , );


--JE1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE at LC9_5_Q3
--operation mode is normal

JE1_discSPE_lut_out = VCC;
JE1_discSPE = DFFE(JE1_discSPE_lut_out, GLOBAL(OneSPE), !JE1_i69, , );


--L1L4Q is ROC:inst_ROC|RST~reg0 at LC7_7_R2
--operation mode is normal

L1L4Q_lut_out = !L1L3Q;
L1L4Q = DFFE(L1L4Q_lut_out, GLOBAL(HF1_outclock0), , , );


--SE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC3_9_O4
--operation mode is normal

SE1L613Q_lut_out = SE1L57 # !SE1L82 & SE1L613Q & PE1L07;
SE1L613Q = DFFE(SE1L613Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC5_12_P4
--operation mode is normal

SE1L513Q_lut_out = SE1L223Q & PE1L07 & (M1_DAQ_ctrl_local.ATWD_mode[1] # !SE1L86);
SE1L513Q = DFFE(SE1L513Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L313Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC7_11_P4
--operation mode is normal

SE1L313Q_lut_out = SE1L713Q # SE1L38 # !SE1L142 & SE1L313Q;
SE1L313Q = DFFE(SE1L313Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6925 at LC9_8_P4
--operation mode is normal

SE1L822 = !SE1L513Q & !SE1L313Q;


--SE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC1_9_P4
--operation mode is normal

SE1L023Q_lut_out = SE1L913Q;
SE1L023Q = DFFE(SE1L023Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC3_8_P4
--operation mode is normal

SE1L913Q_lut_out = SE1L813Q;
SE1L913Q = DFFE(SE1L913Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC6_12_P4
--operation mode is normal

SE1L423Q_lut_out = TriggerComplete_0 & (SE1L423Q # SE1L313Q & SE1L142) # !TriggerComplete_0 & SE1L313Q & SE1L142;
SE1L423Q = DFFE(SE1L423Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC10_12_P4
--operation mode is normal

SE1L323Q_lut_out = SE1L413Q # !SE1L172 & SE1L323Q & PE1L07;
SE1L323Q = DFFE(SE1L323Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6926 at LC1_7_P4
--operation mode is normal

SE1L922 = !SE1L423Q & !SE1L023Q & !SE1L323Q & !SE1L913Q;


--SE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25 at LC4_8_Z4
--operation mode is normal

SE1L713Q_lut_out = !SE1L213Q;
SE1L713Q = DFFE(SE1L713Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L413Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC1_12_P4
--operation mode is normal

SE1L413Q_lut_out = SE1L513Q # SE1L423Q & !TriggerComplete_0;
SE1L413Q = DFFE(SE1L413Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6927 at LC3_11_P4
--operation mode is normal

SE1L032 = SE1L922 & !SE1L413Q & SE1L822 & !SE1L713Q;


--SE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC5_10_P4
--operation mode is normal

SE1L123Q_lut_out = SE1L023Q;
SE1L123Q = DFFE(SE1L123Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC10_13_P4
--operation mode is normal

SE1L813Q_lut_out = SE1L67 # SE1L613Q & (SE1L82 # !PE1L07);
SE1L813Q = DFFE(SE1L813Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6928 at LC10_9_P4
--operation mode is normal

SE1L132 = !SE1L123Q & !SE1L813Q;


--SE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC6_7_P4
--operation mode is normal

SE1_counterclk_high_lut_out = SE1L442 # SE1L613Q & (SE1L82 # !PE1L07);
SE1_counterclk_high = DFFE(SE1_counterclk_high_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC10_6_P4
--operation mode is normal

SE1_counterclk_low_lut_out = SE1L542 # SE1_counterclk_low & (SE1L513Q # !SE1L342);
SE1_counterclk_low = DFFE(SE1_counterclk_low_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_3_P4
--operation mode is normal

SE1_counter_clock_cclk_lut_out = SE1_counterclk_high # !SE1_counter_clock_cclk & !SE1_counterclk_low;
SE1_counter_clock_cclk = DFFE(SE1_counter_clock_cclk_lut_out, GLOBAL(HF2_outclock1), , , !L1L4Q);


--SE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6929 at LC8_8_P4
--operation mode is normal

SE1L232 = !SE1L713Q & !SE1L513Q & !SE1L613Q & !SE1L313Q;


--SE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6930 at LC5_8_P4
--operation mode is normal

SE1L332 = SE1L413Q # SE1L423Q # SE1L323Q # !SE1L232;


--SE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC9_13_P4
--operation mode is normal

SE1L223Q_lut_out = SE1L123Q & (SE1L062 # PE1L68Q # !RE1L6);
SE1L223Q = DFFE(SE1L223Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6932 at LC5_9_P4
--operation mode is normal

SE1L432 = !SE1L123Q & !SE1L223Q & !SE1L813Q;


--SE1L213Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20 at LC7_8_V4
--operation mode is normal

SE1L213Q_lut_out = VCC;
SE1L213Q = DFFE(SE1L213Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245 at LC6_13_P4
--operation mode is normal

SE1L47 = SE1L513Q & (SE1_channel[0] $ SE1_channel[1]);


--SE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6933 at LC3_14_P4
--operation mode is normal

SE1L532 = !SE1L713Q & !SE1L413Q & !SE1L613Q & SE1L922;


--SE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6935 at LC2_9_P4
--operation mode is normal

SE1L632 = !SE1L223Q & !SE1L123Q & !SE1L413Q & !SE1L813Q;

--SE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6959 at LC2_9_P4
--operation mode is normal

SE1L352 = !SE1L223Q & !SE1L123Q & !SE1L413Q & !SE1L813Q;


--SE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6936 at LC9_7_P4
--operation mode is normal

SE1L732 = !SE1L613Q & !SE1L713Q;


--SE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6937 at LC4_7_P4
--operation mode is normal

SE1L832 = SE1L632 & !SE1L913Q & SE1L732 & !SE1L023Q;


--SE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6938 at LC2_7_P4
--operation mode is normal

SE1L932 = SE1L713Q # SE1L313Q # SE1L613Q # !SE1L922;


--SE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6939 at LC4_9_P4
--operation mode is normal

SE1L042 = !SE1L223Q & !SE1L123Q & SE1L213Q & !SE1L813Q;


--SE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~42 at LC7_10_P4
--operation mode is normal

SE1L07 = SE1L513Q # SE1L313Q # !SE1L213Q;


--JE1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0] at LC10_3_W2
--operation mode is normal

JE1_launch_mode_B[0]_lut_out = (JE1_ATWDTrigger_B_sig # JE1L81 & (JE1L82 # JE1L52)) & CASCADE(JE1L13);
JE1_launch_mode_B[0] = DFFE(JE1_launch_mode_B[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1] at LC1_3_W2
--operation mode is normal

JE1_launch_mode_B[1]_lut_out = JE1L03 & (JE1_ATWDTrigger_B_sig # !JE1L62 & JE1L81);
JE1_launch_mode_B[1] = DFFE(JE1_launch_mode_B[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC4_16_N4
--operation mode is normal

SE2L713Q_lut_out = SE2L47 # !SE2L82 & PE2L96 & SE2L713Q;
SE2L713Q = DFFE(SE2L713Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC5_14_Z4
--operation mode is normal

SE2L423Q_lut_out = TriggerComplete_1 & (SE2L423Q # SE2L413Q & SE2L932) # !TriggerComplete_1 & SE2L413Q & SE2L932;
SE2L423Q = DFFE(SE2L423Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC10_2_Z4
--operation mode is normal

SE2L023Q_lut_out = SE2L913Q;
SE2L023Q = DFFE(SE2L023Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC8_14_Z4
--operation mode is normal

SE2L913Q_lut_out = SE2L813Q;
SE2L913Q = DFFE(SE2L913Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6972 at LC7_14_Z4
--operation mode is normal

SE2L722 = !SE2L423Q & !SE2L023Q & !SE2L913Q;


--SE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC5_16_N4
--operation mode is normal

SE2L323Q_lut_out = SE2L513Q # !SE2L372 & SE2L323Q & PE2L96;
SE2L323Q = DFFE(SE2L323Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6973 at LC6_14_Z4
--operation mode is normal

SE2L822 = !SE1L713Q & !SE2L323Q;


--SE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC10_8_Z4
--operation mode is normal

SE2L613Q_lut_out = SE2L223Q & PE2L96 & (M1_DAQ_ctrl_local.ATWD_mode[1] # !SE2L86);
SE2L613Q = DFFE(SE2L613Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L413Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC9_8_Z4
--operation mode is normal

SE2L413Q_lut_out = SE1L713Q # SE2L28 # !SE2L932 & SE2L413Q;
SE2L413Q = DFFE(SE2L413Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6974 at LC8_8_Z4
--operation mode is normal

SE2L922 = !SE2L613Q & !SE2L413Q;


--SE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC7_2_Z4
--operation mode is normal

SE2L513Q_lut_out = SE2L613Q # SE2L423Q & !TriggerComplete_1;
SE2L513Q = DFFE(SE2L513Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6975 at LC9_7_Z4
--operation mode is normal

SE2L032 = SE2L822 & SE2L922 & SE2L722 & !SE2L513Q;


--SE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC2_2_Z4
--operation mode is normal

SE2L123Q_lut_out = SE2L023Q;
SE2L123Q = DFFE(SE2L123Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC4_13_Z4
--operation mode is normal

SE2L813Q_lut_out = SE2L57 # SE2L713Q & (SE2L82 # !PE2L96);
SE2L813Q = DFFE(SE2L813Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6976 at LC7_13_Z4
--operation mode is normal

SE2L132 = !SE2L813Q & !SE2L123Q;


--SE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC6_13_Z4
--operation mode is normal

SE2_counterclk_high_lut_out = SE2L042 # SE2L713Q & (SE2L82 # !PE2L96);
SE2_counterclk_high = DFFE(SE2_counterclk_high_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC9_9_Z4
--operation mode is normal

SE2_counterclk_low_lut_out = SE2L142 # SE2_counterclk_low & (SE2L613Q # !SE2L832);
SE2_counterclk_low = DFFE(SE2_counterclk_low_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_5_Z4
--operation mode is normal

SE2_counter_clock_cclk_lut_out = SE2_counterclk_high # !SE2_counter_clock_cclk & !SE2_counterclk_low;
SE2_counter_clock_cclk = DFFE(SE2_counter_clock_cclk_lut_out, GLOBAL(HF2_outclock1), , , !L1L4Q);


--SE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC10_13_Z4
--operation mode is normal

SE2L223Q_lut_out = SE2L123Q & (PE2L58Q # SE2L262 # !RE2L6);
SE2L223Q = DFFE(SE2L223Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6977 at LC7_12_Z4
--operation mode is normal

SE2L232 = !SE2L223Q & !SE2L123Q & !SE2L813Q;


--SE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6978 at LC4_2_Z4
--operation mode is normal

SE2L332 = !SE2L513Q & !SE2L713Q;


--SE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48 at LC1_13_Z4
--operation mode is normal

SE2L17 = !SE2L822 # !SE2L722 # !SE2L332 # !SE2L232;


--SE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6979 at LC9_14_Z4
--operation mode is normal

SE2L432 = !SE2L023Q & !SE2L423Q;


--SE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6980 at LC2_14_Z4
--operation mode is normal

SE2L532 = SE2L332 & !SE2L913Q & SE2L432 & SE2L822;


--SE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6982 at LC3_7_Z4
--operation mode is normal

SE2L632 = SE2L713Q # SE2L413Q;


--SE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6983 at LC8_7_Z4
--operation mode is normal

SE2L732 = SE2L1Q & (SE2L632 # !SE2L722 # !SE2L822);


--SE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37 at LC2_7_Z4
--operation mode is normal

SE2L07 = SE2L323Q # SE2L513Q # !SE2L232 # !SE2L722;


--SE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6985 at LC4_14_Z4
--operation mode is normal

SE2L832 = !SE2L323Q & !SE1L713Q & SE2L432 & !SE2L913Q;


--M1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1] at LC7_7_W1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_CS_ctrl_local.CS_enable[1] = DFFE(M1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--D1_now_action is calibration_sources:inst_calibration_sources|now_action at LC3_6_W2
--operation mode is normal

D1_now_action_lut_out = !D1_now_cnt[4] & D1_now_cnt[3] & D1L521 & !D1_now_cnt[2];
D1_now_action = DFFE(D1_now_action_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1L321 is calibration_sources:inst_calibration_sources|i~586 at LC2_1_W2
--operation mode is normal

D1L321 = W7_sload_path[1] & W7_sload_path[0];


--D1L421 is calibration_sources:inst_calibration_sources|i~587 at LC9_1_W2
--operation mode is normal

D1L421 = W7_sload_path[4] # W7_sload_path[3] & (D1L321 # W7_sload_path[2]);


--D1L66Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0 at LC10_2_S4
--operation mode is normal

D1L66Q_lut_out = D1L221 & (D1L99 & NB12_q[7] # !D1L99 & D1L001) # !D1L221 & D1L001;
D1L66Q = DFFE(D1L66Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1_i445 is calibration_sources:inst_calibration_sources|i445 at LC3_15_S4
--operation mode is normal

D1_i445_lut_out = D1L621 # D1L721 # !W6_q[4] # !W6_q[5];
D1_i445 = DFFE(D1_i445_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1L56Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0 at LC9_2_S4
--operation mode is normal

D1L56Q_lut_out = D1L221 & (D1L99 & NB12_q[6] # !D1L99 & D1L101) # !D1L221 & D1L101;
D1L56Q = DFFE(D1L56Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L46Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0 at LC7_3_S4
--operation mode is normal

D1L46Q_lut_out = D1L221 & (D1L99 & NB12_q[5] # !D1L99 & D1L201) # !D1L221 & D1L201;
D1L46Q = DFFE(D1L46Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L36Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0 at LC8_10_S4
--operation mode is normal

D1L36Q_lut_out = D1L99 & (D1L221 & NB12_q[4] # !D1L221 & D1L301) # !D1L99 & D1L301;
D1L36Q = DFFE(D1L36Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L26Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0 at LC1_10_S4
--operation mode is normal

D1L26Q_lut_out = D1L99 & (D1L221 & NB12_q[3] # !D1L221 & D1L401) # !D1L99 & D1L401;
D1L26Q = DFFE(D1L26Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L16Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0 at LC10_10_S4
--operation mode is normal

D1L16Q_lut_out = D1L99 & (D1L221 & NB12_q[2] # !D1L221 & D1L501) # !D1L99 & D1L501;
D1L16Q = DFFE(D1L16Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L06Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0 at LC9_10_S4
--operation mode is normal

D1L06Q_lut_out = D1L99 & (D1L221 & NB12_q[1] # !D1L221 & D1L601) # !D1L99 & D1L601;
D1L06Q = DFFE(D1L06Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L95Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0 at LC5_3_S4
--operation mode is normal

D1L95Q_lut_out = D1L99 & (D1L221 & NB12_q[0] # !D1L221 & D1L701) # !D1L99 & D1L701;
D1L95Q = DFFE(D1L95Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L551Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0 at LC5_10_S4
--operation mode is normal

D1L551Q_lut_out = D1L801 & NB12_q[7] # !D1L801 & (D1L551Q # !D1_i445);
D1L551Q = DFFE(D1L551Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L451Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0 at LC5_2_S4
--operation mode is normal

D1L451Q_lut_out = D1L801 & NB12_q[6] # !D1L801 & (D1L451Q # !D1_i445);
D1L451Q = DFFE(D1L451Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L351Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0 at LC6_3_S4
--operation mode is normal

D1L351Q_lut_out = D1L801 & NB12_q[5] # !D1L801 & (D1L351Q # !D1_i445);
D1L351Q = DFFE(D1L351Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L251Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0 at LC2_10_S4
--operation mode is normal

D1L251Q_lut_out = D1L801 & NB12_q[4] # !D1L801 & (D1L251Q # !D1_i445);
D1L251Q = DFFE(D1L251Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L151Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0 at LC3_10_S4
--operation mode is normal

D1L151Q_lut_out = D1L801 & NB12_q[3] # !D1L801 & (D1L151Q # !D1_i445);
D1L151Q = DFFE(D1L151Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L051Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0 at LC6_10_S4
--operation mode is normal

D1L051Q_lut_out = D1L801 & NB12_q[2] # !D1L801 & (D1L051Q # !D1_i445);
D1L051Q = DFFE(D1L051Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L941Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0 at LC7_10_S4
--operation mode is normal

D1L941Q_lut_out = D1L801 & NB12_q[1] # !D1L801 & (D1L941Q # !D1_i445);
D1L941Q = DFFE(D1L941Q_lut_out, GLOBAL(HF1_outclock1), , , );


--D1L841Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0 at LC10_3_S4
--operation mode is normal

D1L841Q_lut_out = D1L801 & NB12_q[0] # !D1L801 & (D1L841Q # !D1_i445);
D1L841Q = DFFE(D1L841Q_lut_out, GLOBAL(HF1_outclock1), , , );


--M1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2] at LC5_1_W1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[2]_lut_out = VF1_MASTERHWDATA[2];
M1_CS_ctrl_local.CS_enable[2] = DFFE(M1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3] at LC7_3_W1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[3]_lut_out = VF1_MASTERHWDATA[3];
M1_CS_ctrl_local.CS_enable[3] = DFFE(M1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--D1L29 is calibration_sources:inst_calibration_sources|i293~53 at LC7_2_W2
--operation mode is normal

D1L29 = !W7_sload_path[1] & !W7_sload_path[0];


--D1L89 is calibration_sources:inst_calibration_sources|i315~13 at LC6_1_W2
--operation mode is normal

D1L89 = !W7_sload_path[3] & (D1L29 # !W7_sload_path[2]) # !W7_sload_path[4];


--JF1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0 at LC3_1_G1
--operation mode is normal

JF1L24Q_lut_out = VF1_MASTERHADDR[9] & (JF1L31 # JF1L24Q & !JF1L61) # !VF1_MASTERHADDR[9] & JF1L24Q & !JF1L61;
JF1L24Q = DFFE(JF1L24Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0 at LC10_1_G1
--operation mode is normal

JF1L93Q_lut_out = VF1_MASTERHADDR[6] & (JF1L31 # JF1L93Q & !JF1L61) # !VF1_MASTERHADDR[6] & JF1L93Q & !JF1L61;
JF1L93Q = DFFE(JF1L93Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0 at LC6_1_G1
--operation mode is normal

JF1L34Q_lut_out = JF1L61 & VF1_MASTERHADDR[10] & JF1L31 # !JF1L61 & (JF1L34Q # VF1_MASTERHADDR[10] & JF1L31);
JF1L34Q = DFFE(JF1L34Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0 at LC3_16_C1
--operation mode is normal

JF1L54Q_lut_out = VF1_MASTERHADDR[12] & (JF1L31 # !JF1L61 & JF1L54Q) # !VF1_MASTERHADDR[12] & !JF1L61 & JF1L54Q;
JF1L54Q = DFFE(JF1L54Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0 at LC6_16_C1
--operation mode is normal

JF1L64Q_lut_out = VF1_MASTERHADDR[13] & (JF1L31 # !JF1L61 & JF1L64Q) # !VF1_MASTERHADDR[13] & !JF1L61 & JF1L64Q;
JF1L64Q = DFFE(JF1L64Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0 at LC8_16_C1
--operation mode is normal

JF1L44Q_lut_out = VF1_MASTERHADDR[11] & (JF1L31 # !JF1L61 & JF1L44Q) # !VF1_MASTERHADDR[11] & !JF1L61 & JF1L44Q;
JF1L44Q = DFFE(JF1L44Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L773 is slaveregister:inst_slaveregister|i4795~944 at LC5_15_C1
--operation mode is normal

M1L773 = JF1L34Q & !JF1L64Q & !JF1L54Q & !JF1L44Q;


--JF1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0 at LC3_13_G1
--operation mode is normal

JF1L04Q_lut_out = VF1_MASTERHADDR[7] & (JF1L31 # !JF1L61 & JF1L04Q) # !VF1_MASTERHADDR[7] & !JF1L61 & JF1L04Q;
JF1L04Q = DFFE(JF1L04Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0 at LC5_2_G1
--operation mode is normal

JF1L14Q_lut_out = VF1_MASTERHADDR[8] & (JF1L31 # !JF1L61 & JF1L14Q) # !VF1_MASTERHADDR[8] & !JF1L61 & JF1L14Q;
JF1L14Q = DFFE(JF1L14Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L333 is slaveregister:inst_slaveregister|i2334~25 at LC3_7_H1
--operation mode is normal

M1L333 = !JF1L14Q & JF1L04Q;


--M1_i1632 is slaveregister:inst_slaveregister|i1632 at LC7_7_H1
--operation mode is normal

M1_i1632 = JF1L24Q # JF1L93Q # !M1L773 # !M1L333;


--JF1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0 at LC7_1_G1
--operation mode is normal

JF1L53Q_lut_out = JF1L61 & VF1_MASTERHADDR[2] & JF1L31 # !JF1L61 & (JF1L53Q # VF1_MASTERHADDR[2] & JF1L31);
JF1L53Q = DFFE(JF1L53Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0 at LC5_1_G1
--operation mode is normal

JF1L73Q_lut_out = JF1L61 & VF1_MASTERHADDR[4] & JF1L31 # !JF1L61 & (JF1L73Q # VF1_MASTERHADDR[4] & JF1L31);
JF1L73Q = DFFE(JF1L73Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0 at LC4_1_G1
--operation mode is normal

JF1L63Q_lut_out = JF1L61 & VF1_MASTERHADDR[3] & JF1L31 # !JF1L61 & (JF1L63Q # VF1_MASTERHADDR[3] & JF1L31);
JF1L63Q = DFFE(JF1L63Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L992 is slaveregister:inst_slaveregister|i426~28 at LC9_6_L1
--operation mode is normal

M1L992 = !JF1L73Q & !JF1L63Q;


--JF1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0 at LC3_2_G1
--operation mode is normal

JF1L83Q_lut_out = VF1_MASTERHADDR[5] & (JF1L31 # !JF1L61 & JF1L83Q) # !VF1_MASTERHADDR[5] & !JF1L61 & JF1L83Q;
JF1L83Q = DFFE(JF1L83Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_i1924 is slaveregister:inst_slaveregister|i1924 at LC4_7_L1
--operation mode is normal

M1_i1924 = M1_i1632 # JF1L53Q # !JF1L83Q # !M1L992;


--JF1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0 at LC10_9_C4
--operation mode is normal

JF1L74Q_lut_out = JF1L71 # JF1L6 & (JF1L81 # JF1L91);
JF1L74Q = DFFE(JF1L74Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0 at LC2_8_C4
--operation mode is normal

JF1L84Q_lut_out = JF1L02 # JF1L84Q & (JF1L35Q # !JF1L61);
JF1L84Q = DFFE(JF1L84Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L372 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~17 at LC9_16_C1
--operation mode is normal

M1L372 = JF1L84Q & JF1L74Q;


--M1L092 is slaveregister:inst_slaveregister|i38~27 at LC7_16_C1
--operation mode is normal

M1L092 = !JF1L64Q & !JF1L44Q & !JF1L54Q;


--M1L4131 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~33 at LC7_2_P1
--operation mode is normal

M1L4131 = M1L372 & (JF1L24Q # JF1L34Q # !M1L092);


--M1L492 is slaveregister:inst_slaveregister|i306~35 at LC9_7_H1
--operation mode is normal

M1L492 = !JF1L04Q & !JF1L93Q & !JF1L24Q & M1L773;


--M1L692 is slaveregister:inst_slaveregister|i334~23 at LC5_2_P1
--operation mode is normal

M1L692 = !JF1L83Q & !JF1L53Q & !JF1L63Q;


--M1_i150 is slaveregister:inst_slaveregister|i150 at LC6_1_P1
--operation mode is normal

M1_i150 = JF1L73Q # JF1L14Q # !M1L692 # !M1L492;


--M1_i426 is slaveregister:inst_slaveregister|i426 at LC7_8_G1
--operation mode is normal

M1_i426 = JF1L14Q # !M1L492 # !M1L992 # !JF1L83Q;


--M1L302 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~31 at LC5_1_P1
--operation mode is normal

M1L302 = M1_i150 & M1L4131 & (JF1L53Q # M1_i426);


--M1L313 is slaveregister:inst_slaveregister|i1155~36 at LC2_7_H1
--operation mode is normal

M1L313 = !JF1L04Q & JF1L93Q & !JF1L24Q & M1L773;


--M1L013 is slaveregister:inst_slaveregister|i1057~51 at LC6_4_M1
--operation mode is normal

M1L013 = JF1L73Q & !JF1L83Q;


--M1_i952 is slaveregister:inst_slaveregister|i952 at LC7_12_P1
--operation mode is normal

M1_i952 = JF1L14Q # JF1L63Q # !M1L313 # !M1L013;


--M1_i1169 is slaveregister:inst_slaveregister|i1169 at LC1_8_P1
--operation mode is normal

M1_i1169 = JF1L73Q # JF1L14Q # !M1L313 # !JF1L83Q;

--M1L513 is slaveregister:inst_slaveregister|i1169~117 at LC1_8_P1
--operation mode is normal

M1L513 = JF1L73Q # JF1L14Q # !M1L313 # !JF1L83Q;


--M1L129 is slaveregister:inst_slaveregister|i5390~189 at LC10_7_P1
--operation mode is normal

M1L129 = JF1L53Q # M1_i952 & (JF1L63Q # M1_i1169);


--M1L323 is slaveregister:inst_slaveregister|i1646~75 at LC9_3_K1
--operation mode is normal

M1L323 = !JF1L83Q & !JF1L73Q;


--M1L433 is slaveregister:inst_slaveregister|i2334~26 at LC8_7_H1
--operation mode is normal

M1L433 = !JF1L14Q & JF1L04Q & !JF1L24Q & M1L773;


--M1_i1653 is slaveregister:inst_slaveregister|i1653 at LC10_6_L1
--operation mode is normal

M1_i1653 = JF1L93Q # JF1L63Q # !M1L433 # !M1L323;


--M1L887 is slaveregister:inst_slaveregister|i5333~301 at LC10_1_S1
--operation mode is normal

M1L887 = !JF1L53Q & JF1L63Q;


--M1L403 is slaveregister:inst_slaveregister|i763~30 at LC7_9_G1
--operation mode is normal

M1L403 = !JF1L73Q & !JF1L83Q & !JF1L63Q;


--M1L689 is slaveregister:inst_slaveregister|i5452~16 at LC6_11_P1
--operation mode is normal

M1L689 = M1L313 & !JF1L14Q & !JF1L53Q & M1L403;


--M1L9141 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~32 at LC5_6_P1
--operation mode is normal

M1L9141 = M1L302 & M1L129 & !M1L689 & M1L8141;


--M1_i2334 is slaveregister:inst_slaveregister|i2334 at LC6_7_H1
--operation mode is normal

M1_i2334 = JF1L24Q # !M1L773 # !JF1L93Q # !M1L333;


--M1L852 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~12 at LC3_7_L1
--operation mode is normal

M1L852 = !JF1L53Q & JF1L83Q & M1L992 & !M1_i2334;


--M1L752 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~0 at LC10_7_L1
--operation mode is normal

M1L752 = !L1L4Q & M1_i1924 & M1L9141 & M1L852;


--GF2L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0 at LC6_3_Q3
--operation mode is normal

GF2L1Q_lut_out = GF2L3 # GF2L5 # GF2L6 # GF2L4;
GF2L1Q = DFFE(GF2L1Q_lut_out, GLOBAL(HF1_outclock1), , , );


--GF2_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i68 at LC6_5_Q3
--operation mode is normal

GF2_i68_lut_out = !GF2L81Q & !GF2L02Q & !GF2L7 & !GF2L91Q;
GF2_i68 = DFFE(GF2_i68_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0 at LC6_6_Q3
--operation mode is normal

GF1L1Q_lut_out = GF1L5 # GF1L3 # GF1L6 # GF1L4;
GF1L1Q = DFFE(GF1L1Q_lut_out, GLOBAL(HF1_outclock1), , , );


--GF1_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i68 at LC7_7_Q3
--operation mode is normal

GF1_i68_lut_out = !GF1L91Q & !GF1L02Q & !GF1L7 & !GF1L81Q;
GF1_i68 = DFFE(GF1_i68_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--NC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC5_7_X4
--operation mode is normal

NC1L01Q_lut_out = NC1_rxcteq5 & (NC1L12Q # NC1L52Q & UC1L51Q);
NC1L01Q = DFFE(NC1L01Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--DC1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC9_15_K4
--operation mode is normal

DC1_DAT_MSG_lut_out = DC1_DAT_MSG & (DC1L2 # BC1L5 & DC1L3) # !DC1_DAT_MSG & BC1L5 & DC1L3;
DC1_DAT_MSG = DFFE(DC1_DAT_MSG_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--DC1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC10_3_A4
--operation mode is normal

DC1_BYTE0_lut_out = !NC1L92Q & (DC1L5 # NC1L01Q & DC1L6);
DC1_BYTE0 = DFFE(DC1_BYTE0_lut_out, GLOBAL(HF1_outclock0), , , );


--NC1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC7_10_K4
--operation mode is normal

NC1L92Q_lut_out = NC1L1 & !DB5_dffs[3] & NC1L2 & NC1L3;
NC1L92Q = DFFE(NC1L92Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UB1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0] at LC3_10_A4
--operation mode is normal

UB1_inst45[0]_lut_out = DB5_dffs[0];
UB1_inst45[0] = DFFE(UB1_inst45[0]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--DC1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC3_2_A4
--operation mode is normal

DC1_MTYPE_LEN1_lut_out = !NC1L92Q & (NC1L01Q & DC1_LEN0 # !NC1L01Q & DC1_MTYPE_LEN1);
DC1_MTYPE_LEN1 = DFFE(DC1_MTYPE_LEN1_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC4_3_A4
--operation mode is normal

DC1_BYTE1_lut_out = !NC1L92Q & (DC1_DPR_DAT_WR # !NC1L01Q & DC1_BYTE1);
DC1_BYTE1 = DFFE(DC1_BYTE1_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC10_2_A4
--operation mode is normal

DC1L11 = DC1_BYTE1 # DC1_MTYPE_LEN1;


--UB1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1] at LC5_10_A4
--operation mode is normal

UB1_inst45[1]_lut_out = DB5_dffs[1];
UB1_inst45[1] = DFFE(UB1_inst45[1]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2] at LC4_11_A4
--operation mode is normal

UB1_inst45[2]_lut_out = DB5_dffs[2];
UB1_inst45[2] = DFFE(UB1_inst45[2]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3] at LC5_12_A4
--operation mode is normal

UB1_inst45[3]_lut_out = DB5_dffs[3];
UB1_inst45[3] = DFFE(UB1_inst45[3]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4] at LC6_10_A4
--operation mode is normal

UB1_inst45[4]_lut_out = DB5_dffs[4];
UB1_inst45[4] = DFFE(UB1_inst45[4]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5] at LC5_11_A4
--operation mode is normal

UB1_inst45[5]_lut_out = DB5_dffs[5];
UB1_inst45[5] = DFFE(UB1_inst45[5]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6] at LC3_11_A4
--operation mode is normal

UB1_inst45[6]_lut_out = DB5_dffs[6];
UB1_inst45[6] = DFFE(UB1_inst45[6]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--UB1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7] at LC3_12_A4
--operation mode is normal

UB1_inst45[7]_lut_out = DB5_dffs[7];
UB1_inst45[7] = DFFE(UB1_inst45[7]_lut_out, GLOBAL(HF1_outclock0), , , DC1L01);


--DB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_1_K4
--operation mode is normal

DB5_dffs[0]_lut_out = DB5_dffs[1];
DB5_dffs[0] = DFFE(DB5_dffs[0]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC8_1_K4
--operation mode is normal

DB5_dffs[1]_lut_out = DB5_dffs[2];
DB5_dffs[1] = DFFE(DB5_dffs[1]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_1_K4
--operation mode is normal

DB5_dffs[2]_lut_out = DB5_dffs[3];
DB5_dffs[2] = DFFE(DB5_dffs[2]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_1_K4
--operation mode is normal

DB5_dffs[3]_lut_out = DB5_dffs[4];
DB5_dffs[3] = DFFE(DB5_dffs[3]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC7_1_K4
--operation mode is normal

DB5_dffs[4]_lut_out = DB5_dffs[5];
DB5_dffs[4] = DFFE(DB5_dffs[4]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_1_K4
--operation mode is normal

DB5_dffs[5]_lut_out = DB5_dffs[6];
DB5_dffs[5] = DFFE(DB5_dffs[5]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC4_1_K4
--operation mode is normal

DB5_dffs[6]_lut_out = DB5_dffs[7];
DB5_dffs[6] = DFFE(DB5_dffs[6]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_4_X4
--operation mode is normal

DB5_dffs[7]_lut_out = NC1L91Q;
DB5_dffs[7] = DFFE(DB5_dffs[7]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , NC1L02Q);


--DC1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC5_3_A4
--operation mode is normal

DC1_PTYPE_SEQ0_lut_out = !NC1L92Q & (NC1L01Q & DC1_MTYPE_LEN1 # !NC1L01Q & DC1_PTYPE_SEQ0);
DC1_PTYPE_SEQ0 = DFFE(DC1_PTYPE_SEQ0_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC3_3_A4
--operation mode is normal

DC1_BYTE2_lut_out = !NC1L92Q & (NC1L01Q & DC1_BYTE1 # !NC1L01Q & DC1_BYTE2);
DC1_BYTE2 = DFFE(DC1_BYTE2_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC3_4_A4
--operation mode is normal

DC1L21 = DC1_PTYPE_SEQ0 # DC1_BYTE2;


--DC1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC8_3_A4
--operation mode is normal

DC1_DCMD_SEQ1_lut_out = !NC1L92Q & (NC1L01Q & DC1_PTYPE_SEQ0 # !NC1L01Q & DC1_DCMD_SEQ1);
DC1_DCMD_SEQ1 = DFFE(DC1_DCMD_SEQ1_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC7_3_A4
--operation mode is normal

DC1_BYTE3_lut_out = !NC1L92Q & (NC1L01Q & DC1_BYTE2 # !NC1L01Q & DC1_BYTE3);
DC1_BYTE3 = DFFE(DC1_BYTE3_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC7_2_A4
--operation mode is normal

DC1L31 = DC1_DCMD_SEQ1 # DC1_BYTE3;


--UB1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0] at LC7_8_A4
--operation mode is normal

UB1_inst40[0]_lut_out = W31_q[0];
UB1_inst40[0] = DFFE(UB1_inst40[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--DC1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC6_15_K4
--operation mode is normal

DC1_CRC_ERR_lut_out = DC1_DAT_MSG & (NC1L92Q # DC1L51 & NC1L11Q);
DC1_CRC_ERR = DFFE(DC1_CRC_ERR_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--UB1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5 at LC8_8_A4
--operation mode is normal

UB1_inst5 = DC1_CRC_ERR # DC1_DPR_DAT_WR;


--UB1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1] at LC3_8_A4
--operation mode is normal

UB1_inst40[1]_lut_out = W31_q[1];
UB1_inst40[1] = DFFE(UB1_inst40[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2] at LC1_6_A4
--operation mode is normal

UB1_inst40[2]_lut_out = W31_q[2];
UB1_inst40[2] = DFFE(UB1_inst40[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3] at LC8_6_A4
--operation mode is normal

UB1_inst40[3]_lut_out = W31_q[3];
UB1_inst40[3] = DFFE(UB1_inst40[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4] at LC4_6_A4
--operation mode is normal

UB1_inst40[4]_lut_out = W31_q[4];
UB1_inst40[4] = DFFE(UB1_inst40[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5] at LC7_6_A4
--operation mode is normal

UB1_inst40[5]_lut_out = W31_q[5];
UB1_inst40[5] = DFFE(UB1_inst40[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6] at LC5_6_A4
--operation mode is normal

UB1_inst40[6]_lut_out = W31_q[6];
UB1_inst40[6] = DFFE(UB1_inst40[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7] at LC3_6_A4
--operation mode is normal

UB1_inst40[7]_lut_out = W31_q[7];
UB1_inst40[7] = DFFE(UB1_inst40[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8] at LC10_6_A4
--operation mode is normal

UB1_inst40[8]_lut_out = W31_q[8];
UB1_inst40[8] = DFFE(UB1_inst40[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9] at LC5_8_A4
--operation mode is normal

UB1_inst40[9]_lut_out = W31_q[9];
UB1_inst40[9] = DFFE(UB1_inst40[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10] at LC9_8_A4
--operation mode is normal

UB1_inst40[10]_lut_out = W31_q[10];
UB1_inst40[10] = DFFE(UB1_inst40[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11] at LC6_6_A4
--operation mode is normal

UB1_inst40[11]_lut_out = W31_q[11];
UB1_inst40[11] = DFFE(UB1_inst40[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--UB1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12] at LC6_8_A4
--operation mode is normal

UB1_inst40[12]_lut_out = W31_q[12];
UB1_inst40[12] = DFFE(UB1_inst40[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--QD1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC1_15_I3
--operation mode is normal

QD1L55Q_lut_out = XD1L9Q & QD1_BYT3;
QD1L55Q = DFFE(QD1L55Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--FE1L612Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21 at LC10_4_P2
--operation mode is normal

FE1L612Q_lut_out = FE1L001 # FE1L161 & (!VF1_SLAVEHREADYO # !HE1L1Q);
FE1L612Q = DFFE(FE1L612Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L161 is daq:inst_daq|ahb_master:inst_ahb_master|i~9604 at LC8_3_P2
--operation mode is normal

FE1L161 = FE1L612Q & (VF1_SLAVEHRESP[1] # !VF1_SLAVEHRESP[0]);

--FE1L412 is daq:inst_daq|ahb_master:inst_ahb_master|i~9725 at LC8_3_P2
--operation mode is normal

FE1L412 = FE1L612Q & (VF1_SLAVEHRESP[1] # !VF1_SLAVEHRESP[0]);


--HE1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0 at LC6_5_U2
--operation mode is normal

HE1L1Q_lut_out = HE1L363 # HE1L373 # HE1L463 # HE1L763;
HE1L1Q = DFFE(HE1L1Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L261 is daq:inst_daq|ahb_master:inst_ahb_master|i~9605 at LC3_9_N2
--operation mode is normal

FE1L261 = !HE1L1Q # !VF1_SLAVEHREADYO;


--HE1L024Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0 at LC9_13_U2
--operation mode is normal

HE1L024Q_lut_out = HE1L573 # HE1L73 & HE1L734Q & HE1L42;
HE1L024Q = DFFE(HE1L024Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L512Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20 at LC2_12_P2
--operation mode is normal

FE1L512Q_lut_out = !FE1L101 & (!FE1L712Q & !FE1L012 # !VF1_SLAVEHREADYO);
FE1L512Q = DFFE(FE1L512Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24 at LC2_9_C4
--operation mode is normal

JF1L35Q_lut_out = !VF1_MASTERHWRITE & (JF1L12 # JF1L7 & JF1L22);
JF1L35Q = DFFE(JF1L35Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23 at LC6_9_C4
--operation mode is normal

JF1L25Q_lut_out = !JF1L94Q & !JF1L1 & (VF1_MASTERHTRANS[0] # VF1_MASTERHTRANS[1]);
JF1L25Q = DFFE(JF1L25Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22 at LC8_11_C4
--operation mode is normal

JF1L15Q_lut_out = JF1L42 # VF1_MASTERHWRITE & (JF1L5 # JF1L52);
JF1L15Q = DFFE(JF1L15Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583 at LC5_8_C4
--operation mode is normal

JF1L8 = JF1L25Q # JF1L15Q & (VF1_MASTERHWRITE # !VF1_MASTERHTRANS[1]);


--JF1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21 at LC6_11_C4
--operation mode is normal

JF1L05Q_lut_out = (JF1L72 # JF1L1 & VF1_MASTERHWRITE & JF1L92) & CASCADE(JF1L23);
JF1L05Q = DFFE(JF1L05Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--JF1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0 at LC3_7_C4
--operation mode is normal

JF1L3 = VF1_MASTERHBURST[2] # VF1_MASTERHBURST[1] # !VF1_MASTERHBURST[0] # !VF1_MASTERHTRANS[1];


--JF1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584 at LC7_7_C4
--operation mode is normal

JF1L9 = JF1L8 # JF1L05Q & (VF1_MASTERHWRITE # JF1L3);


--JF1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6585 at LC9_7_C4
--operation mode is normal

JF1L01 = JF1L13 # !VF1_MASTERHTRANS[0] & !VF1_MASTERHTRANS[1];


--JF1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20 at LC10_10_C4
--operation mode is normal

JF1L94Q_lut_out = !JF1L62 & !JF1L25Q & (JF1L7 # !JF1L82);
JF1L94Q = DFFE(JF1L94Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L712Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22 at LC5_12_P2
--operation mode is normal

FE1L712Q_lut_out = FE1L99 & !VF1_SLAVEHREADYO & FE1L712Q # !FE1L99 & (FE1L612Q # !VF1_SLAVEHREADYO & FE1L712Q);
FE1L712Q = DFFE(FE1L712Q_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L361 is daq:inst_daq|ahb_master:inst_ahb_master|i~9607 at LC10_9_N2
--operation mode is normal

FE1L361 = FE1L712Q # !FE1L512Q & VF1_SLAVEHREADYO & HE1L024Q;


--FE1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2] at LC7_10_N2
--operation mode is normal

FE1_haddr[2]_lut_out = FE1_haddr[2] & (FE1L361 # FE1L161 & FE1L461) # !FE1_haddr[2] & FE1L161 & FE1L461;
FE1_haddr[2] = DFFE(FE1_haddr[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L461 is daq:inst_daq|ahb_master:inst_ahb_master|i~9608 at LC4_11_N2
--operation mode is normal

FE1L461 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[2] # !HE1L1Q & FE1L201) # !VF1_SLAVEHREADYO & FE1_haddr[2];


--FE1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3] at LC6_3_P2
--operation mode is normal

FE1_haddr[3]_lut_out = FE1L312 # FE1_haddr[3] & (FE1L712Q # FE1L001);
FE1_haddr[3] = DFFE(FE1_haddr[3]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~45 at LC3_4_P2
--operation mode is normal

FE1L001 = VF1_SLAVEHREADYO & !FE1L512Q & HE1L024Q;


--FE1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4] at LC5_9_N2
--operation mode is normal

FE1_haddr[4]_lut_out = FE1L361 & (FE1_haddr[4] # FE1L161 & FE1L561) # !FE1L361 & FE1L161 & FE1L561;
FE1_haddr[4] = DFFE(FE1_haddr[4]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L561 is daq:inst_daq|ahb_master:inst_ahb_master|i~9611 at LC8_9_N2
--operation mode is normal

FE1L561 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[4] # !HE1L1Q & FE1L601) # !VF1_SLAVEHREADYO & FE1_haddr[4];


--FE1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5] at LC10_15_N2
--operation mode is normal

FE1_haddr[5]_lut_out = FE1L161 & (FE1L661 # FE1_haddr[5] & FE1L361) # !FE1L161 & FE1_haddr[5] & FE1L361;
FE1_haddr[5] = DFFE(FE1_haddr[5]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L661 is daq:inst_daq|ahb_master:inst_ahb_master|i~9613 at LC3_15_N2
--operation mode is normal

FE1L661 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[5] # !HE1L1Q & FE1L801) # !VF1_SLAVEHREADYO & FE1_haddr[5];


--FE1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6] at LC10_10_N2
--operation mode is normal

FE1_haddr[6]_lut_out = FE1_haddr[6] & (FE1L361 # FE1L161 & FE1L761) # !FE1_haddr[6] & FE1L161 & FE1L761;
FE1_haddr[6] = DFFE(FE1_haddr[6]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L761 is daq:inst_daq|ahb_master:inst_ahb_master|i~9615 at LC9_11_N2
--operation mode is normal

FE1L761 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[6] # !HE1L1Q & FE1L011) # !VF1_SLAVEHREADYO & FE1_haddr[6];


--FE1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7] at LC9_10_N2
--operation mode is normal

FE1_haddr[7]_lut_out = FE1_haddr[7] & (FE1L361 # FE1L161 & FE1L861) # !FE1_haddr[7] & FE1L161 & FE1L861;
FE1_haddr[7] = DFFE(FE1_haddr[7]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L861 is daq:inst_daq|ahb_master:inst_ahb_master|i~9617 at LC5_11_N2
--operation mode is normal

FE1L861 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[7] # !HE1L1Q & FE1L211) # !VF1_SLAVEHREADYO & FE1_haddr[7];


--FE1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8] at LC2_15_N2
--operation mode is normal

FE1_haddr[8]_lut_out = FE1L161 & (FE1L961 # FE1_haddr[8] & FE1L361) # !FE1L161 & FE1_haddr[8] & FE1L361;
FE1_haddr[8] = DFFE(FE1_haddr[8]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L961 is daq:inst_daq|ahb_master:inst_ahb_master|i~9619 at LC7_15_N2
--operation mode is normal

FE1L961 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[8] # !HE1L1Q & FE1L411) # !VF1_SLAVEHREADYO & FE1_haddr[8];


--FE1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9] at LC6_12_W2
--operation mode is normal

FE1_haddr[9]_lut_out = FE1L361 & (FE1_haddr[9] # FE1L161 & FE1L071) # !FE1L361 & FE1L161 & FE1L071;
FE1_haddr[9] = DFFE(FE1_haddr[9]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L071 is daq:inst_daq|ahb_master:inst_ahb_master|i~9621 at LC9_13_W2
--operation mode is normal

FE1L071 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[9] # !HE1L1Q & FE1L611) # !VF1_SLAVEHREADYO & FE1_haddr[9];


--FE1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10] at LC2_13_N2
--operation mode is normal

FE1_haddr[10]_lut_out = FE1L161 & (FE1L171 # FE1L361 & FE1_haddr[10]) # !FE1L161 & FE1L361 & FE1_haddr[10];
FE1_haddr[10] = DFFE(FE1_haddr[10]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L171 is daq:inst_daq|ahb_master:inst_ahb_master|i~9623 at LC3_13_N2
--operation mode is normal

FE1L171 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[10] # !HE1L1Q & FE1L811) # !VF1_SLAVEHREADYO & FE1_haddr[10];


--HE1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11] at LC2_3_N3
--operation mode is normal

HE1_start_address[11]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L45 # !HE1L973 & HE1L313);
HE1_start_address[11] = DFFE(HE1_start_address[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~56 at LC1_6_N2
--operation mode is normal

FE1L101 = !FE1L512Q & (!HE1L024Q # !VF1_SLAVEHREADYO);


--FE1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i~0 at LC6_12_P2
--operation mode is normal

FE1L99 = VF1_SLAVEHRESP[1] # !VF1_SLAVEHRESP[0];


--FE1L271 is daq:inst_daq|ahb_master:inst_ahb_master|i~9625 at LC5_6_N2
--operation mode is normal

FE1L271 = HE1_start_address[11] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11] at LC6_6_N2
--operation mode is normal

FE1_haddr[11]_lut_out = FE1L371 # FE1L271 # FE1_haddr[11] & FE1L361;
FE1_haddr[11] = DFFE(FE1_haddr[11]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L23 is daq:inst_daq|ahb_master:inst_ahb_master|i134~19 at LC2_11_N2
--operation mode is normal

FE1L23 = VF1_SLAVEHREADYO & !HE1L1Q;

--FE1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i134~21 at LC2_11_N2
--operation mode is normal

FE1L33 = VF1_SLAVEHREADYO & !HE1L1Q;


--FE1L371 is daq:inst_daq|ahb_master:inst_ahb_master|i~9626 at LC10_6_N2
--operation mode is normal

FE1L371 = FE1L161 & (FE1L23 & FE1L021 # !FE1L23 & FE1_haddr[11]);


--HE1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12] at LC4_2_N3
--operation mode is normal

HE1_start_address[12]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L35 # HE1L513 & !HE1L973);
HE1_start_address[12] = DFFE(HE1_start_address[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L471 is daq:inst_daq|ahb_master:inst_ahb_master|i~9628 at LC3_1_N2
--operation mode is normal

FE1L471 = HE1_start_address[12] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12] at LC7_1_N2
--operation mode is normal

FE1_haddr[12]_lut_out = FE1L571 # FE1L471 # FE1L361 & FE1_haddr[12];
FE1_haddr[12] = DFFE(FE1_haddr[12]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L571 is daq:inst_daq|ahb_master:inst_ahb_master|i~9629 at LC10_2_N2
--operation mode is normal

FE1L571 = FE1L161 & (FE1L23 & FE1L221 # !FE1L23 & FE1_haddr[12]);


--HE1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13] at LC4_6_N3
--operation mode is normal

HE1_start_address[13]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L25 # HE1L713 & !HE1L973);
HE1_start_address[13] = DFFE(HE1_start_address[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L671 is daq:inst_daq|ahb_master:inst_ahb_master|i~9631 at LC9_1_N2
--operation mode is normal

FE1L671 = HE1_start_address[13] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13] at LC10_1_N2
--operation mode is normal

FE1_haddr[13]_lut_out = FE1L771 # FE1L671 # FE1L361 & FE1_haddr[13];
FE1_haddr[13] = DFFE(FE1_haddr[13]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L771 is daq:inst_daq|ahb_master:inst_ahb_master|i~9632 at LC8_2_N2
--operation mode is normal

FE1L771 = FE1L161 & (FE1L23 & FE1L421 # !FE1L23 & FE1_haddr[13]);


--HE1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14] at LC2_2_N3
--operation mode is normal

HE1_start_address[14]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L15 # !HE1L973 & HE1L913);
HE1_start_address[14] = DFFE(HE1_start_address[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L871 is daq:inst_daq|ahb_master:inst_ahb_master|i~9634 at LC3_2_N2
--operation mode is normal

FE1L871 = HE1_start_address[14] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14] at LC1_2_N2
--operation mode is normal

FE1_haddr[14]_lut_out = FE1L971 # FE1L871 # FE1_haddr[14] & FE1L361;
FE1_haddr[14] = DFFE(FE1_haddr[14]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L971 is daq:inst_daq|ahb_master:inst_ahb_master|i~9635 at LC5_2_N2
--operation mode is normal

FE1L971 = FE1L161 & (FE1L23 & FE1L621 # !FE1L23 & FE1_haddr[14]);


--HE1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15] at LC9_4_N3
--operation mode is normal

HE1_start_address[15]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L05 # !HE1L973 & HE1L123);
HE1_start_address[15] = DFFE(HE1_start_address[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L081 is daq:inst_daq|ahb_master:inst_ahb_master|i~9637 at LC4_8_N2
--operation mode is normal

FE1L081 = HE1_start_address[15] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15] at LC8_8_N2
--operation mode is normal

FE1_haddr[15]_lut_out = FE1L081 # FE1L181 # FE1L361 & FE1_haddr[15];
FE1_haddr[15] = DFFE(FE1_haddr[15]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L181 is daq:inst_daq|ahb_master:inst_ahb_master|i~9638 at LC4_9_N2
--operation mode is normal

FE1L181 = FE1L161 & (FE1L23 & FE1L821 # !FE1L23 & FE1_haddr[15]);


--HE1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16] at LC6_2_N3
--operation mode is normal

HE1_start_address[16]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L94 # HE1L323 & !HE1L973);
HE1_start_address[16] = DFFE(HE1_start_address[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L281 is daq:inst_daq|ahb_master:inst_ahb_master|i~9640 at LC9_5_N2
--operation mode is normal

FE1L281 = HE1_start_address[16] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16] at LC5_4_N2
--operation mode is normal

FE1_haddr[16]_lut_out = FE1L381 # FE1L281 # FE1_haddr[16] & FE1L361;
FE1_haddr[16] = DFFE(FE1_haddr[16]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L381 is daq:inst_daq|ahb_master:inst_ahb_master|i~9641 at LC2_5_N2
--operation mode is normal

FE1L381 = FE1L161 & (FE1L23 & FE1L031 # !FE1L23 & FE1_haddr[16]);


--HE1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17] at LC9_2_N3
--operation mode is normal

HE1_start_address[17]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L84 # !HE1L973 & HE1L523);
HE1_start_address[17] = DFFE(HE1_start_address[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L481 is daq:inst_daq|ahb_master:inst_ahb_master|i~9643 at LC1_8_N2
--operation mode is normal

FE1L481 = HE1_start_address[17] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17] at LC10_8_N2
--operation mode is normal

FE1_haddr[17]_lut_out = FE1L481 # FE1L581 # FE1L361 & FE1_haddr[17];
FE1_haddr[17] = DFFE(FE1_haddr[17]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L581 is daq:inst_daq|ahb_master:inst_ahb_master|i~9644 at LC6_9_N2
--operation mode is normal

FE1L581 = FE1L161 & (FE1L23 & FE1L231 # !FE1L23 & FE1_haddr[17]);


--HE1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18] at LC8_2_N3
--operation mode is normal

HE1_start_address[18]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L74 # !HE1L973 & HE1L723);
HE1_start_address[18] = DFFE(HE1_start_address[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L681 is daq:inst_daq|ahb_master:inst_ahb_master|i~9646 at LC3_3_N2
--operation mode is normal

FE1L681 = HE1_start_address[18] & (FE1L101 # !FE1L99 & FE1L612Q);


--FE1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18] at LC10_3_N2
--operation mode is normal

FE1_haddr[18]_lut_out = FE1L681 # FE1L781 # FE1L361 & FE1_haddr[18];
FE1_haddr[18] = DFFE(FE1_haddr[18]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L781 is daq:inst_daq|ahb_master:inst_ahb_master|i~9647 at LC1_4_N2
--operation mode is normal

FE1L781 = FE1L161 & (FE1L23 & FE1L431 # !FE1L23 & FE1_haddr[18]);


--HE1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19] at LC8_6_N3
--operation mode is normal

HE1_start_address[19]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L64 # !HE1L973 & HE1L923);
HE1_start_address[19] = DFFE(HE1_start_address[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L881 is daq:inst_daq|ahb_master:inst_ahb_master|i~9649 at LC7_3_N2
--operation mode is normal

FE1L881 = HE1_start_address[19] & (FE1L101 # !FE1L99 & FE1L612Q);


--FE1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19] at LC8_3_N2
--operation mode is normal

FE1_haddr[19]_lut_out = FE1L981 # FE1L881 # FE1_haddr[19] & FE1L361;
FE1_haddr[19] = DFFE(FE1_haddr[19]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L981 is daq:inst_daq|ahb_master:inst_ahb_master|i~9650 at LC6_3_N2
--operation mode is normal

FE1L981 = FE1L161 & (FE1L23 & FE1L631 # !FE1L23 & FE1_haddr[19]);


--HE1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20] at LC5_4_N3
--operation mode is normal

HE1_start_address[20]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L54 # HE1L133 & !HE1L973);
HE1_start_address[20] = DFFE(HE1_start_address[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L091 is daq:inst_daq|ahb_master:inst_ahb_master|i~9652 at LC2_2_N2
--operation mode is normal

FE1L091 = HE1_start_address[20] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20] at LC7_2_N2
--operation mode is normal

FE1_haddr[20]_lut_out = FE1L191 # FE1L091 # FE1_haddr[20] & FE1L361;
FE1_haddr[20] = DFFE(FE1_haddr[20]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L191 is daq:inst_daq|ahb_master:inst_ahb_master|i~9653 at LC4_2_N2
--operation mode is normal

FE1L191 = FE1L161 & (FE1L23 & FE1L831 # !FE1L23 & FE1_haddr[20]);


--HE1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21] at LC4_1_N3
--operation mode is normal

HE1_start_address[21]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L44 # HE1L333 & !HE1L973);
HE1_start_address[21] = DFFE(HE1_start_address[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L291 is daq:inst_daq|ahb_master:inst_ahb_master|i~9655 at LC2_6_N2
--operation mode is normal

FE1L291 = HE1_start_address[21] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21] at LC6_5_N2
--operation mode is normal

FE1_haddr[21]_lut_out = FE1L391 # FE1L291 # FE1_haddr[21] & FE1L361;
FE1_haddr[21] = DFFE(FE1_haddr[21]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L391 is daq:inst_daq|ahb_master:inst_ahb_master|i~9656 at LC7_6_N2
--operation mode is normal

FE1L391 = FE1L161 & (FE1L23 & FE1L041 # !FE1L23 & FE1_haddr[21]);


--HE1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22] at LC6_6_N3
--operation mode is normal

HE1_start_address[22]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L34 # !HE1L973 & HE1L533);
HE1_start_address[22] = DFFE(HE1_start_address[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L491 is daq:inst_daq|ahb_master:inst_ahb_master|i~9658 at LC10_5_N2
--operation mode is normal

FE1L491 = HE1_start_address[22] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22] at LC8_5_N2
--operation mode is normal

FE1_haddr[22]_lut_out = FE1L491 # FE1L591 # FE1_haddr[22] & FE1L361;
FE1_haddr[22] = DFFE(FE1_haddr[22]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L591 is daq:inst_daq|ahb_master:inst_ahb_master|i~9659 at LC9_6_N2
--operation mode is normal

FE1L591 = FE1L161 & (FE1L23 & FE1L241 # !FE1L23 & FE1_haddr[22]);


--HE1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23] at LC10_4_N3
--operation mode is normal

HE1_start_address[23]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L24 # HE1L733 & !HE1L973);
HE1_start_address[23] = DFFE(HE1_start_address[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L691 is daq:inst_daq|ahb_master:inst_ahb_master|i~9661 at LC4_5_N2
--operation mode is normal

FE1L691 = HE1_start_address[23] & (FE1L101 # FE1L612Q & !FE1L99);


--FE1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23] at LC3_4_N2
--operation mode is normal

FE1_haddr[23]_lut_out = FE1L791 # FE1L691 # FE1_haddr[23] & FE1L361;
FE1_haddr[23] = DFFE(FE1_haddr[23]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L791 is daq:inst_daq|ahb_master:inst_ahb_master|i~9662 at LC3_5_N2
--operation mode is normal

FE1L791 = FE1L161 & (FE1L23 & FE1L441 # !FE1L23 & FE1_haddr[23]);


--FE1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24] at LC9_4_P2
--operation mode is normal

FE1_haddr[24]_lut_out = FE1L101 # FE1L991 # FE1L002 & FE1L612Q;
FE1_haddr[24] = DFFE(FE1_haddr[24]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L891 is daq:inst_daq|ahb_master:inst_ahb_master|i~9664 at LC8_4_P2
--operation mode is normal

FE1L891 = FE1L612Q & (HE1L1Q # !VF1_SLAVEHREADYO);


--FE1L991 is daq:inst_daq|ahb_master:inst_ahb_master|i~9665 at LC7_4_P2
--operation mode is normal

FE1L991 = FE1_haddr[24] & (FE1L712Q # FE1L891 # !FE1L512Q);


--FE1L002 is daq:inst_daq|ahb_master:inst_ahb_master|i~9666 at LC5_4_P2
--operation mode is normal

FE1L002 = FE1L641 & VF1_SLAVEHREADYO & !HE1L1Q # !FE1L99;


--FE1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25] at LC6_13_N2
--operation mode is normal

FE1_haddr[25]_lut_out = FE1L102 & (FE1L161 # FE1_haddr[25] & FE1L361) # !FE1L102 & FE1_haddr[25] & FE1L361;
FE1_haddr[25] = DFFE(FE1_haddr[25]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L102 is daq:inst_daq|ahb_master:inst_ahb_master|i~9668 at LC8_13_N2
--operation mode is normal

FE1L102 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[25] # !HE1L1Q & FE1L841) # !VF1_SLAVEHREADYO & FE1_haddr[25];


--FE1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26] at LC6_7_N2
--operation mode is normal

FE1_haddr[26]_lut_out = FE1_haddr[26] & (FE1L361 # FE1L161 & FE1L202) # !FE1_haddr[26] & FE1L161 & FE1L202;
FE1_haddr[26] = DFFE(FE1_haddr[26]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L202 is daq:inst_daq|ahb_master:inst_ahb_master|i~9670 at LC3_7_N2
--operation mode is normal

FE1L202 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[26] # !HE1L1Q & FE1L051) # !VF1_SLAVEHREADYO & FE1_haddr[26];


--FE1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27] at LC7_7_N2
--operation mode is normal

FE1_haddr[27]_lut_out = FE1_haddr[27] & (FE1L361 # FE1L161 & FE1L302) # !FE1_haddr[27] & FE1L161 & FE1L302;
FE1_haddr[27] = DFFE(FE1_haddr[27]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L302 is daq:inst_daq|ahb_master:inst_ahb_master|i~9672 at LC9_7_N2
--operation mode is normal

FE1L302 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[27] # !HE1L1Q & FE1L251) # !VF1_SLAVEHREADYO & FE1_haddr[27];


--FE1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28] at LC1_13_N2
--operation mode is normal

FE1_haddr[28]_lut_out = FE1_haddr[28] & (FE1L361 # FE1L161 & FE1L402) # !FE1_haddr[28] & FE1L161 & FE1L402;
FE1_haddr[28] = DFFE(FE1_haddr[28]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L402 is daq:inst_daq|ahb_master:inst_ahb_master|i~9674 at LC7_13_N2
--operation mode is normal

FE1L402 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[28] # !HE1L1Q & FE1L451) # !VF1_SLAVEHREADYO & FE1_haddr[28];


--FE1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29] at LC3_12_W2
--operation mode is normal

FE1_haddr[29]_lut_out = FE1L361 & (FE1_haddr[29] # FE1L161 & FE1L502) # !FE1L361 & FE1L161 & FE1L502;
FE1_haddr[29] = DFFE(FE1_haddr[29]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L502 is daq:inst_daq|ahb_master:inst_ahb_master|i~9676 at LC5_13_W2
--operation mode is normal

FE1L502 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[29] # !HE1L1Q & FE1L651) # !VF1_SLAVEHREADYO & FE1_haddr[29];


--FE1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30] at LC6_15_N2
--operation mode is normal

FE1_haddr[30]_lut_out = FE1L361 & (FE1_haddr[30] # FE1L161 & FE1L602) # !FE1L361 & FE1L161 & FE1L602;
FE1_haddr[30] = DFFE(FE1_haddr[30]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L602 is daq:inst_daq|ahb_master:inst_ahb_master|i~9678 at LC4_15_N2
--operation mode is normal

FE1L602 = HE1L1Q & FE1_haddr[30] # !HE1L1Q & (VF1_SLAVEHREADYO & FE1L851 # !VF1_SLAVEHREADYO & FE1_haddr[30]);


--FE1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31] at LC3_8_N2
--operation mode is normal

FE1_haddr[31]_lut_out = FE1L161 & (FE1L702 # FE1L361 & FE1_haddr[31]) # !FE1L161 & FE1L361 & FE1_haddr[31];
FE1_haddr[31] = DFFE(FE1_haddr[31]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--FE1L702 is daq:inst_daq|ahb_master:inst_ahb_master|i~9680 at LC7_9_N2
--operation mode is normal

FE1L702 = VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[31] # !HE1L1Q & FE1L061) # !VF1_SLAVEHREADYO & FE1_haddr[31];


--FE1L802 is daq:inst_daq|ahb_master:inst_ahb_master|i~9682 at LC6_10_N2
--operation mode is normal

FE1L802 = FE1_haddr[4] # FE1_haddr[3] # FE1_haddr[2] # FE1_haddr[5];


--FE1L902 is daq:inst_daq|ahb_master:inst_ahb_master|i~9683 at LC7_11_N2
--operation mode is normal

FE1L902 = FE1_haddr[9] # FE1_haddr[6] # FE1_haddr[8] # FE1_haddr[7];


--FE1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i247~233 at LC8_11_N2
--operation mode is normal

FE1L43 = !VF1_SLAVEHREADYO & (FE1L802 # FE1L902);


--HE1L124Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~23 at LC1_15_K2
--operation mode is normal

HE1L124Q_lut_out = HE1L034Q;
HE1L124Q = DFFE(HE1L124Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L224Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~24 at LC8_12_P2
--operation mode is normal

HE1L224Q_lut_out = HE1L134Q;
HE1L224Q = DFFE(HE1L224Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1356 at LC8_15_J2
--operation mode is normal

HE1L303 = !HE1L224Q & !HE1L124Q;


--NE1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC6_4_I2
--operation mode is normal

NE1_header_1.trigger_word[0]_lut_out = PE1_HEADER_data.trigger_word[0]~reg0;
NE1_header_1.trigger_word[0] = DFFE(NE1_header_1.trigger_word[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC5_5_I2
--operation mode is normal

NE1_header_0.trigger_word[0]_lut_out = PE1_HEADER_data.trigger_word[0]~reg0;
NE1_header_0.trigger_word[0] = DFFE(NE1_header_0.trigger_word[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0] at LC10_11_H2
--operation mode is normal

NE1_rd_ptr[0]_lut_out = !NE1_rd_ptr[0];
NE1_rd_ptr[0] = DFFE(NE1_rd_ptr[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , VE1L527);


--NE1L022 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i814~8 at LC3_4_I2
--operation mode is normal

NE1L022 = NE1_header_1.trigger_word[0] & (NE1_rd_ptr[0] # NE1_header_0.trigger_word[0]) # !NE1_header_1.trigger_word[0] & !NE1_rd_ptr[0] & NE1_header_0.trigger_word[0];


--NE2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC7_5_I2
--operation mode is normal

NE2_header_1.trigger_word[0]_lut_out = PE2_HEADER_data.trigger_word[0]~reg0;
NE2_header_1.trigger_word[0] = DFFE(NE2_header_1.trigger_word[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC6_6_I2
--operation mode is normal

NE2_header_0.trigger_word[0]_lut_out = PE2_HEADER_data.trigger_word[0]~reg0;
NE2_header_0.trigger_word[0] = DFFE(NE2_header_0.trigger_word[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0] at LC8_9_R2
--operation mode is normal

NE2_rd_ptr[0]_lut_out = !NE2_rd_ptr[0];
NE2_rd_ptr[0] = DFFE(NE2_rd_ptr[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , VE2L527);


--NE2L912 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i814~8 at LC9_5_I2
--operation mode is normal

NE2L912 = NE2_header_0.trigger_word[0] & (NE2_header_1.trigger_word[0] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[0] & NE2_header_1.trigger_word[0] & NE2_rd_ptr[0];


--HE1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB at LC5_14_J1
--operation mode is normal

HE1_AnB_lut_out = HE1_AnB & (WE2_lbm_read_done # !WE2_bfr_dav_out) # !HE1_AnB & WE1_i1279;
HE1_AnB = DFFE(HE1_AnB_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , HE1L824Q);


--HE1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1357 at LC7_4_I2
--operation mode is normal

HE1L403 = NE2L912 & (NE1L022 # !HE1_AnB) # !NE2L912 & HE1_AnB & NE1L022;


--NE1_header_1.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[0] at LC4_10_H2
--operation mode is normal

NE1_header_1.deadtime[0]_lut_out = W03_sload_path[0];
NE1_header_1.deadtime[0] = DFFE(NE1_header_1.deadtime[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[0] at LC7_11_H2
--operation mode is normal

NE1_header_0.deadtime[0]_lut_out = W03_sload_path[0];
NE1_header_0.deadtime[0] = DFFE(NE1_header_0.deadtime[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1028 at LC2_10_H2
--operation mode is normal

HE1L542 = NE1_rd_ptr[0] & NE1_header_1.deadtime[0] # !NE1_rd_ptr[0] & NE1_header_0.deadtime[0];


--NE2_header_1.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[0] at LC3_7_H2
--operation mode is normal

NE2_header_1.deadtime[0]_lut_out = W63_sload_path[0];
NE2_header_1.deadtime[0] = DFFE(NE2_header_1.deadtime[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[0] at LC7_7_H2
--operation mode is normal

NE2_header_0.deadtime[0]_lut_out = W63_sload_path[0];
NE2_header_0.deadtime[0] = DFFE(NE2_header_0.deadtime[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1029 at LC5_7_H2
--operation mode is normal

HE1L642 = NE2_header_0.deadtime[0] & (NE2_header_1.deadtime[0] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[0] & NE2_rd_ptr[0] & NE2_header_1.deadtime[0];


--HE1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1030 at LC7_10_H2
--operation mode is normal

HE1L742 = HE1_AnB & HE1L542 # !HE1_AnB & HE1L642;


--NB7_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC1_1_J2
NB7_q[0]_data_in = UE1L1;
NB7_q[0]_write_enable = NE1_i930;
NB7_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[0]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[0]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[0] = MEMORY_SEGMENT(NB7_q[0]_data_in, NB7_q[0]_write_enable, NB7_q[0]_clock_0, , , , , , VCC, NB7_q[0]_write_address, NB7_q[0]_read_address);


--NB51_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC3_1_J1
NB51_q[0]_data_in = UE2L1;
NB51_q[0]_write_enable = NE2_i930;
NB51_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[0]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[0]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[0] = MEMORY_SEGMENT(NB51_q[0]_data_in, NB51_q[0]_write_enable, NB51_q[0]_clock_0, , , , , , VCC, NB51_q[0]_write_address, NB51_q[0]_read_address);


--HE1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1031 at LC10_13_J1
--operation mode is normal

HE1L842 = HE1_AnB & NB7_q[0] # !HE1_AnB & NB51_q[0];


--NB6_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0] at EC1_1_I2
NB6_q[0]_data_in = WE1_ram_data_in[0];
NB6_q[0]_write_enable = WE1_ram_we3;
NB6_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[0]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[0] = MEMORY_SEGMENT(NB6_q[0]_data_in, NB6_q[0]_write_enable, NB6_q[0]_clock_0, , , , , , VCC, NB6_q[0]_write_address, NB6_q[0]_read_address);


--NB41_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0] at EC2_1_Q2
NB41_q[0]_data_in = WE2_ram_data_in[0];
NB41_q[0]_write_enable = WE2_ram_we3;
NB41_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[0]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[0] = MEMORY_SEGMENT(NB41_q[0]_data_in, NB41_q[0]_write_enable, NB41_q[0]_clock_0, , , , , , VCC, NB41_q[0]_write_address, NB41_q[0]_read_address);


--HE1L834Q is daq:inst_daq|mem_interface:inst_mem_interface|state~32 at LC2_16_U2
--operation mode is normal

HE1L834Q_lut_out = HE1L183 # HE1L834Q & (FE1L512Q # HE1L283);
HE1L834Q = DFFE(HE1L834Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1032 at LC2_14_J1
--operation mode is normal

HE1L942 = HE1_AnB & NB6_q[0] # !HE1_AnB & NB41_q[0] # !HE1L834Q;


--HE1L624Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~28 at LC3_13_J1
--operation mode is normal

HE1L624Q_lut_out = HE1L534Q;
HE1L624Q = DFFE(HE1L624Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L524Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~27 at LC8_16_M2
--operation mode is normal

HE1L524Q_lut_out = HE1L434Q;
HE1L524Q = DFFE(HE1L524Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1033 at LC1_13_J1
--operation mode is normal

HE1L052 = !HE1L524Q & (HE1L624Q & HE1L842 # !HE1L624Q & HE1L942);


--NB9_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC7_1_K1
NB9_q[0]_data_in = GE1L1Q;
NB9_q[0]_write_enable = NE1_i951;
NB9_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[0]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[0]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[0] = MEMORY_SEGMENT(NB9_q[0]_data_in, NB9_q[0]_write_enable, NB9_q[0]_clock_0, , , , , , VCC, NB9_q[0]_write_address, NB9_q[0]_read_address);


--NB71_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC7_1_M1
NB71_q[0]_data_in = GE1L1Q;
NB71_q[0]_write_enable = NE2_i951;
NB71_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[0]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[0]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[0] = MEMORY_SEGMENT(NB71_q[0]_data_in, NB71_q[0]_write_enable, NB71_q[0]_clock_0, , , , , , VCC, NB71_q[0]_write_address, NB71_q[0]_read_address);


--HE1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1034 at LC2_11_H2
--operation mode is normal

HE1L152 = HE1L524Q & (HE1_AnB & NB9_q[0] # !HE1_AnB & NB71_q[0]);


--HE1L424Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~26 at LC1_16_U2
--operation mode is normal

HE1L424Q_lut_out = HE1L334Q;
HE1L424Q = DFFE(HE1L424Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1462~1035 at LC9_10_H2
--operation mode is normal

HE1L252 = HE1L424Q & HE1L742 # !HE1L424Q & (HE1L152 # HE1L052);


--HE1L324Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~25 at LC3_16_M2
--operation mode is normal

HE1L324Q_lut_out = HE1L234Q;
HE1L324Q = DFFE(HE1L324Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1358 at LC10_10_H2
--operation mode is normal

HE1L503 = HE1L303 & (HE1L324Q & HE1L403 # !HE1L324Q & HE1L252);


--NE1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC2_6_J2
--operation mode is normal

NE1_header_1.timestamp[0]_lut_out = PE1_HEADER_data.timestamp[0]~reg0;
NE1_header_1.timestamp[0] = DFFE(NE1_header_1.timestamp[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC10_5_J2
--operation mode is normal

NE1_header_0.timestamp[0]_lut_out = PE1_HEADER_data.timestamp[0]~reg0;
NE1_header_0.timestamp[0] = DFFE(NE1_header_0.timestamp[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L012 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i798~8 at LC5_6_J2
--operation mode is normal

NE1L012 = NE1_header_1.timestamp[0] & (NE1_header_0.timestamp[0] # NE1_rd_ptr[0]) # !NE1_header_1.timestamp[0] & NE1_header_0.timestamp[0] & !NE1_rd_ptr[0];


--NE2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC1_7_H2
--operation mode is normal

NE2_header_1.timestamp[0]_lut_out = PE2_HEADER_data.timestamp[0]~reg0;
NE2_header_1.timestamp[0] = DFFE(NE2_header_1.timestamp[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC8_7_H2
--operation mode is normal

NE2_header_0.timestamp[0]_lut_out = PE2_HEADER_data.timestamp[0]~reg0;
NE2_header_0.timestamp[0] = DFFE(NE2_header_0.timestamp[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L902 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i798~8 at LC9_7_H2
--operation mode is normal

NE2L902 = NE2_header_1.timestamp[0] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[0]) # !NE2_header_1.timestamp[0] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[0];


--HE1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1359 at LC3_9_H2
--operation mode is normal

HE1L603 = HE1_AnB & NE1L012 # !HE1_AnB & NE2L902;


--NE1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC2_13_I2
--operation mode is normal

NE1_header_1.timestamp[16]_lut_out = PE1_HEADER_data.timestamp[16]~reg0;
NE1_header_1.timestamp[16] = DFFE(NE1_header_1.timestamp[16]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC3_12_I2
--operation mode is normal

NE1_header_0.timestamp[16]_lut_out = PE1_HEADER_data.timestamp[16]~reg0;
NE1_header_0.timestamp[16] = DFFE(NE1_header_0.timestamp[16]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L491 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i782~8 at LC10_12_I2
--operation mode is normal

NE1L491 = NE1_header_0.timestamp[16] & (NE1_header_1.timestamp[16] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[16] & NE1_rd_ptr[0] & NE1_header_1.timestamp[16];


--NE2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC8_16_H2
--operation mode is normal

NE2_header_1.timestamp[16]_lut_out = PE2_HEADER_data.timestamp[16]~reg0;
NE2_header_1.timestamp[16] = DFFE(NE2_header_1.timestamp[16]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC7_16_H2
--operation mode is normal

NE2_header_0.timestamp[16]_lut_out = PE2_HEADER_data.timestamp[16]~reg0;
NE2_header_0.timestamp[16] = DFFE(NE2_header_0.timestamp[16]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L391 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i782~8 at LC3_15_H2
--operation mode is normal

NE2L391 = NE2_header_0.timestamp[16] & (NE2_header_1.timestamp[16] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[16] & NE2_rd_ptr[0] & NE2_header_1.timestamp[16];


--HE1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1360 at LC6_15_H2
--operation mode is normal

HE1L703 = HE1_AnB & NE1L491 # !HE1_AnB & NE2L391;


--HE1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i1561~1361 at LC6_9_H2
--operation mode is normal

HE1L803 = HE1L124Q & HE1L603 # !HE1L124Q & HE1L224Q & HE1L703;


--FE1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1609 at LC3_11_A2
--operation mode is normal

FE1L39 = FE1L612Q & !VF1_SLAVEHREADYO & (VF1_SLAVEHRESP[1] # !VF1_SLAVEHRESP[0]);


--NE1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC4_12_H2
--operation mode is normal

NE1_header_1.trigger_word[1]_lut_out = PE1_HEADER_data.trigger_word[1]~reg0;
NE1_header_1.trigger_word[1] = DFFE(NE1_header_1.trigger_word[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC2_12_H2
--operation mode is normal

NE1_header_0.trigger_word[1]_lut_out = PE1_HEADER_data.trigger_word[1]~reg0;
NE1_header_0.trigger_word[1] = DFFE(NE1_header_0.trigger_word[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L912 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i813~8 at LC7_12_H2
--operation mode is normal

NE1L912 = NE1_header_1.trigger_word[1] & (NE1_header_0.trigger_word[1] # NE1_rd_ptr[0]) # !NE1_header_1.trigger_word[1] & NE1_header_0.trigger_word[1] & !NE1_rd_ptr[0];


--NE2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC7_9_H2
--operation mode is normal

NE2_header_1.trigger_word[1]_lut_out = PE2_HEADER_data.trigger_word[1]~reg0;
NE2_header_1.trigger_word[1] = DFFE(NE2_header_1.trigger_word[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC9_14_H2
--operation mode is normal

NE2_header_0.trigger_word[1]_lut_out = PE2_HEADER_data.trigger_word[1]~reg0;
NE2_header_0.trigger_word[1] = DFFE(NE2_header_0.trigger_word[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L812 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i813~8 at LC3_14_H2
--operation mode is normal

NE2L812 = NE2_header_0.trigger_word[1] & (NE2_header_1.trigger_word[1] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[1] & NE2_header_1.trigger_word[1] & NE2_rd_ptr[0];


--HE1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1560~1354 at LC1_14_H2
--operation mode is normal

HE1L892 = HE1_AnB & NE1L912 # !HE1_AnB & NE2L812;


--NE1_header_1.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[1] at LC2_15_H2
--operation mode is normal

NE1_header_1.deadtime[1]_lut_out = W03_sload_path[1];
NE1_header_1.deadtime[1] = DFFE(NE1_header_1.deadtime[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[1] at LC10_15_H2
--operation mode is normal

NE1_header_0.deadtime[1]_lut_out = W03_sload_path[1];
NE1_header_0.deadtime[1] = DFFE(NE1_header_0.deadtime[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1028 at LC5_15_H2
--operation mode is normal

HE1L732 = NE1_header_0.deadtime[1] & (NE1_header_1.deadtime[1] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[1] & NE1_rd_ptr[0] & NE1_header_1.deadtime[1];


--NE2_header_1.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[1] at LC3_16_H2
--operation mode is normal

NE2_header_1.deadtime[1]_lut_out = W63_sload_path[1];
NE2_header_1.deadtime[1] = DFFE(NE2_header_1.deadtime[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[1] at LC1_16_H2
--operation mode is normal

NE2_header_0.deadtime[1]_lut_out = W63_sload_path[1];
NE2_header_0.deadtime[1] = DFFE(NE2_header_0.deadtime[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1029 at LC6_16_H2
--operation mode is normal

HE1L832 = NE2_rd_ptr[0] & NE2_header_1.deadtime[1] # !NE2_rd_ptr[0] & NE2_header_0.deadtime[1];


--HE1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1030 at LC4_15_H2
--operation mode is normal

HE1L932 = HE1L732 & (HE1_AnB # HE1L832) # !HE1L732 & !HE1_AnB & HE1L832;


--NB7_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC3_1_J2
NB7_q[1]_data_in = UE1L3;
NB7_q[1]_write_enable = NE1_i930;
NB7_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[1]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[1]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[1] = MEMORY_SEGMENT(NB7_q[1]_data_in, NB7_q[1]_write_enable, NB7_q[1]_clock_0, , , , , , VCC, NB7_q[1]_write_address, NB7_q[1]_read_address);


--NB51_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC4_1_J1
NB51_q[1]_data_in = UE2L3;
NB51_q[1]_write_enable = NE2_i930;
NB51_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[1]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[1]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[1] = MEMORY_SEGMENT(NB51_q[1]_data_in, NB51_q[1]_write_enable, NB51_q[1]_clock_0, , , , , , VCC, NB51_q[1]_write_address, NB51_q[1]_read_address);


--HE1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1031 at LC3_15_E1
--operation mode is normal

HE1L042 = NB7_q[1] & (HE1_AnB # NB51_q[1]) # !NB7_q[1] & !HE1_AnB & NB51_q[1];


--NB6_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1] at EC4_1_H2
NB6_q[1]_data_in = WE1_ram_data_in[1];
NB6_q[1]_write_enable = WE1_ram_we3;
NB6_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[1]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[1] = MEMORY_SEGMENT(NB6_q[1]_data_in, NB6_q[1]_write_enable, NB6_q[1]_clock_0, , , , , , VCC, NB6_q[1]_write_address, NB6_q[1]_read_address);


--NB41_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1] at EC2_1_R2
NB41_q[1]_data_in = WE2_ram_data_in[1];
NB41_q[1]_write_enable = WE2_ram_we3;
NB41_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[1]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[1] = MEMORY_SEGMENT(NB41_q[1]_data_in, NB41_q[1]_write_enable, NB41_q[1]_clock_0, , , , , , VCC, NB41_q[1]_write_address, NB41_q[1]_read_address);


--HE1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1032 at LC10_15_E1
--operation mode is normal

HE1L142 = HE1_AnB & NB6_q[1] # !HE1_AnB & NB41_q[1] # !HE1L834Q;


--HE1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1033 at LC7_15_E1
--operation mode is normal

HE1L242 = !HE1L524Q & (HE1L624Q & HE1L042 # !HE1L624Q & HE1L142);


--NB9_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC6_1_I1
NB9_q[1]_data_in = GE1L2Q;
NB9_q[1]_write_enable = NE1_i951;
NB9_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[1]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[1]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[1] = MEMORY_SEGMENT(NB9_q[1]_data_in, NB9_q[1]_write_enable, NB9_q[1]_clock_0, , , , , , VCC, NB9_q[1]_write_address, NB9_q[1]_read_address);


--NB71_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC3_1_H1
NB71_q[1]_data_in = GE1L2Q;
NB71_q[1]_write_enable = NE2_i951;
NB71_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[1]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[1]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[1] = MEMORY_SEGMENT(NB71_q[1]_data_in, NB71_q[1]_write_enable, NB71_q[1]_clock_0, , , , , , VCC, NB71_q[1]_write_address, NB71_q[1]_read_address);


--HE1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1034 at LC9_15_H2
--operation mode is normal

HE1L342 = HE1L524Q & (HE1_AnB & NB9_q[1] # !HE1_AnB & NB71_q[1]);


--HE1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1461~1035 at LC1_15_H2
--operation mode is normal

HE1L442 = HE1L424Q & HE1L932 # !HE1L424Q & (HE1L342 # HE1L242);


--HE1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1560~1355 at LC7_14_H2
--operation mode is normal

HE1L992 = HE1L303 & (HE1L324Q & HE1L892 # !HE1L324Q & HE1L442);


--NE1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC10_15_E2
--operation mode is normal

NE1_header_1.timestamp[1]_lut_out = PE1_HEADER_data.timestamp[1]~reg0;
NE1_header_1.timestamp[1] = DFFE(NE1_header_1.timestamp[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC6_16_E2
--operation mode is normal

NE1_header_0.timestamp[1]_lut_out = PE1_HEADER_data.timestamp[1]~reg0;
NE1_header_0.timestamp[1] = DFFE(NE1_header_0.timestamp[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L902 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i797~8 at LC6_15_E2
--operation mode is normal

NE1L902 = NE1_header_0.timestamp[1] & (NE1_header_1.timestamp[1] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[1] & NE1_rd_ptr[0] & NE1_header_1.timestamp[1];


--NE2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC8_7_Y2
--operation mode is normal

NE2_header_1.timestamp[1]_lut_out = PE2_HEADER_data.timestamp[1]~reg0;
NE2_header_1.timestamp[1] = DFFE(NE2_header_1.timestamp[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC6_6_Y2
--operation mode is normal

NE2_header_0.timestamp[1]_lut_out = PE2_HEADER_data.timestamp[1]~reg0;
NE2_header_0.timestamp[1] = DFFE(NE2_header_0.timestamp[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L802 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i797~8 at LC2_6_Y2
--operation mode is normal

NE2L802 = NE2_rd_ptr[0] & NE2_header_1.timestamp[1] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[1];


--HE1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1560~1356 at LC5_14_H2
--operation mode is normal

HE1L003 = HE1_AnB & NE1L902 # !HE1_AnB & NE2L802;


--NE1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC2_3_K2
--operation mode is normal

NE1_header_1.timestamp[17]_lut_out = PE1_HEADER_data.timestamp[17]~reg0;
NE1_header_1.timestamp[17] = DFFE(NE1_header_1.timestamp[17]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC8_3_K2
--operation mode is normal

NE1_header_0.timestamp[17]_lut_out = PE1_HEADER_data.timestamp[17]~reg0;
NE1_header_0.timestamp[17] = DFFE(NE1_header_0.timestamp[17]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L391 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i781~8 at LC6_3_K2
--operation mode is normal

NE1L391 = NE1_header_0.timestamp[17] & (NE1_header_1.timestamp[17] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[17] & NE1_rd_ptr[0] & NE1_header_1.timestamp[17];


--NE2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC10_4_H2
--operation mode is normal

NE2_header_1.timestamp[17]_lut_out = PE2_HEADER_data.timestamp[17]~reg0;
NE2_header_1.timestamp[17] = DFFE(NE2_header_1.timestamp[17]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC8_4_H2
--operation mode is normal

NE2_header_0.timestamp[17]_lut_out = PE2_HEADER_data.timestamp[17]~reg0;
NE2_header_0.timestamp[17] = DFFE(NE2_header_0.timestamp[17]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L291 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i781~8 at LC3_4_H2
--operation mode is normal

NE2L291 = NE2_header_1.timestamp[17] & (NE2_header_0.timestamp[17] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[17] & NE2_header_0.timestamp[17] & !NE2_rd_ptr[0];


--HE1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1560~1357 at LC4_4_H2
--operation mode is normal

HE1L103 = HE1_AnB & NE1L391 # !HE1_AnB & NE2L291;


--HE1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1560~1358 at LC6_14_H2
--operation mode is normal

HE1L203 = HE1L124Q & HE1L003 # !HE1L124Q & HE1L103 & HE1L224Q;


--NE1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC3_8_L2
--operation mode is normal

NE1_header_1.trigger_word[2]_lut_out = PE1_HEADER_data.trigger_word[2]~reg0;
NE1_header_1.trigger_word[2] = DFFE(NE1_header_1.trigger_word[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC9_8_L2
--operation mode is normal

NE1_header_0.trigger_word[2]_lut_out = PE1_HEADER_data.trigger_word[2]~reg0;
NE1_header_0.trigger_word[2] = DFFE(NE1_header_0.trigger_word[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L812 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i812~8 at LC7_8_L2
--operation mode is normal

NE1L812 = NE1_header_0.trigger_word[2] & (NE1_header_1.trigger_word[2] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[2] & NE1_header_1.trigger_word[2] & NE1_rd_ptr[0];


--NE2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC7_14_R2
--operation mode is normal

NE2_header_1.trigger_word[2]_lut_out = PE2_HEADER_data.trigger_word[2]~reg0;
NE2_header_1.trigger_word[2] = DFFE(NE2_header_1.trigger_word[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC5_14_R2
--operation mode is normal

NE2_header_0.trigger_word[2]_lut_out = PE2_HEADER_data.trigger_word[2]~reg0;
NE2_header_0.trigger_word[2] = DFFE(NE2_header_0.trigger_word[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L712 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i812~8 at LC2_14_R2
--operation mode is normal

NE2L712 = NE2_rd_ptr[0] & NE2_header_1.trigger_word[2] # !NE2_rd_ptr[0] & NE2_header_0.trigger_word[2];


--HE1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1354 at LC10_14_R2
--operation mode is normal

HE1L392 = NE2L712 & (NE1L812 # !HE1_AnB) # !NE2L712 & HE1_AnB & NE1L812;


--NE1_header_1.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[2] at LC3_11_J2
--operation mode is normal

NE1_header_1.deadtime[2]_lut_out = W03_sload_path[2];
NE1_header_1.deadtime[2] = DFFE(NE1_header_1.deadtime[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[2] at LC2_11_J2
--operation mode is normal

NE1_header_0.deadtime[2]_lut_out = W03_sload_path[2];
NE1_header_0.deadtime[2] = DFFE(NE1_header_0.deadtime[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1028 at LC6_11_J2
--operation mode is normal

HE1L922 = NE1_header_0.deadtime[2] & (NE1_header_1.deadtime[2] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[2] & NE1_rd_ptr[0] & NE1_header_1.deadtime[2];


--NE2_header_1.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[2] at LC3_15_G2
--operation mode is normal

NE2_header_1.deadtime[2]_lut_out = W63_sload_path[2];
NE2_header_1.deadtime[2] = DFFE(NE2_header_1.deadtime[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[2] at LC5_15_G2
--operation mode is normal

NE2_header_0.deadtime[2]_lut_out = W63_sload_path[2];
NE2_header_0.deadtime[2] = DFFE(NE2_header_0.deadtime[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1029 at LC6_15_G2
--operation mode is normal

HE1L032 = NE2_header_1.deadtime[2] & (NE2_header_0.deadtime[2] # NE2_rd_ptr[0]) # !NE2_header_1.deadtime[2] & NE2_header_0.deadtime[2] & !NE2_rd_ptr[0];


--HE1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1030 at LC7_15_I1
--operation mode is normal

HE1L132 = HE1L922 & (HE1_AnB # HE1L032) # !HE1L922 & !HE1_AnB & HE1L032;


--NB7_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC3_1_P2
NB7_q[2]_data_in = UE1L5;
NB7_q[2]_write_enable = NE1_i930;
NB7_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[2]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[2]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[2] = MEMORY_SEGMENT(NB7_q[2]_data_in, NB7_q[2]_write_enable, NB7_q[2]_clock_0, , , , , , VCC, NB7_q[2]_write_address, NB7_q[2]_read_address);


--NB51_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC2_1_J1
NB51_q[2]_data_in = UE2L5;
NB51_q[2]_write_enable = NE2_i930;
NB51_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[2]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[2]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[2] = MEMORY_SEGMENT(NB51_q[2]_data_in, NB51_q[2]_write_enable, NB51_q[2]_clock_0, , , , , , VCC, NB51_q[2]_write_address, NB51_q[2]_read_address);


--HE1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1031 at LC3_5_J1
--operation mode is normal

HE1L232 = HE1_AnB & NB7_q[2] # !HE1_AnB & NB51_q[2];


--NB6_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2] at EC2_1_I2
NB6_q[2]_data_in = WE1_ram_data_in[2];
NB6_q[2]_write_enable = WE1_ram_we3;
NB6_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[2]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[2] = MEMORY_SEGMENT(NB6_q[2]_data_in, NB6_q[2]_write_enable, NB6_q[2]_clock_0, , , , , , VCC, NB6_q[2]_write_address, NB6_q[2]_read_address);


--NB41_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2] at EC3_1_Q2
NB41_q[2]_data_in = WE2_ram_data_in[2];
NB41_q[2]_write_enable = WE2_ram_we3;
NB41_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[2]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[2] = MEMORY_SEGMENT(NB41_q[2]_data_in, NB41_q[2]_write_enable, NB41_q[2]_clock_0, , , , , , VCC, NB41_q[2]_write_address, NB41_q[2]_read_address);


--HE1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1032 at LC8_5_J1
--operation mode is normal

HE1L332 = HE1_AnB & NB6_q[2] # !HE1_AnB & NB41_q[2] # !HE1L834Q;


--HE1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1033 at LC7_5_J1
--operation mode is normal

HE1L432 = !HE1L524Q & (HE1L624Q & HE1L232 # !HE1L624Q & HE1L332);


--NB9_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC2_1_I1
NB9_q[2]_data_in = GE1L3Q;
NB9_q[2]_write_enable = NE1_i951;
NB9_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[2]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[2]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[2] = MEMORY_SEGMENT(NB9_q[2]_data_in, NB9_q[2]_write_enable, NB9_q[2]_clock_0, , , , , , VCC, NB9_q[2]_write_address, NB9_q[2]_read_address);


--NB71_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC7_1_H1
NB71_q[2]_data_in = GE1L3Q;
NB71_q[2]_write_enable = NE2_i951;
NB71_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[2]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[2]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[2] = MEMORY_SEGMENT(NB71_q[2]_data_in, NB71_q[2]_write_enable, NB71_q[2]_clock_0, , , , , , VCC, NB71_q[2]_write_address, NB71_q[2]_read_address);


--HE1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1034 at LC6_16_I1
--operation mode is normal

HE1L532 = HE1L524Q & (HE1_AnB & NB9_q[2] # !HE1_AnB & NB71_q[2]);


--HE1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1460~1035 at LC4_15_I1
--operation mode is normal

HE1L632 = HE1L424Q & HE1L132 # !HE1L424Q & (HE1L532 # HE1L432);


--HE1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1355 at LC8_15_I2
--operation mode is normal

HE1L492 = HE1L303 & (HE1L324Q & HE1L392 # !HE1L324Q & HE1L632);


--NE1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC3_4_E2
--operation mode is normal

NE1_header_1.timestamp[2]_lut_out = PE1_HEADER_data.timestamp[2]~reg0;
NE1_header_1.timestamp[2] = DFFE(NE1_header_1.timestamp[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC5_5_E2
--operation mode is normal

NE1_header_0.timestamp[2]_lut_out = PE1_HEADER_data.timestamp[2]~reg0;
NE1_header_0.timestamp[2] = DFFE(NE1_header_0.timestamp[2]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L802 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i796~8 at LC4_4_E2
--operation mode is normal

NE1L802 = NE1_header_0.timestamp[2] & (NE1_header_1.timestamp[2] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[2] & NE1_rd_ptr[0] & NE1_header_1.timestamp[2];


--NE2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC10_6_T2
--operation mode is normal

NE2_header_1.timestamp[2]_lut_out = PE2_HEADER_data.timestamp[2]~reg0;
NE2_header_1.timestamp[2] = DFFE(NE2_header_1.timestamp[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC5_5_T2
--operation mode is normal

NE2_header_0.timestamp[2]_lut_out = PE2_HEADER_data.timestamp[2]~reg0;
NE2_header_0.timestamp[2] = DFFE(NE2_header_0.timestamp[2]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L702 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i796~8 at LC9_5_T2
--operation mode is normal

NE2L702 = NE2_header_0.timestamp[2] & (NE2_header_1.timestamp[2] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[2] & NE2_rd_ptr[0] & NE2_header_1.timestamp[2];


--HE1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1356 at LC2_14_I2
--operation mode is normal

HE1L592 = HE1_AnB & NE1L802 # !HE1_AnB & NE2L702;


--NE1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC5_10_I2
--operation mode is normal

NE1_header_1.timestamp[18]_lut_out = PE1_HEADER_data.timestamp[18]~reg0;
NE1_header_1.timestamp[18] = DFFE(NE1_header_1.timestamp[18]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC6_9_I2
--operation mode is normal

NE1_header_0.timestamp[18]_lut_out = PE1_HEADER_data.timestamp[18]~reg0;
NE1_header_0.timestamp[18] = DFFE(NE1_header_0.timestamp[18]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L291 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i780~8 at LC4_9_I2
--operation mode is normal

NE1L291 = NE1_header_1.timestamp[18] & (NE1_header_0.timestamp[18] # NE1_rd_ptr[0]) # !NE1_header_1.timestamp[18] & NE1_header_0.timestamp[18] & !NE1_rd_ptr[0];


--NE2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC6_13_H2
--operation mode is normal

NE2_header_1.timestamp[18]_lut_out = PE2_HEADER_data.timestamp[18]~reg0;
NE2_header_1.timestamp[18] = DFFE(NE2_header_1.timestamp[18]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC4_13_H2
--operation mode is normal

NE2_header_0.timestamp[18]_lut_out = PE2_HEADER_data.timestamp[18]~reg0;
NE2_header_0.timestamp[18] = DFFE(NE2_header_0.timestamp[18]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L191 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i780~8 at LC5_13_H2
--operation mode is normal

NE2L191 = NE2_header_0.timestamp[18] & (NE2_header_1.timestamp[18] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[18] & NE2_rd_ptr[0] & NE2_header_1.timestamp[18];


--HE1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1357 at LC7_14_I2
--operation mode is normal

HE1L692 = HE1_AnB & NE1L291 # !HE1_AnB & NE2L191;


--HE1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1559~1358 at LC9_14_I2
--operation mode is normal

HE1L792 = HE1L124Q & HE1L592 # !HE1L124Q & HE1L692 & HE1L224Q;


--NE1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC4_14_D2
--operation mode is normal

NE1_header_1.trigger_word[3]_lut_out = PE1_HEADER_data.trigger_word[3]~reg0;
NE1_header_1.trigger_word[3] = DFFE(NE1_header_1.trigger_word[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC3_13_D2
--operation mode is normal

NE1_header_0.trigger_word[3]_lut_out = PE1_HEADER_data.trigger_word[3]~reg0;
NE1_header_0.trigger_word[3] = DFFE(NE1_header_0.trigger_word[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L712 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i811~8 at LC9_13_D2
--operation mode is normal

NE1L712 = NE1_header_0.trigger_word[3] & (NE1_header_1.trigger_word[3] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[3] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[3];


--NE2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC10_11_Q2
--operation mode is normal

NE2_header_1.trigger_word[3]_lut_out = PE2_HEADER_data.trigger_word[3]~reg0;
NE2_header_1.trigger_word[3] = DFFE(NE2_header_1.trigger_word[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC7_12_Q2
--operation mode is normal

NE2_header_0.trigger_word[3]_lut_out = PE2_HEADER_data.trigger_word[3]~reg0;
NE2_header_0.trigger_word[3] = DFFE(NE2_header_0.trigger_word[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L612 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i811~8 at LC9_11_Q2
--operation mode is normal

NE2L612 = NE2_header_0.trigger_word[3] & (NE2_header_1.trigger_word[3] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[3] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[3];


--HE1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1354 at LC3_10_J2
--operation mode is normal

HE1L882 = HE1_AnB & NE1L712 # !HE1_AnB & NE2L612;


--NE1_header_1.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[3] at LC9_12_H2
--operation mode is normal

NE1_header_1.deadtime[3]_lut_out = W03_sload_path[3];
NE1_header_1.deadtime[3] = DFFE(NE1_header_1.deadtime[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[3] at LC1_11_H2
--operation mode is normal

NE1_header_0.deadtime[3]_lut_out = W03_sload_path[3];
NE1_header_0.deadtime[3] = DFFE(NE1_header_0.deadtime[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1028 at LC6_11_H2
--operation mode is normal

HE1L122 = NE1_header_0.deadtime[3] & (NE1_header_1.deadtime[3] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[3] & NE1_header_1.deadtime[3] & NE1_rd_ptr[0];


--NE2_header_1.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[3] at LC3_13_H2
--operation mode is normal

NE2_header_1.deadtime[3]_lut_out = W63_sload_path[3];
NE2_header_1.deadtime[3] = DFFE(NE2_header_1.deadtime[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[3] at LC7_13_H2
--operation mode is normal

NE2_header_0.deadtime[3]_lut_out = W63_sload_path[3];
NE2_header_0.deadtime[3] = DFFE(NE2_header_0.deadtime[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1029 at LC9_13_H2
--operation mode is normal

HE1L222 = NE2_header_0.deadtime[3] & (NE2_header_1.deadtime[3] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[3] & NE2_rd_ptr[0] & NE2_header_1.deadtime[3];


--HE1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1030 at LC8_12_H2
--operation mode is normal

HE1L322 = HE1L122 & (HE1_AnB # HE1L222) # !HE1L122 & !HE1_AnB & HE1L222;


--NB7_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_N2
NB7_q[3]_data_in = UE1L7;
NB7_q[3]_write_enable = NE1_i930;
NB7_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[3]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[3]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[3] = MEMORY_SEGMENT(NB7_q[3]_data_in, NB7_q[3]_write_enable, NB7_q[3]_clock_0, , , , , , VCC, NB7_q[3]_write_address, NB7_q[3]_read_address);


--NB51_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_J1
NB51_q[3]_data_in = UE2L7;
NB51_q[3]_write_enable = NE2_i930;
NB51_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[3]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[3]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[3] = MEMORY_SEGMENT(NB51_q[3]_data_in, NB51_q[3]_write_enable, NB51_q[3]_clock_0, , , , , , VCC, NB51_q[3]_write_address, NB51_q[3]_read_address);


--HE1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1031 at LC6_13_J1
--operation mode is normal

HE1L422 = HE1_AnB & NB7_q[3] # !HE1_AnB & NB51_q[3];


--NB6_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3] at EC4_1_I2
NB6_q[3]_data_in = WE1_ram_data_in[3];
NB6_q[3]_write_enable = WE1_ram_we3;
NB6_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[3]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[3] = MEMORY_SEGMENT(NB6_q[3]_data_in, NB6_q[3]_write_enable, NB6_q[3]_clock_0, , , , , , VCC, NB6_q[3]_write_address, NB6_q[3]_read_address);


--NB41_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3] at EC1_1_Q2
NB41_q[3]_data_in = WE2_ram_data_in[3];
NB41_q[3]_write_enable = WE2_ram_we3;
NB41_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[3]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[3] = MEMORY_SEGMENT(NB41_q[3]_data_in, NB41_q[3]_write_enable, NB41_q[3]_clock_0, , , , , , VCC, NB41_q[3]_write_address, NB41_q[3]_read_address);


--HE1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1032 at LC1_14_J1
--operation mode is normal

HE1L522 = HE1_AnB & NB6_q[3] # !HE1_AnB & NB41_q[3] # !HE1L834Q;


--HE1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1033 at LC2_13_J1
--operation mode is normal

HE1L622 = !HE1L524Q & (HE1L624Q & HE1L422 # !HE1L624Q & HE1L522);


--NB9_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC5_1_I1
NB9_q[3]_data_in = GE1L4Q;
NB9_q[3]_write_enable = NE1_i951;
NB9_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[3]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[3]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[3] = MEMORY_SEGMENT(NB9_q[3]_data_in, NB9_q[3]_write_enable, NB9_q[3]_clock_0, , , , , , VCC, NB9_q[3]_write_address, NB9_q[3]_read_address);


--NB71_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC6_1_H1
NB71_q[3]_data_in = GE1L4Q;
NB71_q[3]_write_enable = NE2_i951;
NB71_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[3]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[3]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[3] = MEMORY_SEGMENT(NB71_q[3]_data_in, NB71_q[3]_write_enable, NB71_q[3]_clock_0, , , , , , VCC, NB71_q[3]_write_address, NB71_q[3]_read_address);


--HE1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1034 at LC1_12_H2
--operation mode is normal

HE1L722 = HE1L524Q & (HE1_AnB & NB9_q[3] # !HE1_AnB & NB71_q[3]);


--HE1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1459~1035 at LC9_11_H2
--operation mode is normal

HE1L822 = HE1L424Q & HE1L322 # !HE1L424Q & (HE1L622 # HE1L722);


--HE1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1355 at LC9_10_J2
--operation mode is normal

HE1L982 = HE1L303 & (HE1L324Q & HE1L882 # !HE1L324Q & HE1L822);


--NE1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC9_4_J2
--operation mode is normal

NE1_header_1.timestamp[3]_lut_out = PE1_HEADER_data.timestamp[3]~reg0;
NE1_header_1.timestamp[3] = DFFE(NE1_header_1.timestamp[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC2_10_J2
--operation mode is normal

NE1_header_0.timestamp[3]_lut_out = PE1_HEADER_data.timestamp[3]~reg0;
NE1_header_0.timestamp[3] = DFFE(NE1_header_0.timestamp[3]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L702 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i795~8 at LC7_10_J2
--operation mode is normal

NE1L702 = NE1_header_1.timestamp[3] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[3]) # !NE1_header_1.timestamp[3] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[3];


--NE2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC3_7_T2
--operation mode is normal

NE2_header_1.timestamp[3]_lut_out = PE2_HEADER_data.timestamp[3]~reg0;
NE2_header_1.timestamp[3] = DFFE(NE2_header_1.timestamp[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC4_7_T2
--operation mode is normal

NE2_header_0.timestamp[3]_lut_out = PE2_HEADER_data.timestamp[3]~reg0;
NE2_header_0.timestamp[3] = DFFE(NE2_header_0.timestamp[3]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L602 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i795~8 at LC10_7_T2
--operation mode is normal

NE2L602 = NE2_rd_ptr[0] & NE2_header_1.timestamp[3] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[3];


--HE1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1356 at LC5_10_J2
--operation mode is normal

HE1L092 = HE1_AnB & NE1L702 # !HE1_AnB & NE2L602;


--NE1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC3_4_D2
--operation mode is normal

NE1_header_1.timestamp[19]_lut_out = PE1_HEADER_data.timestamp[19]~reg0;
NE1_header_1.timestamp[19] = DFFE(NE1_header_1.timestamp[19]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC7_4_D2
--operation mode is normal

NE1_header_0.timestamp[19]_lut_out = PE1_HEADER_data.timestamp[19]~reg0;
NE1_header_0.timestamp[19] = DFFE(NE1_header_0.timestamp[19]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L191 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i779~8 at LC4_4_D2
--operation mode is normal

NE1L191 = NE1_header_0.timestamp[19] & (NE1_header_1.timestamp[19] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[19] & NE1_header_1.timestamp[19] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC10_8_T2
--operation mode is normal

NE2_header_1.timestamp[19]_lut_out = PE2_HEADER_data.timestamp[19]~reg0;
NE2_header_1.timestamp[19] = DFFE(NE2_header_1.timestamp[19]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC5_7_T2
--operation mode is normal

NE2_header_0.timestamp[19]_lut_out = PE2_HEADER_data.timestamp[19]~reg0;
NE2_header_0.timestamp[19] = DFFE(NE2_header_0.timestamp[19]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L091 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i779~8 at LC1_7_T2
--operation mode is normal

NE2L091 = NE2_header_1.timestamp[19] & (NE2_header_0.timestamp[19] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[19] & NE2_header_0.timestamp[19] & !NE2_rd_ptr[0];


--HE1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1357 at LC7_7_T2
--operation mode is normal

HE1L192 = HE1_AnB & NE1L191 # !HE1_AnB & NE2L091;


--HE1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1558~1358 at LC10_10_J2
--operation mode is normal

HE1L292 = HE1L124Q & HE1L092 # !HE1L124Q & HE1L224Q & HE1L192;


--NE1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC10_8_M2
--operation mode is normal

NE1_header_1.trigger_word[4]_lut_out = PE1_HEADER_data.trigger_word[4]~reg0;
NE1_header_1.trigger_word[4] = DFFE(NE1_header_1.trigger_word[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC9_8_M2
--operation mode is normal

NE1_header_0.trigger_word[4]_lut_out = PE1_HEADER_data.trigger_word[4]~reg0;
NE1_header_0.trigger_word[4] = DFFE(NE1_header_0.trigger_word[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L612 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i810~8 at LC8_8_M2
--operation mode is normal

NE1L612 = NE1_header_0.trigger_word[4] & (NE1_header_1.trigger_word[4] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[4] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[4];


--NE2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC3_2_X2
--operation mode is normal

NE2_header_1.trigger_word[4]_lut_out = PE2_HEADER_data.trigger_word[4]~reg0;
NE2_header_1.trigger_word[4] = DFFE(NE2_header_1.trigger_word[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC6_2_X2
--operation mode is normal

NE2_header_0.trigger_word[4]_lut_out = PE2_HEADER_data.trigger_word[4]~reg0;
NE2_header_0.trigger_word[4] = DFFE(NE2_header_0.trigger_word[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L512 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i810~8 at LC7_2_X2
--operation mode is normal

NE2L512 = NE2_header_0.trigger_word[4] & (NE2_header_1.trigger_word[4] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[4] & NE2_header_1.trigger_word[4] & NE2_rd_ptr[0];


--HE1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1557~1354 at LC7_7_M2
--operation mode is normal

HE1L382 = NE1L612 & (NE2L512 # HE1_AnB) # !NE1L612 & NE2L512 & !HE1_AnB;


--NE1_header_1.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[4] at LC4_11_J2
--operation mode is normal

NE1_header_1.deadtime[4]_lut_out = W03_sload_path[4];
NE1_header_1.deadtime[4] = DFFE(NE1_header_1.deadtime[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[4] at LC1_11_J2
--operation mode is normal

NE1_header_0.deadtime[4]_lut_out = W03_sload_path[4];
NE1_header_0.deadtime[4] = DFFE(NE1_header_0.deadtime[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1028 at LC10_11_J2
--operation mode is normal

HE1L312 = NE1_rd_ptr[0] & NE1_header_1.deadtime[4] # !NE1_rd_ptr[0] & NE1_header_0.deadtime[4];


--NE2_header_1.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[4] at LC7_12_J2
--operation mode is normal

NE2_header_1.deadtime[4]_lut_out = W63_sload_path[4];
NE2_header_1.deadtime[4] = DFFE(NE2_header_1.deadtime[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[4] at LC9_12_J2
--operation mode is normal

NE2_header_0.deadtime[4]_lut_out = W63_sload_path[4];
NE2_header_0.deadtime[4] = DFFE(NE2_header_0.deadtime[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1029 at LC5_11_J2
--operation mode is normal

HE1L412 = NE2_header_0.deadtime[4] & (NE2_header_1.deadtime[4] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[4] & NE2_rd_ptr[0] & NE2_header_1.deadtime[4];


--HE1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1030 at LC8_11_J2
--operation mode is normal

HE1L512 = HE1L312 & (HE1_AnB # HE1L412) # !HE1L312 & !HE1_AnB & HE1L412;


--NB7_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_N2
NB7_q[4]_data_in = UE1L9;
NB7_q[4]_write_enable = NE1_i930;
NB7_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[4]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[4]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[4] = MEMORY_SEGMENT(NB7_q[4]_data_in, NB7_q[4]_write_enable, NB7_q[4]_clock_0, , , , , , VCC, NB7_q[4]_write_address, NB7_q[4]_read_address);


--NB51_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC2_1_N1
NB51_q[4]_data_in = UE2L9;
NB51_q[4]_write_enable = NE2_i930;
NB51_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[4]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[4]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[4] = MEMORY_SEGMENT(NB51_q[4]_data_in, NB51_q[4]_write_enable, NB51_q[4]_clock_0, , , , , , VCC, NB51_q[4]_write_address, NB51_q[4]_read_address);


--HE1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1031 at LC4_13_J1
--operation mode is normal

HE1L612 = HE1_AnB & NB7_q[4] # !HE1_AnB & NB51_q[4];


--NB6_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4] at EC3_1_I2
NB6_q[4]_data_in = WE1_ram_data_in[4];
NB6_q[4]_write_enable = WE1_ram_we3;
NB6_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[4]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[4] = MEMORY_SEGMENT(NB6_q[4]_data_in, NB6_q[4]_write_enable, NB6_q[4]_clock_0, , , , , , VCC, NB6_q[4]_write_address, NB6_q[4]_read_address);


--NB41_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4] at EC3_1_R2
NB41_q[4]_data_in = WE2_ram_data_in[4];
NB41_q[4]_write_enable = WE2_ram_we3;
NB41_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[4]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[4] = MEMORY_SEGMENT(NB41_q[4]_data_in, NB41_q[4]_write_enable, NB41_q[4]_clock_0, , , , , , VCC, NB41_q[4]_write_address, NB41_q[4]_read_address);


--HE1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1032 at LC9_13_J1
--operation mode is normal

HE1L712 = HE1_AnB & NB6_q[4] # !HE1_AnB & NB41_q[4] # !HE1L834Q;


--HE1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1033 at LC2_12_J1
--operation mode is normal

HE1L812 = !HE1L524Q & (HE1L624Q & HE1L612 # !HE1L624Q & HE1L712);


--NB9_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC7_1_I1
NB9_q[4]_data_in = GE1L5Q;
NB9_q[4]_write_enable = NE1_i951;
NB9_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[4]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[4]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[4] = MEMORY_SEGMENT(NB9_q[4]_data_in, NB9_q[4]_write_enable, NB9_q[4]_clock_0, , , , , , VCC, NB9_q[4]_write_address, NB9_q[4]_read_address);


--NB71_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC2_1_H1
NB71_q[4]_data_in = GE1L5Q;
NB71_q[4]_write_enable = NE2_i951;
NB71_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[4]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[4]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[4] = MEMORY_SEGMENT(NB71_q[4]_data_in, NB71_q[4]_write_enable, NB71_q[4]_clock_0, , , , , , VCC, NB71_q[4]_write_address, NB71_q[4]_read_address);


--HE1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1034 at LC9_12_J1
--operation mode is normal

HE1L912 = HE1L524Q & (HE1_AnB & NB9_q[4] # !HE1_AnB & NB71_q[4]);


--HE1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1458~1035 at LC8_12_J1
--operation mode is normal

HE1L022 = HE1L424Q & HE1L512 # !HE1L424Q & (HE1L912 # HE1L812);


--HE1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1557~1355 at LC3_13_J2
--operation mode is normal

HE1L482 = HE1L303 & (HE1L324Q & HE1L382 # !HE1L324Q & HE1L022);


--NE1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC7_16_L2
--operation mode is normal

NE1_header_1.timestamp[4]_lut_out = PE1_HEADER_data.timestamp[4]~reg0;
NE1_header_1.timestamp[4] = DFFE(NE1_header_1.timestamp[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC3_16_L2
--operation mode is normal

NE1_header_0.timestamp[4]_lut_out = PE1_HEADER_data.timestamp[4]~reg0;
NE1_header_0.timestamp[4] = DFFE(NE1_header_0.timestamp[4]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L602 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i794~8 at LC5_16_L2
--operation mode is normal

NE1L602 = NE1_header_0.timestamp[4] & (NE1_header_1.timestamp[4] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[4] & NE1_rd_ptr[0] & NE1_header_1.timestamp[4];


--NE2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC3_4_X2
--operation mode is normal

NE2_header_1.timestamp[4]_lut_out = PE2_HEADER_data.timestamp[4]~reg0;
NE2_header_1.timestamp[4] = DFFE(NE2_header_1.timestamp[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC8_3_X2
--operation mode is normal

NE2_header_0.timestamp[4]_lut_out = PE2_HEADER_data.timestamp[4]~reg0;
NE2_header_0.timestamp[4] = DFFE(NE2_header_0.timestamp[4]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L502 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i794~8 at LC4_4_X2
--operation mode is normal

NE2L502 = NE2_rd_ptr[0] & NE2_header_1.timestamp[4] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[4];


--HE1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1557~1356 at LC8_13_J2
--operation mode is normal

HE1L582 = HE1_AnB & NE1L602 # !HE1_AnB & NE2L502;


--NE1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC8_14_L2
--operation mode is normal

NE1_header_1.timestamp[20]_lut_out = PE1_HEADER_data.timestamp[20]~reg0;
NE1_header_1.timestamp[20] = DFFE(NE1_header_1.timestamp[20]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC7_13_L2
--operation mode is normal

NE1_header_0.timestamp[20]_lut_out = PE1_HEADER_data.timestamp[20]~reg0;
NE1_header_0.timestamp[20] = DFFE(NE1_header_0.timestamp[20]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L091 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i778~8 at LC9_13_L2
--operation mode is normal

NE1L091 = NE1_header_0.timestamp[20] & (NE1_header_1.timestamp[20] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[20] & NE1_rd_ptr[0] & NE1_header_1.timestamp[20];


--NE2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC8_12_J2
--operation mode is normal

NE2_header_1.timestamp[20]_lut_out = PE2_HEADER_data.timestamp[20]~reg0;
NE2_header_1.timestamp[20] = DFFE(NE2_header_1.timestamp[20]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC10_12_J2
--operation mode is normal

NE2_header_0.timestamp[20]_lut_out = PE2_HEADER_data.timestamp[20]~reg0;
NE2_header_0.timestamp[20] = DFFE(NE2_header_0.timestamp[20]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L981 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i778~8 at LC4_12_J2
--operation mode is normal

NE2L981 = NE2_header_1.timestamp[20] & (NE2_header_0.timestamp[20] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[20] & NE2_header_0.timestamp[20] & !NE2_rd_ptr[0];


--HE1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1557~1357 at LC1_13_J2
--operation mode is normal

HE1L682 = HE1_AnB & NE1L091 # !HE1_AnB & NE2L981;


--HE1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1557~1358 at LC10_13_J2
--operation mode is normal

HE1L782 = HE1L124Q & HE1L582 # !HE1L124Q & HE1L224Q & HE1L682;


--NE1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC1_7_D2
--operation mode is normal

NE1_header_1.trigger_word[5]_lut_out = PE1_HEADER_data.trigger_word[5]~reg0;
NE1_header_1.trigger_word[5] = DFFE(NE1_header_1.trigger_word[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC7_7_D2
--operation mode is normal

NE1_header_0.trigger_word[5]_lut_out = PE1_HEADER_data.trigger_word[5]~reg0;
NE1_header_0.trigger_word[5] = DFFE(NE1_header_0.trigger_word[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L512 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i809~8 at LC3_7_D2
--operation mode is normal

NE1L512 = NE1_header_1.trigger_word[5] & (NE1_rd_ptr[0] # NE1_header_0.trigger_word[5]) # !NE1_header_1.trigger_word[5] & !NE1_rd_ptr[0] & NE1_header_0.trigger_word[5];


--NE2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC3_6_D2
--operation mode is normal

NE2_header_1.trigger_word[5]_lut_out = PE2_HEADER_data.trigger_word[5]~reg0;
NE2_header_1.trigger_word[5] = DFFE(NE2_header_1.trigger_word[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC6_6_D2
--operation mode is normal

NE2_header_0.trigger_word[5]_lut_out = PE2_HEADER_data.trigger_word[5]~reg0;
NE2_header_0.trigger_word[5] = DFFE(NE2_header_0.trigger_word[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L412 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i809~8 at LC7_6_D2
--operation mode is normal

NE2L412 = NE2_header_0.trigger_word[5] & (NE2_header_1.trigger_word[5] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[5] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[5];


--HE1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1556~1354 at LC9_7_D2
--operation mode is normal

HE1L872 = NE2L412 & (NE1L512 # !HE1_AnB) # !NE2L412 & HE1_AnB & NE1L512;


--NE1_header_1.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[5] at LC2_9_I2
--operation mode is normal

NE1_header_1.deadtime[5]_lut_out = W03_sload_path[5];
NE1_header_1.deadtime[5] = DFFE(NE1_header_1.deadtime[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[5] at LC9_9_I2
--operation mode is normal

NE1_header_0.deadtime[5]_lut_out = W03_sload_path[5];
NE1_header_0.deadtime[5] = DFFE(NE1_header_0.deadtime[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1028 at LC1_9_I2
--operation mode is normal

HE1L502 = NE1_rd_ptr[0] & NE1_header_1.deadtime[5] # !NE1_rd_ptr[0] & NE1_header_0.deadtime[5];


--NE2_header_1.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[5] at LC3_8_I2
--operation mode is normal

NE2_header_1.deadtime[5]_lut_out = W63_sload_path[5];
NE2_header_1.deadtime[5] = DFFE(NE2_header_1.deadtime[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[5] at LC8_8_I2
--operation mode is normal

NE2_header_0.deadtime[5]_lut_out = W63_sload_path[5];
NE2_header_0.deadtime[5] = DFFE(NE2_header_0.deadtime[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1029 at LC7_8_I2
--operation mode is normal

HE1L602 = NE2_header_0.deadtime[5] & (NE2_header_1.deadtime[5] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[5] & NE2_rd_ptr[0] & NE2_header_1.deadtime[5];


--HE1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1030 at LC9_8_I2
--operation mode is normal

HE1L702 = HE1L502 & (HE1L602 # HE1_AnB) # !HE1L502 & HE1L602 & !HE1_AnB;


--NB7_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC2_1_P2
NB7_q[5]_data_in = UE1L11;
NB7_q[5]_write_enable = NE1_i930;
NB7_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[5]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[5]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[5] = MEMORY_SEGMENT(NB7_q[5]_data_in, NB7_q[5]_write_enable, NB7_q[5]_clock_0, , , , , , VCC, NB7_q[5]_write_address, NB7_q[5]_read_address);


--NB51_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC1_1_N1
NB51_q[5]_data_in = UE2L11;
NB51_q[5]_write_enable = NE2_i930;
NB51_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[5]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[5]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[5] = MEMORY_SEGMENT(NB51_q[5]_data_in, NB51_q[5]_write_enable, NB51_q[5]_clock_0, , , , , , VCC, NB51_q[5]_write_address, NB51_q[5]_read_address);


--HE1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1031 at LC2_11_J1
--operation mode is normal

HE1L802 = HE1_AnB & NB7_q[5] # !HE1_AnB & NB51_q[5];


--NB6_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5] at EC3_1_H2
NB6_q[5]_data_in = WE1_ram_data_in[5];
NB6_q[5]_write_enable = WE1_ram_we3;
NB6_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[5]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[5] = MEMORY_SEGMENT(NB6_q[5]_data_in, NB6_q[5]_write_enable, NB6_q[5]_clock_0, , , , , , VCC, NB6_q[5]_write_address, NB6_q[5]_read_address);


--NB41_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5] at EC4_1_R2
NB41_q[5]_data_in = WE2_ram_data_in[5];
NB41_q[5]_write_enable = WE2_ram_we3;
NB41_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[5]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[5] = MEMORY_SEGMENT(NB41_q[5]_data_in, NB41_q[5]_write_enable, NB41_q[5]_clock_0, , , , , , VCC, NB41_q[5]_write_address, NB41_q[5]_read_address);


--HE1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1032 at LC5_12_J1
--operation mode is normal

HE1L902 = HE1_AnB & NB6_q[5] # !HE1_AnB & NB41_q[5] # !HE1L834Q;


--HE1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1033 at LC3_11_J1
--operation mode is normal

HE1L012 = !HE1L524Q & (HE1L624Q & HE1L802 # !HE1L624Q & HE1L902);


--NB9_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC4_1_I1
NB9_q[5]_data_in = GE1L6Q;
NB9_q[5]_write_enable = NE1_i951;
NB9_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[5]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[5]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[5] = MEMORY_SEGMENT(NB9_q[5]_data_in, NB9_q[5]_write_enable, NB9_q[5]_clock_0, , , , , , VCC, NB9_q[5]_write_address, NB9_q[5]_read_address);


--NB71_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC8_1_H1
NB71_q[5]_data_in = GE1L6Q;
NB71_q[5]_write_enable = NE2_i951;
NB71_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[5]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[5]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[5] = MEMORY_SEGMENT(NB71_q[5]_data_in, NB71_q[5]_write_enable, NB71_q[5]_clock_0, , , , , , VCC, NB71_q[5]_write_address, NB71_q[5]_read_address);


--HE1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1034 at LC3_9_J2
--operation mode is normal

HE1L112 = HE1L524Q & (HE1_AnB & NB9_q[5] # !HE1_AnB & NB71_q[5]);


--HE1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1457~1035 at LC1_9_J2
--operation mode is normal

HE1L212 = HE1L424Q & HE1L702 # !HE1L424Q & (HE1L112 # HE1L012);


--HE1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1556~1355 at LC8_9_J2
--operation mode is normal

HE1L972 = HE1L303 & (HE1L324Q & HE1L872 # !HE1L324Q & HE1L212);


--NE1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC9_9_J2
--operation mode is normal

NE1_header_1.timestamp[5]_lut_out = PE1_HEADER_data.timestamp[5]~reg0;
NE1_header_1.timestamp[5] = DFFE(NE1_header_1.timestamp[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC4_10_J2
--operation mode is normal

NE1_header_0.timestamp[5]_lut_out = PE1_HEADER_data.timestamp[5]~reg0;
NE1_header_0.timestamp[5] = DFFE(NE1_header_0.timestamp[5]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L502 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i793~8 at LC6_9_J2
--operation mode is normal

NE1L502 = NE1_header_0.timestamp[5] & (NE1_header_1.timestamp[5] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[5] & NE1_rd_ptr[0] & NE1_header_1.timestamp[5];


--NE2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC1_4_X2
--operation mode is normal

NE2_header_1.timestamp[5]_lut_out = PE2_HEADER_data.timestamp[5]~reg0;
NE2_header_1.timestamp[5] = DFFE(NE2_header_1.timestamp[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC4_5_X2
--operation mode is normal

NE2_header_0.timestamp[5]_lut_out = PE2_HEADER_data.timestamp[5]~reg0;
NE2_header_0.timestamp[5] = DFFE(NE2_header_0.timestamp[5]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L402 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i793~8 at LC10_4_X2
--operation mode is normal

NE2L402 = NE2_header_0.timestamp[5] & (NE2_header_1.timestamp[5] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[5] & NE2_header_1.timestamp[5] & NE2_rd_ptr[0];


--HE1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1556~1356 at LC5_9_J2
--operation mode is normal

HE1L082 = HE1_AnB & NE1L502 # !HE1_AnB & NE2L402;


--NE1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC8_7_D2
--operation mode is normal

NE1_header_1.timestamp[21]_lut_out = PE1_HEADER_data.timestamp[21]~reg0;
NE1_header_1.timestamp[21] = DFFE(NE1_header_1.timestamp[21]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC10_7_D2
--operation mode is normal

NE1_header_0.timestamp[21]_lut_out = PE1_HEADER_data.timestamp[21]~reg0;
NE1_header_0.timestamp[21] = DFFE(NE1_header_0.timestamp[21]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L981 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i777~8 at LC4_7_D2
--operation mode is normal

NE1L981 = NE1_header_0.timestamp[21] & (NE1_header_1.timestamp[21] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[21] & NE1_rd_ptr[0] & NE1_header_1.timestamp[21];


--NE2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC2_6_D2
--operation mode is normal

NE2_header_1.timestamp[21]_lut_out = PE2_HEADER_data.timestamp[21]~reg0;
NE2_header_1.timestamp[21] = DFFE(NE2_header_1.timestamp[21]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC8_6_D2
--operation mode is normal

NE2_header_0.timestamp[21]_lut_out = PE2_HEADER_data.timestamp[21]~reg0;
NE2_header_0.timestamp[21] = DFFE(NE2_header_0.timestamp[21]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L881 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i777~8 at LC5_6_D2
--operation mode is normal

NE2L881 = NE2_header_1.timestamp[21] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[21]) # !NE2_header_1.timestamp[21] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[21];


--HE1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1556~1357 at LC4_6_D2
--operation mode is normal

HE1L182 = HE1_AnB & NE1L981 # !HE1_AnB & NE2L881;


--HE1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1556~1358 at LC10_9_J2
--operation mode is normal

HE1L282 = HE1L124Q & HE1L082 # !HE1L124Q & HE1L224Q & HE1L182;


--NE1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC6_10_H2
--operation mode is normal

NE1_header_1.trigger_word[6]_lut_out = PE1_HEADER_data.trigger_word[6]~reg0;
NE1_header_1.trigger_word[6] = DFFE(NE1_header_1.trigger_word[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC9_5_J2
--operation mode is normal

NE1_header_0.trigger_word[6]_lut_out = PE1_HEADER_data.trigger_word[6]~reg0;
NE1_header_0.trigger_word[6] = DFFE(NE1_header_0.trigger_word[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L412 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i808~8 at LC3_11_H2
--operation mode is normal

NE1L412 = NE1_rd_ptr[0] & NE1_header_1.trigger_word[6] # !NE1_rd_ptr[0] & NE1_header_0.trigger_word[6];


--NE2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC4_3_Z2
--operation mode is normal

NE2_header_1.trigger_word[6]_lut_out = PE2_HEADER_data.trigger_word[6]~reg0;
NE2_header_1.trigger_word[6] = DFFE(NE2_header_1.trigger_word[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC6_2_Z2
--operation mode is normal

NE2_header_0.trigger_word[6]_lut_out = PE2_HEADER_data.trigger_word[6]~reg0;
NE2_header_0.trigger_word[6] = DFFE(NE2_header_0.trigger_word[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L312 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i808~8 at LC4_2_Z2
--operation mode is normal

NE2L312 = NE2_header_0.trigger_word[6] & (NE2_header_1.trigger_word[6] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[6] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[6];


--HE1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1555~1354 at LC4_11_H2
--operation mode is normal

HE1L372 = HE1_AnB & NE1L412 # !HE1_AnB & NE2L312;


--NE1_header_1.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[6] at LC3_5_H2
--operation mode is normal

NE1_header_1.deadtime[6]_lut_out = W03_sload_path[6];
NE1_header_1.deadtime[6] = DFFE(NE1_header_1.deadtime[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[6] at LC1_5_H2
--operation mode is normal

NE1_header_0.deadtime[6]_lut_out = W03_sload_path[6];
NE1_header_0.deadtime[6] = DFFE(NE1_header_0.deadtime[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1028 at LC9_5_H2
--operation mode is normal

HE1L791 = NE1_header_0.deadtime[6] & (NE1_header_1.deadtime[6] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[6] & NE1_rd_ptr[0] & NE1_header_1.deadtime[6];


--NE2_header_1.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[6] at LC6_7_H2
--operation mode is normal

NE2_header_1.deadtime[6]_lut_out = W63_sload_path[6];
NE2_header_1.deadtime[6] = DFFE(NE2_header_1.deadtime[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[6] at LC10_7_H2
--operation mode is normal

NE2_header_0.deadtime[6]_lut_out = W63_sload_path[6];
NE2_header_0.deadtime[6] = DFFE(NE2_header_0.deadtime[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1029 at LC2_7_H2
--operation mode is normal

HE1L891 = NE2_header_0.deadtime[6] & (NE2_header_1.deadtime[6] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[6] & NE2_rd_ptr[0] & NE2_header_1.deadtime[6];


--HE1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1030 at LC4_7_H2
--operation mode is normal

HE1L991 = HE1_AnB & HE1L791 # !HE1_AnB & HE1L891;


--NB7_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC4_1_P2
NB7_q[6]_data_in = UE1L31;
NB7_q[6]_write_enable = NE1_i930;
NB7_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[6]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[6]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[6] = MEMORY_SEGMENT(NB7_q[6]_data_in, NB7_q[6]_write_enable, NB7_q[6]_clock_0, , , , , , VCC, NB7_q[6]_write_address, NB7_q[6]_read_address);


--NB51_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC3_1_L1
NB51_q[6]_data_in = UE2L31;
NB51_q[6]_write_enable = NE2_i930;
NB51_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[6]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[6]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[6] = MEMORY_SEGMENT(NB51_q[6]_data_in, NB51_q[6]_write_enable, NB51_q[6]_clock_0, , , , , , VCC, NB51_q[6]_write_address, NB51_q[6]_read_address);


--HE1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1031 at LC7_16_L1
--operation mode is normal

HE1L002 = NB51_q[6] & (NB7_q[6] # !HE1_AnB) # !NB51_q[6] & HE1_AnB & NB7_q[6];


--NB6_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6] at EC1_1_H2
NB6_q[6]_data_in = WE1_ram_data_in[6];
NB6_q[6]_write_enable = WE1_ram_we3;
NB6_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[6]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[6] = MEMORY_SEGMENT(NB6_q[6]_data_in, NB6_q[6]_write_enable, NB6_q[6]_clock_0, , , , , , VCC, NB6_q[6]_write_address, NB6_q[6]_read_address);


--NB41_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6] at EC1_1_R2
NB41_q[6]_data_in = WE2_ram_data_in[6];
NB41_q[6]_write_enable = WE2_ram_we3;
NB41_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[6]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[6] = MEMORY_SEGMENT(NB41_q[6]_data_in, NB41_q[6]_write_enable, NB41_q[6]_clock_0, , , , , , VCC, NB41_q[6]_write_address, NB41_q[6]_read_address);


--HE1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1032 at LC1_13_H2
--operation mode is normal

HE1L102 = HE1_AnB & NB6_q[6] # !HE1_AnB & NB41_q[6] # !HE1L834Q;


--HE1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1033 at LC5_12_H2
--operation mode is normal

HE1L202 = !HE1L524Q & (HE1L624Q & HE1L002 # !HE1L624Q & HE1L102);


--NB9_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC1_1_I1
NB9_q[6]_data_in = GE1L7Q;
NB9_q[6]_write_enable = NE1_i951;
NB9_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[6]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[6]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[6] = MEMORY_SEGMENT(NB9_q[6]_data_in, NB9_q[6]_write_enable, NB9_q[6]_clock_0, , , , , , VCC, NB9_q[6]_write_address, NB9_q[6]_read_address);


--NB71_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC5_1_H1
NB71_q[6]_data_in = GE1L7Q;
NB71_q[6]_write_enable = NE2_i951;
NB71_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[6]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[6]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[6] = MEMORY_SEGMENT(NB71_q[6]_data_in, NB71_q[6]_write_enable, NB71_q[6]_clock_0, , , , , , VCC, NB71_q[6]_write_address, NB71_q[6]_read_address);


--HE1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1034 at LC10_12_H2
--operation mode is normal

HE1L302 = HE1L524Q & (HE1_AnB & NB9_q[6] # !HE1_AnB & NB71_q[6]);


--HE1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1456~1035 at LC8_11_H2
--operation mode is normal

HE1L402 = HE1L424Q & HE1L991 # !HE1L424Q & (HE1L302 # HE1L202);


--HE1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1555~1355 at LC3_10_H2
--operation mode is normal

HE1L472 = HE1L303 & (HE1L324Q & HE1L372 # !HE1L324Q & HE1L402);


--NE1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC3_11_L2
--operation mode is normal

NE1_header_1.timestamp[6]_lut_out = PE1_HEADER_data.timestamp[6]~reg0;
NE1_header_1.timestamp[6] = DFFE(NE1_header_1.timestamp[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC8_12_L2
--operation mode is normal

NE1_header_0.timestamp[6]_lut_out = PE1_HEADER_data.timestamp[6]~reg0;
NE1_header_0.timestamp[6] = DFFE(NE1_header_0.timestamp[6]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L402 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i792~8 at LC5_11_L2
--operation mode is normal

NE1L402 = NE1_header_0.timestamp[6] & (NE1_header_1.timestamp[6] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[6] & NE1_rd_ptr[0] & NE1_header_1.timestamp[6];


--NE2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC10_12_K2
--operation mode is normal

NE2_header_1.timestamp[6]_lut_out = PE2_HEADER_data.timestamp[6]~reg0;
NE2_header_1.timestamp[6] = DFFE(NE2_header_1.timestamp[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC8_12_K2
--operation mode is normal

NE2_header_0.timestamp[6]_lut_out = PE2_HEADER_data.timestamp[6]~reg0;
NE2_header_0.timestamp[6] = DFFE(NE2_header_0.timestamp[6]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L302 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i792~8 at LC3_12_K2
--operation mode is normal

NE2L302 = NE2_header_0.timestamp[6] & (NE2_header_1.timestamp[6] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[6] & NE2_rd_ptr[0] & NE2_header_1.timestamp[6];


--HE1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1555~1356 at LC2_12_K2
--operation mode is normal

HE1L572 = HE1_AnB & NE1L402 # !HE1_AnB & NE2L302;


--NE1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC7_11_K2
--operation mode is normal

NE1_header_1.timestamp[22]_lut_out = PE1_HEADER_data.timestamp[22]~reg0;
NE1_header_1.timestamp[22] = DFFE(NE1_header_1.timestamp[22]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC6_11_K2
--operation mode is normal

NE1_header_0.timestamp[22]_lut_out = PE1_HEADER_data.timestamp[22]~reg0;
NE1_header_0.timestamp[22] = DFFE(NE1_header_0.timestamp[22]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L881 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i776~8 at LC3_11_K2
--operation mode is normal

NE1L881 = NE1_header_0.timestamp[22] & (NE1_header_1.timestamp[22] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[22] & NE1_rd_ptr[0] & NE1_header_1.timestamp[22];


--NE2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC3_10_X2
--operation mode is normal

NE2_header_1.timestamp[22]_lut_out = PE2_HEADER_data.timestamp[22]~reg0;
NE2_header_1.timestamp[22] = DFFE(NE2_header_1.timestamp[22]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC7_9_X2
--operation mode is normal

NE2_header_0.timestamp[22]_lut_out = PE2_HEADER_data.timestamp[22]~reg0;
NE2_header_0.timestamp[22] = DFFE(NE2_header_0.timestamp[22]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L781 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i776~8 at LC1_9_X2
--operation mode is normal

NE2L781 = NE2_header_1.timestamp[22] & (NE2_header_0.timestamp[22] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[22] & NE2_header_0.timestamp[22] & !NE2_rd_ptr[0];


--HE1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1555~1357 at LC2_11_K2
--operation mode is normal

HE1L672 = HE1_AnB & NE1L881 # !HE1_AnB & NE2L781;


--HE1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1555~1358 at LC8_11_K2
--operation mode is normal

HE1L772 = HE1L124Q & HE1L572 # !HE1L124Q & HE1L224Q & HE1L672;


--NE1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC5_9_E2
--operation mode is normal

NE1_header_1.trigger_word[7]_lut_out = PE1_HEADER_data.trigger_word[7]~reg0;
NE1_header_1.trigger_word[7] = DFFE(NE1_header_1.trigger_word[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC7_9_E2
--operation mode is normal

NE1_header_0.trigger_word[7]_lut_out = PE1_HEADER_data.trigger_word[7]~reg0;
NE1_header_0.trigger_word[7] = DFFE(NE1_header_0.trigger_word[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L312 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i807~8 at LC9_9_E2
--operation mode is normal

NE1L312 = NE1_rd_ptr[0] & NE1_header_1.trigger_word[7] # !NE1_rd_ptr[0] & NE1_header_0.trigger_word[7];


--NE2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC3_13_X2
--operation mode is normal

NE2_header_1.trigger_word[7]_lut_out = PE2_HEADER_data.trigger_word[7]~reg0;
NE2_header_1.trigger_word[7] = DFFE(NE2_header_1.trigger_word[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC6_14_X2
--operation mode is normal

NE2_header_0.trigger_word[7]_lut_out = PE2_HEADER_data.trigger_word[7]~reg0;
NE2_header_0.trigger_word[7] = DFFE(NE2_header_0.trigger_word[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L212 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i807~8 at LC7_13_X2
--operation mode is normal

NE2L212 = NE2_header_0.trigger_word[7] & (NE2_header_1.trigger_word[7] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[7] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[7];


--HE1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1554~1354 at LC4_9_E2
--operation mode is normal

HE1L862 = HE1_AnB & NE1L312 # !HE1_AnB & NE2L212;


--NE1_header_1.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[7] at LC5_7_D2
--operation mode is normal

NE1_header_1.deadtime[7]_lut_out = W03_sload_path[7];
NE1_header_1.deadtime[7] = DFFE(NE1_header_1.deadtime[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[7] at LC2_7_D2
--operation mode is normal

NE1_header_0.deadtime[7]_lut_out = W03_sload_path[7];
NE1_header_0.deadtime[7] = DFFE(NE1_header_0.deadtime[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1028 at LC6_7_D2
--operation mode is normal

HE1L981 = NE1_header_0.deadtime[7] & (NE1_header_1.deadtime[7] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[7] & NE1_rd_ptr[0] & NE1_header_1.deadtime[7];


--NE2_header_1.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[7] at LC4_16_H2
--operation mode is normal

NE2_header_1.deadtime[7]_lut_out = W63_sload_path[7];
NE2_header_1.deadtime[7] = DFFE(NE2_header_1.deadtime[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[7] at LC10_16_H2
--operation mode is normal

NE2_header_0.deadtime[7]_lut_out = W63_sload_path[7];
NE2_header_0.deadtime[7] = DFFE(NE2_header_0.deadtime[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1029 at LC5_16_H2
--operation mode is normal

HE1L091 = NE2_header_0.deadtime[7] & (NE2_header_1.deadtime[7] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[7] & NE2_header_1.deadtime[7] & NE2_rd_ptr[0];


--HE1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1030 at LC9_14_D1
--operation mode is normal

HE1L191 = HE1L091 & (HE1L981 # !HE1_AnB) # !HE1L091 & HE1_AnB & HE1L981;


--NB7_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC2_1_J2
NB7_q[7]_data_in = UE1L51;
NB7_q[7]_write_enable = NE1_i930;
NB7_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[7]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[7]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[7] = MEMORY_SEGMENT(NB7_q[7]_data_in, NB7_q[7]_write_enable, NB7_q[7]_clock_0, , , , , , VCC, NB7_q[7]_write_address, NB7_q[7]_read_address);


--NB51_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_L1
NB51_q[7]_data_in = UE2L51;
NB51_q[7]_write_enable = NE2_i930;
NB51_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[7]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[7]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[7] = MEMORY_SEGMENT(NB51_q[7]_data_in, NB51_q[7]_write_enable, NB51_q[7]_clock_0, , , , , , VCC, NB51_q[7]_write_address, NB51_q[7]_read_address);


--HE1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1031 at LC7_14_J1
--operation mode is normal

HE1L291 = HE1_AnB & NB7_q[7] # !HE1_AnB & NB51_q[7];


--NB6_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7] at EC2_1_H2
NB6_q[7]_data_in = WE1_ram_data_in[7];
NB6_q[7]_write_enable = WE1_ram_we3;
NB6_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB6_q[7]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB6_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB6_q[7] = MEMORY_SEGMENT(NB6_q[7]_data_in, NB6_q[7]_write_enable, NB6_q[7]_clock_0, , , , , , VCC, NB6_q[7]_write_address, NB6_q[7]_read_address);


--NB41_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7] at EC4_1_Q2
NB41_q[7]_data_in = WE2_ram_data_in[7];
NB41_q[7]_write_enable = WE2_ram_we3;
NB41_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB41_q[7]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB41_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB41_q[7] = MEMORY_SEGMENT(NB41_q[7]_data_in, NB41_q[7]_write_enable, NB41_q[7]_clock_0, , , , , , VCC, NB41_q[7]_write_address, NB41_q[7]_read_address);


--HE1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1032 at LC2_15_J1
--operation mode is normal

HE1L391 = HE1_AnB & NB6_q[7] # !HE1_AnB & NB41_q[7] # !HE1L834Q;


--HE1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1033 at LC10_14_J1
--operation mode is normal

HE1L491 = !HE1L524Q & (HE1L624Q & HE1L291 # !HE1L624Q & HE1L391);


--NB9_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC8_1_I1
NB9_q[7]_data_in = GE1L8Q;
NB9_q[7]_write_enable = NE1_i951;
NB9_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[7]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[7]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[7] = MEMORY_SEGMENT(NB9_q[7]_data_in, NB9_q[7]_write_enable, NB9_q[7]_clock_0, , , , , , VCC, NB9_q[7]_write_address, NB9_q[7]_read_address);


--NB71_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_H1
NB71_q[7]_data_in = GE1L8Q;
NB71_q[7]_write_enable = NE2_i951;
NB71_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[7]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[7]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[7] = MEMORY_SEGMENT(NB71_q[7]_data_in, NB71_q[7]_write_enable, NB71_q[7]_clock_0, , , , , , VCC, NB71_q[7]_write_address, NB71_q[7]_read_address);


--HE1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1034 at LC1_14_D1
--operation mode is normal

HE1L591 = HE1L524Q & (HE1_AnB & NB9_q[7] # !HE1_AnB & NB71_q[7]);


--HE1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1455~1035 at LC5_14_D1
--operation mode is normal

HE1L691 = HE1L424Q & HE1L191 # !HE1L424Q & (HE1L591 # HE1L491);


--HE1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1554~1355 at LC10_9_E2
--operation mode is normal

HE1L962 = HE1L303 & (HE1L324Q & HE1L862 # !HE1L324Q & HE1L691);


--NE1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC10_10_E2
--operation mode is normal

NE1_header_1.timestamp[7]_lut_out = PE1_HEADER_data.timestamp[7]~reg0;
NE1_header_1.timestamp[7] = DFFE(NE1_header_1.timestamp[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC8_10_E2
--operation mode is normal

NE1_header_0.timestamp[7]_lut_out = PE1_HEADER_data.timestamp[7]~reg0;
NE1_header_0.timestamp[7] = DFFE(NE1_header_0.timestamp[7]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L302 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i791~8 at LC1_10_E2
--operation mode is normal

NE1L302 = NE1_header_0.timestamp[7] & (NE1_header_1.timestamp[7] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[7] & NE1_rd_ptr[0] & NE1_header_1.timestamp[7];


--NE2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC6_10_Z2
--operation mode is normal

NE2_header_1.timestamp[7]_lut_out = PE2_HEADER_data.timestamp[7]~reg0;
NE2_header_1.timestamp[7] = DFFE(NE2_header_1.timestamp[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC5_10_Z2
--operation mode is normal

NE2_header_0.timestamp[7]_lut_out = PE2_HEADER_data.timestamp[7]~reg0;
NE2_header_0.timestamp[7] = DFFE(NE2_header_0.timestamp[7]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L202 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i791~8 at LC6_9_Z2
--operation mode is normal

NE2L202 = NE2_header_0.timestamp[7] & (NE2_header_1.timestamp[7] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[7] & NE2_rd_ptr[0] & NE2_header_1.timestamp[7];


--HE1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1554~1356 at LC7_10_E2
--operation mode is normal

HE1L072 = HE1_AnB & NE1L302 # !HE1_AnB & NE2L202;


--NE1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC9_2_E2
--operation mode is normal

NE1_header_1.timestamp[23]_lut_out = PE1_HEADER_data.timestamp[23]~reg0;
NE1_header_1.timestamp[23] = DFFE(NE1_header_1.timestamp[23]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC1_9_E2
--operation mode is normal

NE1_header_0.timestamp[23]_lut_out = PE1_HEADER_data.timestamp[23]~reg0;
NE1_header_0.timestamp[23] = DFFE(NE1_header_0.timestamp[23]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L781 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i775~8 at LC2_9_E2
--operation mode is normal

NE1L781 = NE1_header_0.timestamp[23] & (NE1_header_1.timestamp[23] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[23] & NE1_header_1.timestamp[23] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC4_3_S2
--operation mode is normal

NE2_header_1.timestamp[23]_lut_out = PE2_HEADER_data.timestamp[23]~reg0;
NE2_header_1.timestamp[23] = DFFE(NE2_header_1.timestamp[23]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC5_2_S2
--operation mode is normal

NE2_header_0.timestamp[23]_lut_out = PE2_HEADER_data.timestamp[23]~reg0;
NE2_header_0.timestamp[23] = DFFE(NE2_header_0.timestamp[23]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L681 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i775~8 at LC6_2_S2
--operation mode is normal

NE2L681 = NE2_rd_ptr[0] & NE2_header_1.timestamp[23] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[23];


--HE1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1554~1357 at LC6_9_E2
--operation mode is normal

HE1L172 = NE1L781 & (NE2L681 # HE1_AnB) # !NE1L781 & NE2L681 & !HE1_AnB;


--HE1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1554~1358 at LC8_9_E2
--operation mode is normal

HE1L272 = HE1L124Q & HE1L072 # !HE1L124Q & HE1L224Q & HE1L172;


--NE1_header_1.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[8] at LC7_15_I2
--operation mode is normal

NE1_header_1.trigger_word[8]_lut_out = PE1_HEADER_data.trigger_word[8]~reg0;
NE1_header_1.trigger_word[8] = DFFE(NE1_header_1.trigger_word[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[8] at LC7_11_I2
--operation mode is normal

NE1_header_0.trigger_word[8]_lut_out = PE1_HEADER_data.trigger_word[8]~reg0;
NE1_header_0.trigger_word[8] = DFFE(NE1_header_0.trigger_word[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L212 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i806~8 at LC3_15_I2
--operation mode is normal

NE1L212 = NE1_rd_ptr[0] & NE1_header_1.trigger_word[8] # !NE1_rd_ptr[0] & NE1_header_0.trigger_word[8];


--NE2_header_1.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[8] at LC5_8_I2
--operation mode is normal

NE2_header_1.trigger_word[8]_lut_out = PE2_HEADER_data.trigger_word[8]~reg0;
NE2_header_1.trigger_word[8] = DFFE(NE2_header_1.trigger_word[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[8] at LC10_8_I2
--operation mode is normal

NE2_header_0.trigger_word[8]_lut_out = PE2_HEADER_data.trigger_word[8]~reg0;
NE2_header_0.trigger_word[8] = DFFE(NE2_header_0.trigger_word[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L112 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i806~8 at LC6_8_I2
--operation mode is normal

NE2L112 = NE2_header_0.trigger_word[8] & (NE2_header_1.trigger_word[8] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[8] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[8];


--HE1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1553~1354 at LC9_15_I2
--operation mode is normal

HE1L362 = HE1_AnB & NE1L212 # !HE1_AnB & NE2L112;


--NE1_header_1.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[8] at LC5_4_D2
--operation mode is normal

NE1_header_1.deadtime[8]_lut_out = W03_sload_path[8];
NE1_header_1.deadtime[8] = DFFE(NE1_header_1.deadtime[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[8] at LC1_4_D2
--operation mode is normal

NE1_header_0.deadtime[8]_lut_out = W03_sload_path[8];
NE1_header_0.deadtime[8] = DFFE(NE1_header_0.deadtime[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1028 at LC6_4_D2
--operation mode is normal

HE1L181 = NE1_rd_ptr[0] & NE1_header_1.deadtime[8] # !NE1_rd_ptr[0] & NE1_header_0.deadtime[8];


--NE2_header_1.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[8] at LC3_11_S2
--operation mode is normal

NE2_header_1.deadtime[8]_lut_out = W63_sload_path[8];
NE2_header_1.deadtime[8] = DFFE(NE2_header_1.deadtime[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[8] at LC5_11_S2
--operation mode is normal

NE2_header_0.deadtime[8]_lut_out = W63_sload_path[8];
NE2_header_0.deadtime[8] = DFFE(NE2_header_0.deadtime[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1029 at LC3_10_S2
--operation mode is normal

HE1L281 = NE2_header_0.deadtime[8] & (NE2_header_1.deadtime[8] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[8] & NE2_rd_ptr[0] & NE2_header_1.deadtime[8];


--HE1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1030 at LC10_4_D2
--operation mode is normal

HE1L381 = HE1_AnB & HE1L181 # !HE1_AnB & HE1L281;


--NB7_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC1_1_P2
NB7_q[8]_data_in = UE1L71;
NB7_q[8]_write_enable = NE1_i930;
NB7_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[8]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[8]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[8] = MEMORY_SEGMENT(NB7_q[8]_data_in, NB7_q[8]_write_enable, NB7_q[8]_clock_0, , , , , , VCC, NB7_q[8]_write_address, NB7_q[8]_read_address);


--NB51_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC2_1_L1
NB51_q[8]_data_in = UE2L71;
NB51_q[8]_write_enable = NE2_i930;
NB51_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[8]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[8]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[8] = MEMORY_SEGMENT(NB51_q[8]_data_in, NB51_q[8]_write_enable, NB51_q[8]_clock_0, , , , , , VCC, NB51_q[8]_write_address, NB51_q[8]_read_address);


--HE1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1031 at LC3_16_J1
--operation mode is normal

HE1L481 = HE1_AnB & NB7_q[8] # !HE1_AnB & NB51_q[8];


--NB5_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0] at EC4_1_B2
NB5_q[0]_data_in = WE1_ram_data_in[0];
NB5_q[0]_write_enable = WE1_ram_we2;
NB5_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[0]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[0] = MEMORY_SEGMENT(NB5_q[0]_data_in, NB5_q[0]_write_enable, NB5_q[0]_clock_0, , , , , , VCC, NB5_q[0]_write_address, NB5_q[0]_read_address);


--NB31_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0] at EC3_1_S2
NB31_q[0]_data_in = WE2_ram_data_in[0];
NB31_q[0]_write_enable = WE2_ram_we2;
NB31_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[0]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[0] = MEMORY_SEGMENT(NB31_q[0]_data_in, NB31_q[0]_write_enable, NB31_q[0]_clock_0, , , , , , VCC, NB31_q[0]_write_address, NB31_q[0]_read_address);


--HE1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1032 at LC7_16_J1
--operation mode is normal

HE1L581 = HE1_AnB & NB5_q[0] # !HE1_AnB & NB31_q[0] # !HE1L834Q;


--HE1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1033 at LC8_16_J1
--operation mode is normal

HE1L681 = !HE1L524Q & (HE1L624Q & HE1L481 # !HE1L624Q & HE1L581);


--NB9_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC3_1_I1
NB9_q[8]_data_in = GE1L9Q;
NB9_q[8]_write_enable = NE1_i951;
NB9_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[8]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[8]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[8] = MEMORY_SEGMENT(NB9_q[8]_data_in, NB9_q[8]_write_enable, NB9_q[8]_clock_0, , , , , , VCC, NB9_q[8]_write_address, NB9_q[8]_read_address);


--NB71_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC1_1_H1
NB71_q[8]_data_in = GE1L9Q;
NB71_q[8]_write_enable = NE2_i951;
NB71_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[8]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[8]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[8] = MEMORY_SEGMENT(NB71_q[8]_data_in, NB71_q[8]_write_enable, NB71_q[8]_clock_0, , , , , , VCC, NB71_q[8]_write_address, NB71_q[8]_read_address);


--HE1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1034 at LC3_15_I1
--operation mode is normal

HE1L781 = HE1L524Q & (HE1_AnB & NB9_q[8] # !HE1_AnB & NB71_q[8]);


--HE1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1454~1035 at LC8_16_I2
--operation mode is normal

HE1L881 = HE1L424Q & HE1L381 # !HE1L424Q & (HE1L781 # HE1L681);


--HE1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1553~1355 at LC4_15_I2
--operation mode is normal

HE1L462 = HE1L303 & (HE1L324Q & HE1L362 # !HE1L324Q & HE1L881);


--NE1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC10_15_I2
--operation mode is normal

NE1_header_1.timestamp[8]_lut_out = PE1_HEADER_data.timestamp[8]~reg0;
NE1_header_1.timestamp[8] = DFFE(NE1_header_1.timestamp[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC5_14_I2
--operation mode is normal

NE1_header_0.timestamp[8]_lut_out = PE1_HEADER_data.timestamp[8]~reg0;
NE1_header_0.timestamp[8] = DFFE(NE1_header_0.timestamp[8]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L202 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i790~8 at LC1_15_I2
--operation mode is normal

NE1L202 = NE1_rd_ptr[0] & NE1_header_1.timestamp[8] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[8];


--NE2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC6_11_S2
--operation mode is normal

NE2_header_1.timestamp[8]_lut_out = PE2_HEADER_data.timestamp[8]~reg0;
NE2_header_1.timestamp[8] = DFFE(NE2_header_1.timestamp[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC7_11_S2
--operation mode is normal

NE2_header_0.timestamp[8]_lut_out = PE2_HEADER_data.timestamp[8]~reg0;
NE2_header_0.timestamp[8] = DFFE(NE2_header_0.timestamp[8]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L102 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i790~8 at LC9_11_S2
--operation mode is normal

NE2L102 = NE2_header_0.timestamp[8] & (NE2_header_1.timestamp[8] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[8] & NE2_rd_ptr[0] & NE2_header_1.timestamp[8];


--HE1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1553~1356 at LC6_15_I2
--operation mode is normal

HE1L562 = HE1_AnB & NE1L202 # !HE1_AnB & NE2L102;


--NE1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC3_12_E2
--operation mode is normal

NE1_header_1.timestamp[24]_lut_out = PE1_HEADER_data.timestamp[24]~reg0;
NE1_header_1.timestamp[24] = DFFE(NE1_header_1.timestamp[24]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC1_12_E2
--operation mode is normal

NE1_header_0.timestamp[24]_lut_out = PE1_HEADER_data.timestamp[24]~reg0;
NE1_header_0.timestamp[24] = DFFE(NE1_header_0.timestamp[24]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L681 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i774~8 at LC1_11_E2
--operation mode is normal

NE1L681 = NE1_header_0.timestamp[24] & (NE1_header_1.timestamp[24] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[24] & NE1_rd_ptr[0] & NE1_header_1.timestamp[24];


--NE2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC6_4_Q2
--operation mode is normal

NE2_header_1.timestamp[24]_lut_out = PE2_HEADER_data.timestamp[24]~reg0;
NE2_header_1.timestamp[24] = DFFE(NE2_header_1.timestamp[24]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC2_4_Q2
--operation mode is normal

NE2_header_0.timestamp[24]_lut_out = PE2_HEADER_data.timestamp[24]~reg0;
NE2_header_0.timestamp[24] = DFFE(NE2_header_0.timestamp[24]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L581 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i774~8 at LC4_4_Q2
--operation mode is normal

NE2L581 = NE2_header_0.timestamp[24] & (NE2_header_1.timestamp[24] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[24] & NE2_rd_ptr[0] & NE2_header_1.timestamp[24];


--HE1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1553~1357 at LC1_4_Q2
--operation mode is normal

HE1L662 = NE1L681 & (HE1_AnB # NE2L581) # !NE1L681 & !HE1_AnB & NE2L581;


--HE1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1553~1358 at LC3_14_I2
--operation mode is normal

HE1L762 = HE1L124Q & HE1L562 # !HE1L124Q & HE1L224Q & HE1L662;


--NE1_header_1.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[9] at LC8_12_E2
--operation mode is normal

NE1_header_1.trigger_word[9]_lut_out = PE1_HEADER_data.trigger_word[9]~reg0;
NE1_header_1.trigger_word[9] = DFFE(NE1_header_1.trigger_word[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[9] at LC7_12_E2
--operation mode is normal

NE1_header_0.trigger_word[9]_lut_out = PE1_HEADER_data.trigger_word[9]~reg0;
NE1_header_0.trigger_word[9] = DFFE(NE1_header_0.trigger_word[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L112 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i805~8 at LC3_11_E2
--operation mode is normal

NE1L112 = NE1_header_1.trigger_word[9] & (NE1_rd_ptr[0] # NE1_header_0.trigger_word[9]) # !NE1_header_1.trigger_word[9] & !NE1_rd_ptr[0] & NE1_header_0.trigger_word[9];


--NE2_header_1.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[9] at LC4_7_I2
--operation mode is normal

NE2_header_1.trigger_word[9]_lut_out = PE2_HEADER_data.trigger_word[9]~reg0;
NE2_header_1.trigger_word[9] = DFFE(NE2_header_1.trigger_word[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[9] at LC3_6_I2
--operation mode is normal

NE2_header_0.trigger_word[9]_lut_out = PE2_HEADER_data.trigger_word[9]~reg0;
NE2_header_0.trigger_word[9] = DFFE(NE2_header_0.trigger_word[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L012 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i805~8 at LC10_6_I2
--operation mode is normal

NE2L012 = NE2_header_1.trigger_word[9] & (NE2_rd_ptr[0] # NE2_header_0.trigger_word[9]) # !NE2_header_1.trigger_word[9] & !NE2_rd_ptr[0] & NE2_header_0.trigger_word[9];


--HE1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1552~1354 at LC6_10_J2
--operation mode is normal

HE1L852 = HE1_AnB & NE1L112 # !HE1_AnB & NE2L012;


--NE1_header_1.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[9] at LC6_5_H2
--operation mode is normal

NE1_header_1.deadtime[9]_lut_out = W03_sload_path[9];
NE1_header_1.deadtime[9] = DFFE(NE1_header_1.deadtime[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[9] at LC5_5_H2
--operation mode is normal

NE1_header_0.deadtime[9]_lut_out = W03_sload_path[9];
NE1_header_0.deadtime[9] = DFFE(NE1_header_0.deadtime[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1028 at LC2_5_H2
--operation mode is normal

HE1L371 = NE1_header_0.deadtime[9] & (NE1_header_1.deadtime[9] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[9] & NE1_rd_ptr[0] & NE1_header_1.deadtime[9];


--NE2_header_1.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[9] at LC7_4_H2
--operation mode is normal

NE2_header_1.deadtime[9]_lut_out = W63_sload_path[9];
NE2_header_1.deadtime[9] = DFFE(NE2_header_1.deadtime[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[9] at LC9_4_H2
--operation mode is normal

NE2_header_0.deadtime[9]_lut_out = W63_sload_path[9];
NE2_header_0.deadtime[9] = DFFE(NE2_header_0.deadtime[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1029 at LC6_4_H2
--operation mode is normal

HE1L471 = NE2_rd_ptr[0] & NE2_header_1.deadtime[9] # !NE2_rd_ptr[0] & NE2_header_0.deadtime[9];


--HE1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1030 at LC5_4_H2
--operation mode is normal

HE1L571 = HE1L371 & (HE1_AnB # HE1L471) # !HE1L371 & !HE1_AnB & HE1L471;


--NB7_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_J2
NB7_q[9]_data_in = UE1L91;
NB7_q[9]_write_enable = NE1_i930;
NB7_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[9]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[9]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[9] = MEMORY_SEGMENT(NB7_q[9]_data_in, NB7_q[9]_write_enable, NB7_q[9]_clock_0, , , , , , VCC, NB7_q[9]_write_address, NB7_q[9]_read_address);


--NB51_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC1_1_L1
NB51_q[9]_data_in = UE2L91;
NB51_q[9]_write_enable = NE2_i930;
NB51_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[9]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[9]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[9] = MEMORY_SEGMENT(NB51_q[9]_data_in, NB51_q[9]_write_enable, NB51_q[9]_clock_0, , , , , , VCC, NB51_q[9]_write_address, NB51_q[9]_read_address);


--HE1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1031 at LC10_15_J1
--operation mode is normal

HE1L671 = HE1_AnB & NB7_q[9] # !HE1_AnB & NB51_q[9];


--NB5_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1] at EC2_1_K2
NB5_q[1]_data_in = WE1_ram_data_in[1];
NB5_q[1]_write_enable = WE1_ram_we2;
NB5_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[1]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[1] = MEMORY_SEGMENT(NB5_q[1]_data_in, NB5_q[1]_write_enable, NB5_q[1]_clock_0, , , , , , VCC, NB5_q[1]_write_address, NB5_q[1]_read_address);


--NB31_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1] at EC3_1_Z2
NB31_q[1]_data_in = WE2_ram_data_in[1];
NB31_q[1]_write_enable = WE2_ram_we2;
NB31_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[1]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[1] = MEMORY_SEGMENT(NB31_q[1]_data_in, NB31_q[1]_write_enable, NB31_q[1]_clock_0, , , , , , VCC, NB31_q[1]_write_address, NB31_q[1]_read_address);


--HE1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1032 at LC5_15_J1
--operation mode is normal

HE1L771 = HE1_AnB & NB5_q[1] # !HE1_AnB & NB31_q[1] # !HE1L834Q;


--HE1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1033 at LC7_15_J1
--operation mode is normal

HE1L871 = !HE1L524Q & (HE1L624Q & HE1L671 # !HE1L624Q & HE1L771);


--NB9_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC3_1_K1
NB9_q[9]_data_in = GE1L01Q;
NB9_q[9]_write_enable = NE1_i951;
NB9_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[9]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[9]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[9] = MEMORY_SEGMENT(NB9_q[9]_data_in, NB9_q[9]_write_enable, NB9_q[9]_clock_0, , , , , , VCC, NB9_q[9]_write_address, NB9_q[9]_read_address);


--NB71_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC5_1_M1
NB71_q[9]_data_in = GE1L01Q;
NB71_q[9]_write_enable = NE2_i951;
NB71_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[9]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[9]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[9] = MEMORY_SEGMENT(NB71_q[9]_data_in, NB71_q[9]_write_enable, NB71_q[9]_clock_0, , , , , , VCC, NB71_q[9]_write_address, NB71_q[9]_read_address);


--HE1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1034 at LC3_16_J2
--operation mode is normal

HE1L971 = HE1L524Q & (HE1_AnB & NB9_q[9] # !HE1_AnB & NB71_q[9]);


--HE1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1453~1035 at LC5_16_J2
--operation mode is normal

HE1L081 = HE1L424Q & HE1L571 # !HE1L424Q & (HE1L971 # HE1L871);


--HE1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1552~1355 at LC4_15_J2
--operation mode is normal

HE1L952 = HE1L303 & (HE1L324Q & HE1L852 # !HE1L324Q & HE1L081);


--NE1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC7_3_K2
--operation mode is normal

NE1_header_1.timestamp[9]_lut_out = PE1_HEADER_data.timestamp[9]~reg0;
NE1_header_1.timestamp[9] = DFFE(NE1_header_1.timestamp[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC9_3_K2
--operation mode is normal

NE1_header_0.timestamp[9]_lut_out = PE1_HEADER_data.timestamp[9]~reg0;
NE1_header_0.timestamp[9] = DFFE(NE1_header_0.timestamp[9]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L102 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i789~8 at LC1_3_K2
--operation mode is normal

NE1L102 = NE1_header_0.timestamp[9] & (NE1_header_1.timestamp[9] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[9] & NE1_rd_ptr[0] & NE1_header_1.timestamp[9];


--NE2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC3_8_S2
--operation mode is normal

NE2_header_1.timestamp[9]_lut_out = PE2_HEADER_data.timestamp[9]~reg0;
NE2_header_1.timestamp[9] = DFFE(NE2_header_1.timestamp[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC1_9_S2
--operation mode is normal

NE2_header_0.timestamp[9]_lut_out = PE2_HEADER_data.timestamp[9]~reg0;
NE2_header_0.timestamp[9] = DFFE(NE2_header_0.timestamp[9]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L002 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i789~8 at LC1_8_S2
--operation mode is normal

NE2L002 = NE2_header_0.timestamp[9] & (NE2_header_1.timestamp[9] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[9] & NE2_rd_ptr[0] & NE2_header_1.timestamp[9];


--HE1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1552~1356 at LC6_7_J2
--operation mode is normal

HE1L062 = NE2L002 & (NE1L102 # !HE1_AnB) # !NE2L002 & HE1_AnB & NE1L102;


--NE1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC5_10_K2
--operation mode is normal

NE1_header_1.timestamp[25]_lut_out = PE1_HEADER_data.timestamp[25]~reg0;
NE1_header_1.timestamp[25] = DFFE(NE1_header_1.timestamp[25]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC3_10_K2
--operation mode is normal

NE1_header_0.timestamp[25]_lut_out = PE1_HEADER_data.timestamp[25]~reg0;
NE1_header_0.timestamp[25] = DFFE(NE1_header_0.timestamp[25]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L581 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i773~8 at LC7_9_K2
--operation mode is normal

NE1L581 = NE1_header_1.timestamp[25] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[25]) # !NE1_header_1.timestamp[25] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[25];


--NE2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC5_8_Q2
--operation mode is normal

NE2_header_1.timestamp[25]_lut_out = PE2_HEADER_data.timestamp[25]~reg0;
NE2_header_1.timestamp[25] = DFFE(NE2_header_1.timestamp[25]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC8_10_Q2
--operation mode is normal

NE2_header_0.timestamp[25]_lut_out = PE2_HEADER_data.timestamp[25]~reg0;
NE2_header_0.timestamp[25] = DFFE(NE2_header_0.timestamp[25]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L481 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i773~8 at LC8_9_Q2
--operation mode is normal

NE2L481 = NE2_rd_ptr[0] & NE2_header_1.timestamp[25] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[25];


--HE1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1552~1357 at LC7_7_J2
--operation mode is normal

HE1L162 = NE2L481 & (NE1L581 # !HE1_AnB) # !NE2L481 & HE1_AnB & NE1L581;


--HE1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1552~1358 at LC7_6_J2
--operation mode is normal

HE1L262 = HE1L124Q & HE1L062 # !HE1L124Q & HE1L224Q & HE1L162;


--NE1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC5_3_K2
--operation mode is normal

NE1_header_1.timestamp[26]_lut_out = PE1_HEADER_data.timestamp[26]~reg0;
NE1_header_1.timestamp[26] = DFFE(NE1_header_1.timestamp[26]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC10_3_K2
--operation mode is normal

NE1_header_0.timestamp[26]_lut_out = PE1_HEADER_data.timestamp[26]~reg0;
NE1_header_0.timestamp[26] = DFFE(NE1_header_0.timestamp[26]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L481 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i772~7 at LC3_6_K2
--operation mode is normal

NE1L481 = NE1_header_0.timestamp[26] & (NE1_header_1.timestamp[26] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[26] & NE1_header_1.timestamp[26] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC3_6_Q2
--operation mode is normal

NE2_header_1.timestamp[26]_lut_out = PE2_HEADER_data.timestamp[26]~reg0;
NE2_header_1.timestamp[26] = DFFE(NE2_header_1.timestamp[26]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC9_6_Q2
--operation mode is normal

NE2_header_0.timestamp[26]_lut_out = PE2_HEADER_data.timestamp[26]~reg0;
NE2_header_0.timestamp[26] = DFFE(NE2_header_0.timestamp[26]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L381 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i772~7 at LC7_6_Q2
--operation mode is normal

NE2L381 = NE2_rd_ptr[0] & NE2_header_1.timestamp[26] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[26];


--FE1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1610 at LC7_6_K2
--operation mode is normal

FE1L49 = HE1L224Q & (HE1_AnB & NE1L481 # !HE1_AnB & NE2L381);


--FE1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1611 at LC4_15_M2
--operation mode is normal

FE1L59 = !HE1L324Q & !HE1L224Q;

--FE1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1616 at LC4_15_M2
--operation mode is normal

FE1L89 = !HE1L324Q & !HE1L224Q;


--NE1_header_1.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[10] at LC4_11_K2
--operation mode is normal

NE1_header_1.deadtime[10]_lut_out = W03_sload_path[10];
NE1_header_1.deadtime[10] = DFFE(NE1_header_1.deadtime[10]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[10] at LC10_11_K2
--operation mode is normal

NE1_header_0.deadtime[10]_lut_out = W03_sload_path[10];
NE1_header_0.deadtime[10] = DFFE(NE1_header_0.deadtime[10]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1011 at LC9_11_K2
--operation mode is normal

HE1L561 = NE1_header_0.deadtime[10] & (NE1_header_1.deadtime[10] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[10] & NE1_rd_ptr[0] & NE1_header_1.deadtime[10];


--NE2_header_1.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[10] at LC8_13_H2
--operation mode is normal

NE2_header_1.deadtime[10]_lut_out = W63_sload_path[10];
NE2_header_1.deadtime[10] = DFFE(NE2_header_1.deadtime[10]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[10] at LC2_13_H2
--operation mode is normal

NE2_header_0.deadtime[10]_lut_out = W63_sload_path[10];
NE2_header_0.deadtime[10] = DFFE(NE2_header_0.deadtime[10]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1012 at LC6_12_H2
--operation mode is normal

HE1L661 = NE2_header_0.deadtime[10] & (NE2_header_1.deadtime[10] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[10] & NE2_rd_ptr[0] & NE2_header_1.deadtime[10];


--HE1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1013 at LC5_15_K2
--operation mode is normal

HE1L761 = HE1_AnB & HE1L561 # !HE1_AnB & HE1L661;


--NB7_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_M2
NB7_q[10]_data_in = ~GND;
NB7_q[10]_write_enable = NE1_i930;
NB7_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[10]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[10]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[10] = MEMORY_SEGMENT(NB7_q[10]_data_in, NB7_q[10]_write_enable, NB7_q[10]_clock_0, , , , , , VCC, NB7_q[10]_write_address, NB7_q[10]_read_address);


--NB51_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC2_1_X1
NB51_q[10]_data_in = ~GND;
NB51_q[10]_write_enable = NE2_i930;
NB51_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[10]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[10]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[10] = MEMORY_SEGMENT(NB51_q[10]_data_in, NB51_q[10]_write_enable, NB51_q[10]_clock_0, , , , , , VCC, NB51_q[10]_write_address, NB51_q[10]_read_address);


--HE1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1014 at LC9_15_K2
--operation mode is normal

HE1L861 = HE1_AnB & NB7_q[10] # !HE1_AnB & NB51_q[10];


--NB5_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2] at EC1_1_B2
NB5_q[2]_data_in = WE1_ram_data_in[2];
NB5_q[2]_write_enable = WE1_ram_we2;
NB5_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[2]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[2] = MEMORY_SEGMENT(NB5_q[2]_data_in, NB5_q[2]_write_enable, NB5_q[2]_clock_0, , , , , , VCC, NB5_q[2]_write_address, NB5_q[2]_read_address);


--NB31_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2] at EC4_1_S2
NB31_q[2]_data_in = WE2_ram_data_in[2];
NB31_q[2]_write_enable = WE2_ram_we2;
NB31_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[2]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[2] = MEMORY_SEGMENT(NB31_q[2]_data_in, NB31_q[2]_write_enable, NB31_q[2]_clock_0, , , , , , VCC, NB31_q[2]_write_address, NB31_q[2]_read_address);


--HE1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1015 at LC2_16_K2
--operation mode is normal

HE1L961 = HE1_AnB & NB5_q[2] # !HE1_AnB & NB31_q[2] # !HE1L834Q;


--HE1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1016 at LC10_15_K2
--operation mode is normal

HE1L071 = !HE1L524Q & (HE1L624Q & HE1L861 # !HE1L624Q & HE1L961);


--NB9_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC4_1_K1
NB9_q[10]_data_in = GE1L11Q;
NB9_q[10]_write_enable = NE1_i951;
NB9_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[10]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[10]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[10] = MEMORY_SEGMENT(NB9_q[10]_data_in, NB9_q[10]_write_enable, NB9_q[10]_clock_0, , , , , , VCC, NB9_q[10]_write_address, NB9_q[10]_read_address);


--NB71_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_M1
NB71_q[10]_data_in = GE1L11Q;
NB71_q[10]_write_enable = NE2_i951;
NB71_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[10]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[10]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[10] = MEMORY_SEGMENT(NB71_q[10]_data_in, NB71_q[10]_write_enable, NB71_q[10]_clock_0, , , , , , VCC, NB71_q[10]_write_address, NB71_q[10]_read_address);


--HE1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1017 at LC9_14_K2
--operation mode is normal

HE1L171 = HE1L524Q & (HE1_AnB & NB9_q[10] # !HE1_AnB & NB71_q[10]);


--HE1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1452~1018 at LC6_15_K2
--operation mode is normal

HE1L271 = HE1L424Q & HE1L761 # !HE1L424Q & (HE1L171 # HE1L071);


--FE1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1612 at LC2_15_K2
--operation mode is normal

FE1L69 = !HE1L124Q & (FE1L49 # FE1L59 & HE1L271);


--NE1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC4_13_I2
--operation mode is normal

NE1_header_1.timestamp[10]_lut_out = PE1_HEADER_data.timestamp[10]~reg0;
NE1_header_1.timestamp[10] = DFFE(NE1_header_1.timestamp[10]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC4_12_I2
--operation mode is normal

NE1_header_0.timestamp[10]_lut_out = PE1_HEADER_data.timestamp[10]~reg0;
NE1_header_0.timestamp[10] = DFFE(NE1_header_0.timestamp[10]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L002 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i788~7 at LC6_12_I2
--operation mode is normal

NE1L002 = NE1_rd_ptr[0] & NE1_header_1.timestamp[10] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[10];


--NE2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC5_8_S2
--operation mode is normal

NE2_header_1.timestamp[10]_lut_out = PE2_HEADER_data.timestamp[10]~reg0;
NE2_header_1.timestamp[10] = DFFE(NE2_header_1.timestamp[10]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC6_9_S2
--operation mode is normal

NE2_header_0.timestamp[10]_lut_out = PE2_HEADER_data.timestamp[10]~reg0;
NE2_header_0.timestamp[10] = DFFE(NE2_header_0.timestamp[10]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L991 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i788~7 at LC8_8_S2
--operation mode is normal

NE2L991 = NE2_rd_ptr[0] & NE2_header_1.timestamp[10] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[10];


--FE1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1613 at LC3_15_K2
--operation mode is normal

FE1L79 = HE1L124Q & (HE1_AnB & NE1L002 # !HE1_AnB & NE2L991);


--NE1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC4_13_M2
--operation mode is normal

NE1_header_1.timestamp[27]_lut_out = PE1_HEADER_data.timestamp[27]~reg0;
NE1_header_1.timestamp[27] = DFFE(NE1_header_1.timestamp[27]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC7_12_M2
--operation mode is normal

NE1_header_0.timestamp[27]_lut_out = PE1_HEADER_data.timestamp[27]~reg0;
NE1_header_0.timestamp[27] = DFFE(NE1_header_0.timestamp[27]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L381 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i771~7 at LC5_12_M2
--operation mode is normal

NE1L381 = NE1_header_0.timestamp[27] & (NE1_header_1.timestamp[27] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[27] & NE1_rd_ptr[0] & NE1_header_1.timestamp[27];


--NE2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC6_11_M2
--operation mode is normal

NE2_header_1.timestamp[27]_lut_out = PE2_HEADER_data.timestamp[27]~reg0;
NE2_header_1.timestamp[27] = DFFE(NE2_header_1.timestamp[27]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC9_12_M2
--operation mode is normal

NE2_header_0.timestamp[27]_lut_out = PE2_HEADER_data.timestamp[27]~reg0;
NE2_header_0.timestamp[27] = DFFE(NE2_header_0.timestamp[27]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L281 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i771~7 at LC5_11_M2
--operation mode is normal

NE2L281 = NE2_header_1.timestamp[27] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[27]) # !NE2_header_1.timestamp[27] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[27];


--FE1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1606 at LC7_11_M2
--operation mode is normal

FE1L09 = HE1L224Q & (HE1_AnB & NE1L381 # !HE1_AnB & NE2L281);


--NE1_header_1.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[11] at LC9_10_E2
--operation mode is normal

NE1_header_1.deadtime[11]_lut_out = W03_sload_path[11];
NE1_header_1.deadtime[11] = DFFE(NE1_header_1.deadtime[11]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[11] at LC2_10_E2
--operation mode is normal

NE1_header_0.deadtime[11]_lut_out = W03_sload_path[11];
NE1_header_0.deadtime[11] = DFFE(NE1_header_0.deadtime[11]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1011 at LC4_10_E2
--operation mode is normal

HE1L751 = NE1_rd_ptr[0] & NE1_header_1.deadtime[11] # !NE1_rd_ptr[0] & NE1_header_0.deadtime[11];


--NE2_header_1.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[11] at LC6_7_T2
--operation mode is normal

NE2_header_1.deadtime[11]_lut_out = W63_sload_path[11];
NE2_header_1.deadtime[11] = DFFE(NE2_header_1.deadtime[11]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[11] at LC9_7_T2
--operation mode is normal

NE2_header_0.deadtime[11]_lut_out = W63_sload_path[11];
NE2_header_0.deadtime[11] = DFFE(NE2_header_0.deadtime[11]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1012 at LC2_7_T2
--operation mode is normal

HE1L851 = NE2_header_1.deadtime[11] & (NE2_header_0.deadtime[11] # NE2_rd_ptr[0]) # !NE2_header_1.deadtime[11] & NE2_header_0.deadtime[11] & !NE2_rd_ptr[0];


--HE1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1013 at LC5_10_E2
--operation mode is normal

HE1L951 = HE1_AnB & HE1L751 # !HE1_AnB & HE1L851;


--NB7_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_M2
NB7_q[11]_data_in = ~GND;
NB7_q[11]_write_enable = NE1_i930;
NB7_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[11]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[11]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[11] = MEMORY_SEGMENT(NB7_q[11]_data_in, NB7_q[11]_write_enable, NB7_q[11]_clock_0, , , , , , VCC, NB7_q[11]_write_address, NB7_q[11]_read_address);


--NB51_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_X1
NB51_q[11]_data_in = ~GND;
NB51_q[11]_write_enable = NE2_i930;
NB51_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[11]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[11]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[11] = MEMORY_SEGMENT(NB51_q[11]_data_in, NB51_q[11]_write_enable, NB51_q[11]_clock_0, , , , , , VCC, NB51_q[11]_write_address, NB51_q[11]_read_address);


--HE1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1014 at LC6_13_M2
--operation mode is normal

HE1L061 = NB7_q[11] & (HE1_AnB # NB51_q[11]) # !NB7_q[11] & !HE1_AnB & NB51_q[11];


--NB5_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3] at EC3_1_B2
NB5_q[3]_data_in = WE1_ram_data_in[3];
NB5_q[3]_write_enable = WE1_ram_we2;
NB5_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[3]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[3] = MEMORY_SEGMENT(NB5_q[3]_data_in, NB5_q[3]_write_enable, NB5_q[3]_clock_0, , , , , , VCC, NB5_q[3]_write_address, NB5_q[3]_read_address);


--NB31_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3] at EC2_1_S2
NB31_q[3]_data_in = WE2_ram_data_in[3];
NB31_q[3]_write_enable = WE2_ram_we2;
NB31_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[3]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[3] = MEMORY_SEGMENT(NB31_q[3]_data_in, NB31_q[3]_write_enable, NB31_q[3]_clock_0, , , , , , VCC, NB31_q[3]_write_address, NB31_q[3]_read_address);


--HE1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1015 at LC8_13_M2
--operation mode is normal

HE1L161 = HE1_AnB & NB5_q[3] # !HE1_AnB & NB31_q[3] # !HE1L834Q;


--HE1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1016 at LC4_12_M2
--operation mode is normal

HE1L261 = !HE1L524Q & (HE1L624Q & HE1L061 # !HE1L624Q & HE1L161);


--NB9_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC1_1_K1
NB9_q[11]_data_in = ~GND;
NB9_q[11]_write_enable = NE1_i951;
NB9_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[11]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[11]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[11] = MEMORY_SEGMENT(NB9_q[11]_data_in, NB9_q[11]_write_enable, NB9_q[11]_clock_0, , , , , , VCC, NB9_q[11]_write_address, NB9_q[11]_read_address);


--NB71_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_M1
NB71_q[11]_data_in = ~GND;
NB71_q[11]_write_enable = NE2_i951;
NB71_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[11]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[11]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[11] = MEMORY_SEGMENT(NB71_q[11]_data_in, NB71_q[11]_write_enable, NB71_q[11]_clock_0, , , , , , VCC, NB71_q[11]_write_address, NB71_q[11]_read_address);


--HE1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1017 at LC10_12_M2
--operation mode is normal

HE1L361 = HE1L524Q & (HE1_AnB & NB9_q[11] # !HE1_AnB & NB71_q[11]);


--HE1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1451~1018 at LC1_11_M2
--operation mode is normal

HE1L461 = HE1L424Q & HE1L951 # !HE1L424Q & (HE1L361 # HE1L261);


--FE1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1607 at LC10_11_M2
--operation mode is normal

FE1L19 = !HE1L124Q & (FE1L09 # FE1L59 & HE1L461);


--NE1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC5_7_J2
--operation mode is normal

NE1_header_1.timestamp[11]_lut_out = PE1_HEADER_data.timestamp[11]~reg0;
NE1_header_1.timestamp[11] = DFFE(NE1_header_1.timestamp[11]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC6_8_J2
--operation mode is normal

NE1_header_0.timestamp[11]_lut_out = PE1_HEADER_data.timestamp[11]~reg0;
NE1_header_0.timestamp[11] = DFFE(NE1_header_0.timestamp[11]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L991 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i787~7 at LC5_8_J2
--operation mode is normal

NE1L991 = NE1_header_0.timestamp[11] & (NE1_header_1.timestamp[11] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[11] & NE1_header_1.timestamp[11] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC8_8_T2
--operation mode is normal

NE2_header_1.timestamp[11]_lut_out = PE2_HEADER_data.timestamp[11]~reg0;
NE2_header_1.timestamp[11] = DFFE(NE2_header_1.timestamp[11]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC5_9_T2
--operation mode is normal

NE2_header_0.timestamp[11]_lut_out = PE2_HEADER_data.timestamp[11]~reg0;
NE2_header_0.timestamp[11] = DFFE(NE2_header_0.timestamp[11]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L891 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i787~7 at LC8_7_T2
--operation mode is normal

NE2L891 = NE2_header_1.timestamp[11] & (NE2_header_0.timestamp[11] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[11] & NE2_header_0.timestamp[11] & !NE2_rd_ptr[0];


--FE1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1608 at LC9_11_M2
--operation mode is normal

FE1L29 = HE1L124Q & (HE1_AnB & NE1L991 # !HE1_AnB & NE2L891);


--NE1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC6_14_L2
--operation mode is normal

NE1_header_1.timestamp[28]_lut_out = PE1_HEADER_data.timestamp[28]~reg0;
NE1_header_1.timestamp[28] = DFFE(NE1_header_1.timestamp[28]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC5_14_L2
--operation mode is normal

NE1_header_0.timestamp[28]_lut_out = PE1_HEADER_data.timestamp[28]~reg0;
NE1_header_0.timestamp[28] = DFFE(NE1_header_0.timestamp[28]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L281 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i770~7 at LC9_14_L2
--operation mode is normal

NE1L281 = NE1_header_0.timestamp[28] & (NE1_header_1.timestamp[28] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[28] & NE1_header_1.timestamp[28] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC3_11_X2
--operation mode is normal

NE2_header_1.timestamp[28]_lut_out = PE2_HEADER_data.timestamp[28]~reg0;
NE2_header_1.timestamp[28] = DFFE(NE2_header_1.timestamp[28]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC10_11_X2
--operation mode is normal

NE2_header_0.timestamp[28]_lut_out = PE2_HEADER_data.timestamp[28]~reg0;
NE2_header_0.timestamp[28] = DFFE(NE2_header_0.timestamp[28]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L181 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i770~7 at LC5_11_X2
--operation mode is normal

NE2L181 = NE2_header_0.timestamp[28] & (NE2_header_1.timestamp[28] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[28] & NE2_rd_ptr[0] & NE2_header_1.timestamp[28];


--FE1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1606 at LC7_11_X2
--operation mode is normal

FE1L78 = HE1L224Q & (HE1_AnB & NE1L281 # !HE1_AnB & NE2L181);


--NE1_header_1.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[12] at LC9_12_E2
--operation mode is normal

NE1_header_1.deadtime[12]_lut_out = W03_sload_path[12];
NE1_header_1.deadtime[12] = DFFE(NE1_header_1.deadtime[12]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[12] at LC10_12_E2
--operation mode is normal

NE1_header_0.deadtime[12]_lut_out = W03_sload_path[12];
NE1_header_0.deadtime[12] = DFFE(NE1_header_0.deadtime[12]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1011 at LC5_12_E2
--operation mode is normal

HE1L941 = NE1_header_0.deadtime[12] & (NE1_header_1.deadtime[12] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[12] & NE1_rd_ptr[0] & NE1_header_1.deadtime[12];


--NE2_header_1.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[12] at LC3_12_J2
--operation mode is normal

NE2_header_1.deadtime[12]_lut_out = W63_sload_path[12];
NE2_header_1.deadtime[12] = DFFE(NE2_header_1.deadtime[12]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[12] at LC6_12_J2
--operation mode is normal

NE2_header_0.deadtime[12]_lut_out = W63_sload_path[12];
NE2_header_0.deadtime[12] = DFFE(NE2_header_0.deadtime[12]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1012 at LC5_12_J2
--operation mode is normal

HE1L051 = NE2_header_1.deadtime[12] & (NE2_header_0.deadtime[12] # NE2_rd_ptr[0]) # !NE2_header_1.deadtime[12] & NE2_header_0.deadtime[12] & !NE2_rd_ptr[0];


--HE1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1013 at LC6_12_E2
--operation mode is normal

HE1L151 = HE1L941 & (HE1_AnB # HE1L051) # !HE1L941 & !HE1_AnB & HE1L051;


--NB7_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC2_1_M2
NB7_q[12]_data_in = ~GND;
NB7_q[12]_write_enable = NE1_i930;
NB7_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[12]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[12]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[12] = MEMORY_SEGMENT(NB7_q[12]_data_in, NB7_q[12]_write_enable, NB7_q[12]_clock_0, , , , , , VCC, NB7_q[12]_write_address, NB7_q[12]_read_address);


--NB51_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC3_1_N1
NB51_q[12]_data_in = ~GND;
NB51_q[12]_write_enable = NE2_i930;
NB51_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[12]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[12]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[12] = MEMORY_SEGMENT(NB51_q[12]_data_in, NB51_q[12]_write_enable, NB51_q[12]_clock_0, , , , , , VCC, NB51_q[12]_write_address, NB51_q[12]_read_address);


--HE1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1014 at LC3_14_M2
--operation mode is normal

HE1L251 = NB7_q[12] & (HE1_AnB # NB51_q[12]) # !NB7_q[12] & !HE1_AnB & NB51_q[12];


--NB5_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4] at EC2_1_B2
NB5_q[4]_data_in = WE1_ram_data_in[4];
NB5_q[4]_write_enable = WE1_ram_we2;
NB5_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[4]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[4] = MEMORY_SEGMENT(NB5_q[4]_data_in, NB5_q[4]_write_enable, NB5_q[4]_clock_0, , , , , , VCC, NB5_q[4]_write_address, NB5_q[4]_read_address);


--NB31_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4] at EC1_1_Z2
NB31_q[4]_data_in = WE2_ram_data_in[4];
NB31_q[4]_write_enable = WE2_ram_we2;
NB31_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[4]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[4] = MEMORY_SEGMENT(NB31_q[4]_data_in, NB31_q[4]_write_enable, NB31_q[4]_clock_0, , , , , , VCC, NB31_q[4]_write_address, NB31_q[4]_read_address);


--HE1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1015 at LC1_14_M2
--operation mode is normal

HE1L351 = HE1_AnB & NB5_q[4] # !HE1_AnB & NB31_q[4] # !HE1L834Q;


--HE1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1016 at LC2_14_M2
--operation mode is normal

HE1L451 = !HE1L524Q & (HE1L624Q & HE1L251 # !HE1L624Q & HE1L351);


--NB9_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC8_1_K1
NB9_q[12]_data_in = ~GND;
NB9_q[12]_write_enable = NE1_i951;
NB9_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[12]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[12]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[12] = MEMORY_SEGMENT(NB9_q[12]_data_in, NB9_q[12]_write_enable, NB9_q[12]_clock_0, , , , , , VCC, NB9_q[12]_write_address, NB9_q[12]_read_address);


--NB71_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC2_1_M1
NB71_q[12]_data_in = ~GND;
NB71_q[12]_write_enable = NE2_i951;
NB71_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[12]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[12]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[12] = MEMORY_SEGMENT(NB71_q[12]_data_in, NB71_q[12]_write_enable, NB71_q[12]_clock_0, , , , , , VCC, NB71_q[12]_write_address, NB71_q[12]_read_address);


--HE1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1017 at LC1_15_M2
--operation mode is normal

HE1L551 = HE1L524Q & (HE1_AnB & NB9_q[12] # !HE1_AnB & NB71_q[12]);


--HE1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1450~1018 at LC8_14_M2
--operation mode is normal

HE1L651 = HE1L424Q & HE1L151 # !HE1L424Q & (HE1L551 # HE1L451);


--FE1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1607 at LC5_14_M2
--operation mode is normal

FE1L88 = !HE1L124Q & (FE1L78 # FE1L59 & HE1L651);


--NE1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC9_13_M2
--operation mode is normal

NE1_header_1.timestamp[12]_lut_out = PE1_HEADER_data.timestamp[12]~reg0;
NE1_header_1.timestamp[12] = DFFE(NE1_header_1.timestamp[12]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC3_12_M2
--operation mode is normal

NE1_header_0.timestamp[12]_lut_out = PE1_HEADER_data.timestamp[12]~reg0;
NE1_header_0.timestamp[12] = DFFE(NE1_header_0.timestamp[12]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L891 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i786~7 at LC10_13_M2
--operation mode is normal

NE1L891 = NE1_rd_ptr[0] & NE1_header_1.timestamp[12] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[12];


--NE2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC3_3_T2
--operation mode is normal

NE2_header_1.timestamp[12]_lut_out = PE2_HEADER_data.timestamp[12]~reg0;
NE2_header_1.timestamp[12] = DFFE(NE2_header_1.timestamp[12]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC5_4_T2
--operation mode is normal

NE2_header_0.timestamp[12]_lut_out = PE2_HEADER_data.timestamp[12]~reg0;
NE2_header_0.timestamp[12] = DFFE(NE2_header_0.timestamp[12]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L791 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i786~7 at LC10_3_T2
--operation mode is normal

NE2L791 = NE2_header_0.timestamp[12] & (NE2_header_1.timestamp[12] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[12] & NE2_rd_ptr[0] & NE2_header_1.timestamp[12];


--FE1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1608 at LC6_14_M2
--operation mode is normal

FE1L98 = HE1L124Q & (HE1_AnB & NE1L891 # !HE1_AnB & NE2L791);


--NE1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC2_9_K2
--operation mode is normal

NE1_header_1.timestamp[29]_lut_out = PE1_HEADER_data.timestamp[29]~reg0;
NE1_header_1.timestamp[29] = DFFE(NE1_header_1.timestamp[29]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC3_8_K2
--operation mode is normal

NE1_header_0.timestamp[29]_lut_out = PE1_HEADER_data.timestamp[29]~reg0;
NE1_header_0.timestamp[29] = DFFE(NE1_header_0.timestamp[29]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L181 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i769~7 at LC1_8_K2
--operation mode is normal

NE1L181 = NE1_header_1.timestamp[29] & (NE1_header_0.timestamp[29] # NE1_rd_ptr[0]) # !NE1_header_1.timestamp[29] & NE1_header_0.timestamp[29] & !NE1_rd_ptr[0];


--NE2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC9_6_S2
--operation mode is normal

NE2_header_1.timestamp[29]_lut_out = PE2_HEADER_data.timestamp[29]~reg0;
NE2_header_1.timestamp[29] = DFFE(NE2_header_1.timestamp[29]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC2_5_S2
--operation mode is normal

NE2_header_0.timestamp[29]_lut_out = PE2_HEADER_data.timestamp[29]~reg0;
NE2_header_0.timestamp[29] = DFFE(NE2_header_0.timestamp[29]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L081 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i769~7 at LC9_5_S2
--operation mode is normal

NE2L081 = NE2_rd_ptr[0] & NE2_header_1.timestamp[29] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[29];


--FE1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1606 at LC5_8_K2
--operation mode is normal

FE1L48 = HE1L224Q & (HE1_AnB & NE1L181 # !HE1_AnB & NE2L081);


--NE1_header_1.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[13] at LC4_3_K2
--operation mode is normal

NE1_header_1.deadtime[13]_lut_out = W03_sload_path[13];
NE1_header_1.deadtime[13] = DFFE(NE1_header_1.deadtime[13]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[13] at LC6_2_K2
--operation mode is normal

NE1_header_0.deadtime[13]_lut_out = W03_sload_path[13];
NE1_header_0.deadtime[13] = DFFE(NE1_header_0.deadtime[13]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1011 at LC7_2_K2
--operation mode is normal

HE1L141 = NE1_header_1.deadtime[13] & (NE1_header_0.deadtime[13] # NE1_rd_ptr[0]) # !NE1_header_1.deadtime[13] & NE1_header_0.deadtime[13] & !NE1_rd_ptr[0];


--NE2_header_1.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[13] at LC10_6_D2
--operation mode is normal

NE2_header_1.deadtime[13]_lut_out = W63_sload_path[13];
NE2_header_1.deadtime[13] = DFFE(NE2_header_1.deadtime[13]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[13] at LC9_6_D2
--operation mode is normal

NE2_header_0.deadtime[13]_lut_out = W63_sload_path[13];
NE2_header_0.deadtime[13] = DFFE(NE2_header_0.deadtime[13]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1012 at LC7_5_D2
--operation mode is normal

HE1L241 = NE2_header_0.deadtime[13] & (NE2_header_1.deadtime[13] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[13] & NE2_rd_ptr[0] & NE2_header_1.deadtime[13];


--HE1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1013 at LC9_2_K2
--operation mode is normal

HE1L341 = HE1_AnB & HE1L141 # !HE1_AnB & HE1L241;


--NB7_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC4_1_N2
NB7_q[13]_data_in = ~GND;
NB7_q[13]_write_enable = NE1_i930;
NB7_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[13]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[13]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[13] = MEMORY_SEGMENT(NB7_q[13]_data_in, NB7_q[13]_write_enable, NB7_q[13]_clock_0, , , , , , VCC, NB7_q[13]_write_address, NB7_q[13]_read_address);


--NB51_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC4_1_N1
NB51_q[13]_data_in = ~GND;
NB51_q[13]_write_enable = NE2_i930;
NB51_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[13]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[13]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[13] = MEMORY_SEGMENT(NB51_q[13]_data_in, NB51_q[13]_write_enable, NB51_q[13]_clock_0, , , , , , VCC, NB51_q[13]_write_address, NB51_q[13]_read_address);


--HE1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1014 at LC6_16_K2
--operation mode is normal

HE1L441 = NB51_q[13] & (NB7_q[13] # !HE1_AnB) # !NB51_q[13] & HE1_AnB & NB7_q[13];


--NB5_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5] at EC1_1_K2
NB5_q[5]_data_in = WE1_ram_data_in[5];
NB5_q[5]_write_enable = WE1_ram_we2;
NB5_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[5]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[5] = MEMORY_SEGMENT(NB5_q[5]_data_in, NB5_q[5]_write_enable, NB5_q[5]_clock_0, , , , , , VCC, NB5_q[5]_write_address, NB5_q[5]_read_address);


--NB31_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5] at EC4_1_Z2
NB31_q[5]_data_in = WE2_ram_data_in[5];
NB31_q[5]_write_enable = WE2_ram_we2;
NB31_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[5]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[5] = MEMORY_SEGMENT(NB31_q[5]_data_in, NB31_q[5]_write_enable, NB31_q[5]_clock_0, , , , , , VCC, NB31_q[5]_write_address, NB31_q[5]_read_address);


--HE1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1015 at LC3_16_K2
--operation mode is normal

HE1L541 = HE1_AnB & NB5_q[5] # !HE1_AnB & NB31_q[5] # !HE1L834Q;


--HE1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1016 at LC4_16_K2
--operation mode is normal

HE1L641 = !HE1L524Q & (HE1L624Q & HE1L441 # !HE1L624Q & HE1L541);


--NB9_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC6_1_K1
NB9_q[13]_data_in = ~GND;
NB9_q[13]_write_enable = NE1_i951;
NB9_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[13]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[13]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[13] = MEMORY_SEGMENT(NB9_q[13]_data_in, NB9_q[13]_write_enable, NB9_q[13]_clock_0, , , , , , VCC, NB9_q[13]_write_address, NB9_q[13]_read_address);


--NB71_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC1_1_M1
NB71_q[13]_data_in = ~GND;
NB71_q[13]_write_enable = NE2_i951;
NB71_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[13]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[13]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[13] = MEMORY_SEGMENT(NB71_q[13]_data_in, NB71_q[13]_write_enable, NB71_q[13]_clock_0, , , , , , VCC, NB71_q[13]_write_address, NB71_q[13]_read_address);


--HE1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1017 at LC1_16_K2
--operation mode is normal

HE1L741 = HE1L524Q & (HE1_AnB & NB9_q[13] # !HE1_AnB & NB71_q[13]);


--HE1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1449~1018 at LC8_15_K2
--operation mode is normal

HE1L841 = HE1L424Q & HE1L341 # !HE1L424Q & (HE1L741 # HE1L641);


--FE1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1607 at LC7_15_K2
--operation mode is normal

FE1L58 = !HE1L124Q & (FE1L48 # FE1L59 & HE1L841);


--NE1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC7_11_D2
--operation mode is normal

NE1_header_1.timestamp[13]_lut_out = PE1_HEADER_data.timestamp[13]~reg0;
NE1_header_1.timestamp[13] = DFFE(NE1_header_1.timestamp[13]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC10_11_D2
--operation mode is normal

NE1_header_0.timestamp[13]_lut_out = PE1_HEADER_data.timestamp[13]~reg0;
NE1_header_0.timestamp[13] = DFFE(NE1_header_0.timestamp[13]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L791 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i785~7 at LC3_11_D2
--operation mode is normal

NE1L791 = NE1_header_0.timestamp[13] & (NE1_header_1.timestamp[13] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[13] & NE1_header_1.timestamp[13] & NE1_rd_ptr[0];


--NE2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC9_3_T2
--operation mode is normal

NE2_header_1.timestamp[13]_lut_out = PE2_HEADER_data.timestamp[13]~reg0;
NE2_header_1.timestamp[13] = DFFE(NE2_header_1.timestamp[13]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC6_4_T2
--operation mode is normal

NE2_header_0.timestamp[13]_lut_out = PE2_HEADER_data.timestamp[13]~reg0;
NE2_header_0.timestamp[13] = DFFE(NE2_header_0.timestamp[13]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L691 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i785~7 at LC8_3_T2
--operation mode is normal

NE2L691 = NE2_header_0.timestamp[13] & (NE2_header_1.timestamp[13] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[13] & NE2_rd_ptr[0] & NE2_header_1.timestamp[13];


--FE1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1608 at LC4_11_D2
--operation mode is normal

FE1L68 = HE1L124Q & (HE1_AnB & NE1L791 # !HE1_AnB & NE2L691);


--NE1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC6_10_K2
--operation mode is normal

NE1_header_1.timestamp[30]_lut_out = PE1_HEADER_data.timestamp[30]~reg0;
NE1_header_1.timestamp[30] = DFFE(NE1_header_1.timestamp[30]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC7_11_L2
--operation mode is normal

NE1_header_0.timestamp[30]_lut_out = PE1_HEADER_data.timestamp[30]~reg0;
NE1_header_0.timestamp[30] = DFFE(NE1_header_0.timestamp[30]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L081 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i768~7 at LC5_10_X2
--operation mode is normal

NE1L081 = NE1_rd_ptr[0] & NE1_header_1.timestamp[30] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[30];


--NE2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC6_11_X2
--operation mode is normal

NE2_header_1.timestamp[30]_lut_out = PE2_HEADER_data.timestamp[30]~reg0;
NE2_header_1.timestamp[30] = DFFE(NE2_header_1.timestamp[30]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC9_11_X2
--operation mode is normal

NE2_header_0.timestamp[30]_lut_out = PE2_HEADER_data.timestamp[30]~reg0;
NE2_header_0.timestamp[30] = DFFE(NE2_header_0.timestamp[30]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L971 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i768~7 at LC6_10_X2
--operation mode is normal

NE2L971 = NE2_header_0.timestamp[30] & (NE2_header_1.timestamp[30] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[30] & NE2_rd_ptr[0] & NE2_header_1.timestamp[30];


--FE1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1606 at LC2_10_X2
--operation mode is normal

FE1L18 = HE1L224Q & (HE1_AnB & NE1L081 # !HE1_AnB & NE2L971);


--NE1_header_1.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[14] at LC3_13_E2
--operation mode is normal

NE1_header_1.deadtime[14]_lut_out = W03_sload_path[14];
NE1_header_1.deadtime[14] = DFFE(NE1_header_1.deadtime[14]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[14] at LC6_13_E2
--operation mode is normal

NE1_header_0.deadtime[14]_lut_out = W03_sload_path[14];
NE1_header_0.deadtime[14] = DFFE(NE1_header_0.deadtime[14]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1011 at LC2_13_E2
--operation mode is normal

HE1L331 = NE1_header_0.deadtime[14] & (NE1_header_1.deadtime[14] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[14] & NE1_rd_ptr[0] & NE1_header_1.deadtime[14];


--NE2_header_1.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[14] at LC6_12_K2
--operation mode is normal

NE2_header_1.deadtime[14]_lut_out = W63_sload_path[14];
NE2_header_1.deadtime[14] = DFFE(NE2_header_1.deadtime[14]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[14] at LC5_12_K2
--operation mode is normal

NE2_header_0.deadtime[14]_lut_out = W63_sload_path[14];
NE2_header_0.deadtime[14] = DFFE(NE2_header_0.deadtime[14]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1012 at LC7_12_K2
--operation mode is normal

HE1L431 = NE2_header_0.deadtime[14] & (NE2_header_1.deadtime[14] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[14] & NE2_rd_ptr[0] & NE2_header_1.deadtime[14];


--HE1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1013 at LC1_13_K2
--operation mode is normal

HE1L531 = HE1_AnB & HE1L331 # !HE1_AnB & HE1L431;


--NB7_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC2_1_N2
NB7_q[14]_data_in = ~GND;
NB7_q[14]_write_enable = NE1_i930;
NB7_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[14]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[14]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[14] = MEMORY_SEGMENT(NB7_q[14]_data_in, NB7_q[14]_write_enable, NB7_q[14]_clock_0, , , , , , VCC, NB7_q[14]_write_address, NB7_q[14]_read_address);


--NB51_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC3_1_X1
NB51_q[14]_data_in = ~GND;
NB51_q[14]_write_enable = NE2_i930;
NB51_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[14]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[14]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[14] = MEMORY_SEGMENT(NB51_q[14]_data_in, NB51_q[14]_write_enable, NB51_q[14]_clock_0, , , , , , VCC, NB51_q[14]_write_address, NB51_q[14]_read_address);


--HE1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1014 at LC1_14_K2
--operation mode is normal

HE1L631 = HE1_AnB & NB7_q[14] # !HE1_AnB & NB51_q[14];


--NB5_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6] at EC4_1_K2
NB5_q[6]_data_in = WE1_ram_data_in[6];
NB5_q[6]_write_enable = WE1_ram_we2;
NB5_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[6]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[6] = MEMORY_SEGMENT(NB5_q[6]_data_in, NB5_q[6]_write_enable, NB5_q[6]_clock_0, , , , , , VCC, NB5_q[6]_write_address, NB5_q[6]_read_address);


--NB31_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6] at EC2_1_Z2
NB31_q[6]_data_in = WE2_ram_data_in[6];
NB31_q[6]_write_enable = WE2_ram_we2;
NB31_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[6]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[6] = MEMORY_SEGMENT(NB31_q[6]_data_in, NB31_q[6]_write_enable, NB31_q[6]_clock_0, , , , , , VCC, NB31_q[6]_write_address, NB31_q[6]_read_address);


--HE1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1015 at LC3_13_K2
--operation mode is normal

HE1L731 = HE1_AnB & NB5_q[6] # !HE1_AnB & NB31_q[6] # !HE1L834Q;


--HE1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1016 at LC2_13_K2
--operation mode is normal

HE1L831 = !HE1L524Q & (HE1L624Q & HE1L631 # !HE1L624Q & HE1L731);


--NB9_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC2_1_K1
NB9_q[14]_data_in = ~GND;
NB9_q[14]_write_enable = NE1_i951;
NB9_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[14]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[14]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[14] = MEMORY_SEGMENT(NB9_q[14]_data_in, NB9_q[14]_write_enable, NB9_q[14]_clock_0, , , , , , VCC, NB9_q[14]_write_address, NB9_q[14]_read_address);


--NB71_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC8_1_M1
NB71_q[14]_data_in = ~GND;
NB71_q[14]_write_enable = NE2_i951;
NB71_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[14]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[14]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[14] = MEMORY_SEGMENT(NB71_q[14]_data_in, NB71_q[14]_write_enable, NB71_q[14]_clock_0, , , , , , VCC, NB71_q[14]_write_address, NB71_q[14]_read_address);


--HE1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1017 at LC7_14_K2
--operation mode is normal

HE1L931 = HE1L524Q & (HE1_AnB & NB9_q[14] # !HE1_AnB & NB71_q[14]);


--HE1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1448~1018 at LC4_13_K2
--operation mode is normal

HE1L041 = HE1L424Q & HE1L531 # !HE1L424Q & (HE1L931 # HE1L831);


--FE1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1607 at LC6_13_K2
--operation mode is normal

FE1L28 = !HE1L124Q & (FE1L18 # FE1L59 & HE1L041);


--NE1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC3_1_F2
--operation mode is normal

NE1_header_1.timestamp[14]_lut_out = PE1_HEADER_data.timestamp[14]~reg0;
NE1_header_1.timestamp[14] = DFFE(NE1_header_1.timestamp[14]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC5_12_F2
--operation mode is normal

NE1_header_0.timestamp[14]_lut_out = PE1_HEADER_data.timestamp[14]~reg0;
NE1_header_0.timestamp[14] = DFFE(NE1_header_0.timestamp[14]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L691 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i784~7 at LC9_11_F2
--operation mode is normal

NE1L691 = NE1_header_0.timestamp[14] & (NE1_header_1.timestamp[14] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[14] & NE1_rd_ptr[0] & NE1_header_1.timestamp[14];


--NE2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC1_13_X2
--operation mode is normal

NE2_header_1.timestamp[14]_lut_out = PE2_HEADER_data.timestamp[14]~reg0;
NE2_header_1.timestamp[14] = DFFE(NE2_header_1.timestamp[14]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC7_14_X2
--operation mode is normal

NE2_header_0.timestamp[14]_lut_out = PE2_HEADER_data.timestamp[14]~reg0;
NE2_header_0.timestamp[14] = DFFE(NE2_header_0.timestamp[14]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L591 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i784~7 at LC9_13_X2
--operation mode is normal

NE2L591 = NE2_header_0.timestamp[14] & (NE2_header_1.timestamp[14] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[14] & NE2_rd_ptr[0] & NE2_header_1.timestamp[14];


--FE1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1608 at LC4_14_K2
--operation mode is normal

FE1L38 = HE1L124Q & (HE1_AnB & NE1L691 # !HE1_AnB & NE2L591);


--NE1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC3_2_E2
--operation mode is normal

NE1_header_1.timestamp[15]_lut_out = PE1_HEADER_data.timestamp[15]~reg0;
NE1_header_1.timestamp[15] = DFFE(NE1_header_1.timestamp[15]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC5_3_E2
--operation mode is normal

NE1_header_0.timestamp[15]_lut_out = PE1_HEADER_data.timestamp[15]~reg0;
NE1_header_0.timestamp[15] = DFFE(NE1_header_0.timestamp[15]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L591 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i783~7 at LC10_2_E2
--operation mode is normal

NE1L591 = NE1_header_0.timestamp[15] & (NE1_header_1.timestamp[15] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[15] & NE1_rd_ptr[0] & NE1_header_1.timestamp[15];


--NE2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC3_3_S2
--operation mode is normal

NE2_header_1.timestamp[15]_lut_out = PE2_HEADER_data.timestamp[15]~reg0;
NE2_header_1.timestamp[15] = DFFE(NE2_header_1.timestamp[15]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC5_4_S2
--operation mode is normal

NE2_header_0.timestamp[15]_lut_out = PE2_HEADER_data.timestamp[15]~reg0;
NE2_header_0.timestamp[15] = DFFE(NE2_header_0.timestamp[15]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L491 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i783~7 at LC9_3_S2
--operation mode is normal

NE2L491 = NE2_header_0.timestamp[15] & (NE2_header_1.timestamp[15] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[15] & NE2_rd_ptr[0] & NE2_header_1.timestamp[15];


--FE1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1607 at LC8_2_E2
--operation mode is normal

FE1L77 = HE1_AnB & NE1L591 # !HE1_AnB & NE2L491;


--NE1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC10_11_L2
--operation mode is normal

NE1_header_1.timestamp[31]_lut_out = PE1_HEADER_data.timestamp[31]~reg0;
NE1_header_1.timestamp[31] = DFFE(NE1_header_1.timestamp[31]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC2_10_L2
--operation mode is normal

NE1_header_0.timestamp[31]_lut_out = PE1_HEADER_data.timestamp[31]~reg0;
NE1_header_0.timestamp[31] = DFFE(NE1_header_0.timestamp[31]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L971 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i767~7 at LC5_10_L2
--operation mode is normal

NE1L971 = NE1_rd_ptr[0] & NE1_header_1.timestamp[31] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[31];


--NE2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC3_1_Q2
--operation mode is normal

NE2_header_1.timestamp[31]_lut_out = PE2_HEADER_data.timestamp[31]~reg0;
NE2_header_1.timestamp[31] = DFFE(NE2_header_1.timestamp[31]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC3_4_Q2
--operation mode is normal

NE2_header_0.timestamp[31]_lut_out = PE2_HEADER_data.timestamp[31]~reg0;
NE2_header_0.timestamp[31] = DFFE(NE2_header_0.timestamp[31]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L871 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i767~7 at LC7_1_Q2
--operation mode is normal

NE2L871 = NE2_header_0.timestamp[31] & (NE2_header_1.timestamp[31] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[31] & NE2_rd_ptr[0] & NE2_header_1.timestamp[31];


--FE1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1608 at LC9_15_M2
--operation mode is normal

FE1L87 = HE1L224Q & (HE1_AnB & NE1L971 # !HE1_AnB & NE2L871);


--FE1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1609 at LC6_15_M2
--operation mode is normal

FE1L97 = HE1L124Q & FE1L77 # !HE1L124Q & (FE1L87 # FE1L08);


--FE1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i313~893 at LC2_12_O2
--operation mode is normal

FE1L17 = !HE1L224Q & HE1L324Q;


--NE2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC1_11_O2
--operation mode is normal

NE2_header_1.timestamp[32]_lut_out = PE2_HEADER_data.timestamp[32]~reg0;
NE2_header_1.timestamp[32] = DFFE(NE2_header_1.timestamp[32]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC10_11_O2
--operation mode is normal

NE2_header_0.timestamp[32]_lut_out = PE2_HEADER_data.timestamp[32]~reg0;
NE2_header_0.timestamp[32] = DFFE(NE2_header_0.timestamp[32]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--FE1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i313~894 at LC5_11_O2
--operation mode is normal

FE1L27 = HE1L224Q & (NE2_rd_ptr[0] & NE2_header_1.timestamp[32] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[32]);


--FE1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i313~895 at LC3_11_O2
--operation mode is normal

FE1L37 = HE1L124Q # !HE1_AnB & (FE1L17 # FE1L27);


--FE1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i313~896 at LC1_15_J2
--operation mode is normal

FE1L47 = !HE1L424Q & !HE1L224Q & !HE1L324Q;


--NB01_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC6_1_A1
NB01_q[0]_data_in = GE1L1Q;
NB01_q[0]_write_enable = NE1L822;
NB01_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[0]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[0]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[0] = MEMORY_SEGMENT(NB01_q[0]_data_in, NB01_q[0]_write_enable, NB01_q[0]_clock_0, , , , , , VCC, NB01_q[0]_write_address, NB01_q[0]_read_address);


--NB81_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC7_1_G1
NB81_q[0]_data_in = GE1L1Q;
NB81_q[0]_write_enable = NE2L722;
NB81_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[0]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[0]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[0] = MEMORY_SEGMENT(NB81_q[0]_data_in, NB81_q[0]_write_enable, NB81_q[0]_clock_0, , , , , , VCC, NB81_q[0]_write_address, NB81_q[0]_read_address);


--HE1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1413~459 at LC3_14_D1
--operation mode is normal

HE1L221 = HE1L524Q & (HE1_AnB & NB01_q[0] # !HE1_AnB & NB81_q[0]);


--NB8_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC2_1_L2
NB8_q[0]_data_in = UE1L1;
NB8_q[0]_write_enable = NE1_i932;
NB8_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[0]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[0]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[0] = MEMORY_SEGMENT(NB8_q[0]_data_in, NB8_q[0]_write_enable, NB8_q[0]_clock_0, , , , , , VCC, NB8_q[0]_write_address, NB8_q[0]_read_address);


--NB61_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC4_1_F1
NB61_q[0]_data_in = UE2L1;
NB61_q[0]_write_enable = NE2_i932;
NB61_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[0]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[0]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[0] = MEMORY_SEGMENT(NB61_q[0]_data_in, NB61_q[0]_write_enable, NB61_q[0]_clock_0, , , , , , VCC, NB61_q[0]_write_address, NB61_q[0]_read_address);


--HE1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1413~460 at LC8_14_J1
--operation mode is normal

HE1L321 = NB8_q[0] & (HE1_AnB # NB61_q[0]) # !NB8_q[0] & !HE1_AnB & NB61_q[0];


--NB4_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0] at EC2_1_G2
NB4_q[0]_data_in = WE1_ram_data_in[0];
NB4_q[0]_write_enable = WE1_ram_we1;
NB4_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[0]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[0] = MEMORY_SEGMENT(NB4_q[0]_data_in, NB4_q[0]_write_enable, NB4_q[0]_clock_0, , , , , , VCC, NB4_q[0]_write_address, NB4_q[0]_read_address);


--NB21_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0] at EC3_1_T2
NB21_q[0]_data_in = WE2_ram_data_in[0];
NB21_q[0]_write_enable = WE2_ram_we1;
NB21_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[0]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[0] = MEMORY_SEGMENT(NB21_q[0]_data_in, NB21_q[0]_write_enable, NB21_q[0]_clock_0, , , , , , VCC, NB21_q[0]_write_address, NB21_q[0]_read_address);


--HE1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1413~461 at LC3_15_J1
--operation mode is normal

HE1L421 = HE1_AnB & NB4_q[0] # !HE1_AnB & NB21_q[0] # !HE1L834Q;


--HE1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1413~462 at LC4_14_J1
--operation mode is normal

HE1L521 = !HE1L524Q & (HE1L624Q & HE1L321 # !HE1L624Q & HE1L421);


--FE1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i313~897 at LC5_13_D1
--operation mode is normal

FE1L57 = FE1L37 # FE1L47 & (HE1L221 # HE1L521);


--NE1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC3_16_D2
--operation mode is normal

NE1_header_1.timestamp[32]_lut_out = PE1_HEADER_data.timestamp[32]~reg0;
NE1_header_1.timestamp[32] = DFFE(NE1_header_1.timestamp[32]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC7_13_D2
--operation mode is normal

NE1_header_0.timestamp[32]_lut_out = PE1_HEADER_data.timestamp[32]~reg0;
NE1_header_0.timestamp[32] = DFFE(NE1_header_0.timestamp[32]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L871 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i766~8 at LC6_16_D2
--operation mode is normal

NE1L871 = NE1_header_1.timestamp[32] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[32]) # !NE1_header_1.timestamp[32] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[32];


--FE1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i313~898 at LC10_13_D1
--operation mode is normal

FE1L67 = HE1_AnB & HE1L224Q & NE1L871;


--NE1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC8_15_E2
--operation mode is normal

NE1_header_1.timestamp[33]_lut_out = PE1_HEADER_data.timestamp[33]~reg0;
NE1_header_1.timestamp[33] = DFFE(NE1_header_1.timestamp[33]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC5_13_E2
--operation mode is normal

NE1_header_0.timestamp[33]_lut_out = PE1_HEADER_data.timestamp[33]~reg0;
NE1_header_0.timestamp[33] = DFFE(NE1_header_0.timestamp[33]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L771 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i765~7 at LC3_14_E2
--operation mode is normal

NE1L771 = NE1_rd_ptr[0] & NE1_header_1.timestamp[33] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[33];


--NE2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC4_11_O2
--operation mode is normal

NE2_header_1.timestamp[33]_lut_out = PE2_HEADER_data.timestamp[33]~reg0;
NE2_header_1.timestamp[33] = DFFE(NE2_header_1.timestamp[33]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC2_11_O2
--operation mode is normal

NE2_header_0.timestamp[33]_lut_out = PE2_HEADER_data.timestamp[33]~reg0;
NE2_header_0.timestamp[33] = DFFE(NE2_header_0.timestamp[33]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L771 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i765~7 at LC10_10_O2
--operation mode is normal

NE2L771 = NE2_header_0.timestamp[33] & (NE2_header_1.timestamp[33] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[33] & NE2_rd_ptr[0] & NE2_header_1.timestamp[33];


--HE1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1146 at LC6_14_E2
--operation mode is normal

HE1L352 = NE2L771 & (NE1L771 # !HE1_AnB) # !NE2L771 & HE1_AnB & NE1L771;


--NE1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail at LC2_11_D2
--operation mode is normal

NE1_header_1.FADCavail_lut_out = !PE1_eventtype[1] & !PE1_eventtype[0] & !M1_DAQ_ctrl_local.DAQ_mode[1];
NE1_header_1.FADCavail = DFFE(NE1_header_1.FADCavail_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail at LC1_11_D2
--operation mode is normal

NE1_header_0.FADCavail_lut_out = !PE1_eventtype[1] & !PE1_eventtype[0] & !M1_DAQ_ctrl_local.DAQ_mode[1];
NE1_header_0.FADCavail = DFFE(NE1_header_0.FADCavail_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L222 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i819~6 at LC4_10_D2
--operation mode is normal

NE1L222 = NE1_header_0.FADCavail & (NE1_header_1.FADCavail # !NE1_rd_ptr[0]) # !NE1_header_0.FADCavail & NE1_rd_ptr[0] & NE1_header_1.FADCavail;


--NE2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail at LC8_13_R2
--operation mode is normal

NE2_header_1.FADCavail_lut_out = !PE2_eventtype[1] & !PE2_eventtype[0] & !M1_DAQ_ctrl_local.DAQ_mode[1];
NE2_header_1.FADCavail = DFFE(NE2_header_1.FADCavail_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail at LC7_13_R2
--operation mode is normal

NE2_header_0.FADCavail_lut_out = !PE2_eventtype[1] & !PE2_eventtype[0] & !M1_DAQ_ctrl_local.DAQ_mode[1];
NE2_header_0.FADCavail = DFFE(NE2_header_0.FADCavail_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L122 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i819~6 at LC8_12_R2
--operation mode is normal

NE2L122 = NE2_header_0.FADCavail & (NE2_header_1.FADCavail # !NE2_rd_ptr[0]) # !NE2_header_0.FADCavail & NE2_rd_ptr[0] & NE2_header_1.FADCavail;


--HE1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1147 at LC8_15_E1
--operation mode is normal

HE1L452 = HE1L324Q & (HE1_AnB & NE1L222 # !HE1_AnB & NE2L122);


--HE1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1148 at LC9_16_L1
--operation mode is normal

HE1L552 = !HE1L424Q & !HE1L324Q;


--NB01_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC6_1_E1
NB01_q[1]_data_in = GE1L2Q;
NB01_q[1]_write_enable = NE1L822;
NB01_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[1]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[1]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[1] = MEMORY_SEGMENT(NB01_q[1]_data_in, NB01_q[1]_write_enable, NB01_q[1]_clock_0, , , , , , VCC, NB01_q[1]_write_address, NB01_q[1]_read_address);


--NB81_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC3_1_D1
NB81_q[1]_data_in = GE1L2Q;
NB81_q[1]_write_enable = NE2L722;
NB81_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[1]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[1]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[1] = MEMORY_SEGMENT(NB81_q[1]_data_in, NB81_q[1]_write_enable, NB81_q[1]_clock_0, , , , , , VCC, NB81_q[1]_write_address, NB81_q[1]_read_address);


--HE1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1412~450 at LC6_15_E1
--operation mode is normal

HE1L811 = HE1L524Q & (HE1_AnB & NB01_q[1] # !HE1_AnB & NB81_q[1]);


--NB8_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC4_1_L2
NB8_q[1]_data_in = UE1L3;
NB8_q[1]_write_enable = NE1_i932;
NB8_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[1]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[1]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[1] = MEMORY_SEGMENT(NB8_q[1]_data_in, NB8_q[1]_write_enable, NB8_q[1]_clock_0, , , , , , VCC, NB8_q[1]_write_address, NB8_q[1]_read_address);


--NB61_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC2_1_F1
NB61_q[1]_data_in = UE2L3;
NB61_q[1]_write_enable = NE2_i932;
NB61_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[1]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[1]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[1] = MEMORY_SEGMENT(NB61_q[1]_data_in, NB61_q[1]_write_enable, NB61_q[1]_clock_0, , , , , , VCC, NB61_q[1]_write_address, NB61_q[1]_read_address);


--HE1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1412~451 at LC4_15_E1
--operation mode is normal

HE1L911 = HE1_AnB & NB8_q[1] # !HE1_AnB & NB61_q[1];


--NB4_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1] at EC2_1_E2
NB4_q[1]_data_in = WE1_ram_data_in[1];
NB4_q[1]_write_enable = WE1_ram_we1;
NB4_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[1]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[1] = MEMORY_SEGMENT(NB4_q[1]_data_in, NB4_q[1]_write_enable, NB4_q[1]_clock_0, , , , , , VCC, NB4_q[1]_write_address, NB4_q[1]_read_address);


--NB21_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1] at EC3_1_W2
NB21_q[1]_data_in = WE2_ram_data_in[1];
NB21_q[1]_write_enable = WE2_ram_we1;
NB21_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[1]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[1] = MEMORY_SEGMENT(NB21_q[1]_data_in, NB21_q[1]_write_enable, NB21_q[1]_clock_0, , , , , , VCC, NB21_q[1]_write_address, NB21_q[1]_read_address);


--HE1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1412~452 at LC2_15_E1
--operation mode is normal

HE1L021 = HE1_AnB & NB4_q[1] # !HE1_AnB & NB21_q[1] # !HE1L834Q;


--HE1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1412~453 at LC3_14_E1
--operation mode is normal

HE1L121 = !HE1L524Q & (HE1L624Q & HE1L911 # !HE1L624Q & HE1L021);


--HE1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1149 at LC8_14_E1
--operation mode is normal

HE1L652 = HE1L452 # HE1L552 & (HE1L811 # HE1L121);


--HE1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1511~1150 at LC5_14_E2
--operation mode is normal

HE1L752 = HE1L352 & (HE1L224Q # HE1L652) # !HE1L352 & !HE1L224Q & HE1L652;


--NE1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC5_14_D2
--operation mode is normal

NE1_header_1.timestamp[34]_lut_out = PE1_HEADER_data.timestamp[34]~reg0;
NE1_header_1.timestamp[34] = DFFE(NE1_header_1.timestamp[34]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC10_13_D2
--operation mode is normal

NE1_header_0.timestamp[34]_lut_out = PE1_HEADER_data.timestamp[34]~reg0;
NE1_header_0.timestamp[34] = DFFE(NE1_header_0.timestamp[34]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L671 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i764~7 at LC5_13_D2
--operation mode is normal

NE1L671 = NE1_header_0.timestamp[34] & (NE1_header_1.timestamp[34] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[34] & NE1_rd_ptr[0] & NE1_header_1.timestamp[34];


--NE2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC7_11_O2
--operation mode is normal

NE2_header_1.timestamp[34]_lut_out = PE2_HEADER_data.timestamp[34]~reg0;
NE2_header_1.timestamp[34] = DFFE(NE2_header_1.timestamp[34]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC9_11_O2
--operation mode is normal

NE2_header_0.timestamp[34]_lut_out = PE2_HEADER_data.timestamp[34]~reg0;
NE2_header_0.timestamp[34] = DFFE(NE2_header_0.timestamp[34]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L671 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i764~7 at LC8_11_O2
--operation mode is normal

NE2L671 = NE2_rd_ptr[0] & NE2_header_1.timestamp[34] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[34];


--FE1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1292 at LC3_12_D2
--operation mode is normal

FE1L66 = HE1_AnB & NE1L671 # !HE1_AnB & NE2L671;


--NE1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail at LC9_11_D2
--operation mode is normal

NE1_header_1.ATWDavail_lut_out = !PE1_eventtype[0] & !PE1_eventtype[1] & PE1L66;
NE1_header_1.ATWDavail = DFFE(NE1_header_1.ATWDavail_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail at LC6_11_D2
--operation mode is normal

NE1_header_0.ATWDavail_lut_out = !PE1_eventtype[0] & !PE1_eventtype[1] & PE1L66;
NE1_header_0.ATWDavail = DFFE(NE1_header_0.ATWDavail_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L122 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i818~6 at LC1_10_D2
--operation mode is normal

NE1L122 = NE1_header_0.ATWDavail & (NE1_header_1.ATWDavail # !NE1_rd_ptr[0]) # !NE1_header_0.ATWDavail & NE1_rd_ptr[0] & NE1_header_1.ATWDavail;


--NE2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail at LC7_12_R2
--operation mode is normal

NE2_header_1.ATWDavail_lut_out = !PE2_eventtype[1] & PE1L66 & !PE2_eventtype[0];
NE2_header_1.ATWDavail = DFFE(NE2_header_1.ATWDavail_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail at LC1_11_R2
--operation mode is normal

NE2_header_0.ATWDavail_lut_out = !PE2_eventtype[0] & !PE2_eventtype[1] & PE1L66;
NE2_header_0.ATWDavail = DFFE(NE2_header_0.ATWDavail_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L022 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i818~6 at LC3_11_R2
--operation mode is normal

NE2L022 = NE2_header_0.ATWDavail & (NE2_header_1.ATWDavail # !NE2_rd_ptr[0]) # !NE2_header_0.ATWDavail & NE2_rd_ptr[0] & NE2_header_1.ATWDavail;


--FE1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1293 at LC4_7_D1
--operation mode is normal

FE1L76 = HE1L324Q & (HE1_AnB & NE1L122 # !HE1_AnB & NE2L022);


--NB01_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC5_1_E1
NB01_q[2]_data_in = GE1L3Q;
NB01_q[2]_write_enable = NE1L822;
NB01_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[2]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[2]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[2] = MEMORY_SEGMENT(NB01_q[2]_data_in, NB01_q[2]_write_enable, NB01_q[2]_clock_0, , , , , , VCC, NB01_q[2]_write_address, NB01_q[2]_read_address);


--NB81_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC7_1_D1
NB81_q[2]_data_in = GE1L3Q;
NB81_q[2]_write_enable = NE2L722;
NB81_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[2]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[2]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[2] = MEMORY_SEGMENT(NB81_q[2]_data_in, NB81_q[2]_write_enable, NB81_q[2]_clock_0, , , , , , VCC, NB81_q[2]_write_address, NB81_q[2]_read_address);


--HE1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1411~450 at LC3_15_D1
--operation mode is normal

HE1L411 = HE1L524Q & (HE1_AnB & NB01_q[2] # !HE1_AnB & NB81_q[2]);


--NB8_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC3_1_D2
NB8_q[2]_data_in = UE1L5;
NB8_q[2]_write_enable = NE1_i932;
NB8_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[2]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[2]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[2] = MEMORY_SEGMENT(NB8_q[2]_data_in, NB8_q[2]_write_enable, NB8_q[2]_clock_0, , , , , , VCC, NB8_q[2]_write_address, NB8_q[2]_read_address);


--NB61_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC1_1_F1
NB61_q[2]_data_in = UE2L5;
NB61_q[2]_write_enable = NE2_i932;
NB61_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[2]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[2]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[2] = MEMORY_SEGMENT(NB61_q[2]_data_in, NB61_q[2]_write_enable, NB61_q[2]_clock_0, , , , , , VCC, NB61_q[2]_write_address, NB61_q[2]_read_address);


--HE1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1411~451 at LC7_15_D1
--operation mode is normal

HE1L511 = NB8_q[2] & (HE1_AnB # NB61_q[2]) # !NB8_q[2] & !HE1_AnB & NB61_q[2];


--NB4_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2] at EC1_1_G2
NB4_q[2]_data_in = WE1_ram_data_in[2];
NB4_q[2]_write_enable = WE1_ram_we1;
NB4_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[2]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[2] = MEMORY_SEGMENT(NB4_q[2]_data_in, NB4_q[2]_write_enable, NB4_q[2]_clock_0, , , , , , VCC, NB4_q[2]_write_address, NB4_q[2]_read_address);


--NB21_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2] at EC4_1_T2
NB21_q[2]_data_in = WE2_ram_data_in[2];
NB21_q[2]_write_enable = WE2_ram_we1;
NB21_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[2]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[2] = MEMORY_SEGMENT(NB21_q[2]_data_in, NB21_q[2]_write_enable, NB21_q[2]_clock_0, , , , , , VCC, NB21_q[2]_write_address, NB21_q[2]_read_address);


--HE1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1411~452 at LC1_16_G2
--operation mode is normal

HE1L611 = HE1_AnB & NB4_q[2] # !HE1_AnB & NB21_q[2] # !HE1L834Q;


--HE1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1411~453 at LC9_15_D1
--operation mode is normal

HE1L711 = !HE1L524Q & (HE1L624Q & HE1L511 # !HE1L624Q & HE1L611);


--FE1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1294 at LC5_15_D1
--operation mode is normal

FE1L86 = FE1L76 # HE1L552 & (HE1L411 # HE1L711);


--FE1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1295 at LC7_12_D2
--operation mode is normal

FE1L96 = FE1L66 & (HE1L224Q # FE1L86) # !FE1L66 & !HE1L224Q & FE1L86;


--NE1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC5_8_L2
--operation mode is normal

NE1_header_1.timestamp[35]_lut_out = PE1_HEADER_data.timestamp[35]~reg0;
NE1_header_1.timestamp[35] = DFFE(NE1_header_1.timestamp[35]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC10_8_L2
--operation mode is normal

NE1_header_0.timestamp[35]_lut_out = PE1_HEADER_data.timestamp[35]~reg0;
NE1_header_0.timestamp[35] = DFFE(NE1_header_0.timestamp[35]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L571 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i763~7 at LC6_8_L2
--operation mode is normal

NE1L571 = NE1_rd_ptr[0] & NE1_header_1.timestamp[35] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[35];


--NE2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC4_16_Q2
--operation mode is normal

NE2_header_1.timestamp[35]_lut_out = PE2_HEADER_data.timestamp[35]~reg0;
NE2_header_1.timestamp[35] = DFFE(NE2_header_1.timestamp[35]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC5_16_Q2
--operation mode is normal

NE2_header_0.timestamp[35]_lut_out = PE2_HEADER_data.timestamp[35]~reg0;
NE2_header_0.timestamp[35] = DFFE(NE2_header_0.timestamp[35]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L571 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i763~7 at LC3_15_Q2
--operation mode is normal

NE2L571 = NE2_header_0.timestamp[35] & (NE2_header_1.timestamp[35] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[35] & NE2_rd_ptr[0] & NE2_header_1.timestamp[35];


--FE1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1288 at LC9_15_Q2
--operation mode is normal

FE1L26 = HE1_AnB & NE1L571 # !HE1_AnB & NE2L571;


--NE1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC3_10_L2
--operation mode is normal

NE1_header_1.ATWDsize[0]_lut_out = SE1L51Q;
NE1_header_1.ATWDsize[0] = DFFE(NE1_header_1.ATWDsize[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC7_10_L2
--operation mode is normal

NE1_header_0.ATWDsize[0]_lut_out = SE1L51Q;
NE1_header_0.ATWDsize[0] = DFFE(NE1_header_0.ATWDsize[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L422 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i821~6 at LC1_10_L2
--operation mode is normal

NE1L422 = NE1_rd_ptr[0] & NE1_header_1.ATWDsize[0] # !NE1_rd_ptr[0] & NE1_header_0.ATWDsize[0];


--NE2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC10_8_R2
--operation mode is normal

NE2_header_1.ATWDsize[0]_lut_out = SE2L51Q;
NE2_header_1.ATWDsize[0] = DFFE(NE2_header_1.ATWDsize[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC7_8_R2
--operation mode is normal

NE2_header_0.ATWDsize[0]_lut_out = SE2L51Q;
NE2_header_0.ATWDsize[0] = DFFE(NE2_header_0.ATWDsize[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L322 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i821~6 at LC1_8_R2
--operation mode is normal

NE2L322 = NE2_rd_ptr[0] & NE2_header_1.ATWDsize[0] # !NE2_rd_ptr[0] & NE2_header_0.ATWDsize[0];


--FE1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1289 at LC10_15_F1
--operation mode is normal

FE1L36 = HE1L324Q & (HE1_AnB & NE1L422 # !HE1_AnB & NE2L322);


--NB01_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC7_1_E1
NB01_q[3]_data_in = GE1L4Q;
NB01_q[3]_write_enable = NE1L822;
NB01_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[3]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[3]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[3] = MEMORY_SEGMENT(NB01_q[3]_data_in, NB01_q[3]_write_enable, NB01_q[3]_clock_0, , , , , , VCC, NB01_q[3]_write_address, NB01_q[3]_read_address);


--NB81_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC8_1_D1
NB81_q[3]_data_in = GE1L4Q;
NB81_q[3]_write_enable = NE2L722;
NB81_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[3]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[3]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[3] = MEMORY_SEGMENT(NB81_q[3]_data_in, NB81_q[3]_write_enable, NB81_q[3]_clock_0, , , , , , VCC, NB81_q[3]_write_address, NB81_q[3]_read_address);


--HE1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1410~450 at LC8_15_F1
--operation mode is normal

HE1L011 = HE1L524Q & (HE1_AnB & NB01_q[3] # !HE1_AnB & NB81_q[3]);


--NB8_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC2_1_O2
NB8_q[3]_data_in = UE1L7;
NB8_q[3]_write_enable = NE1_i932;
NB8_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[3]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[3]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[3] = MEMORY_SEGMENT(NB8_q[3]_data_in, NB8_q[3]_write_enable, NB8_q[3]_clock_0, , , , , , VCC, NB8_q[3]_write_address, NB8_q[3]_read_address);


--NB61_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC3_1_F1
NB61_q[3]_data_in = UE2L7;
NB61_q[3]_write_enable = NE2_i932;
NB61_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[3]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[3]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[3] = MEMORY_SEGMENT(NB61_q[3]_data_in, NB61_q[3]_write_enable, NB61_q[3]_clock_0, , , , , , VCC, NB61_q[3]_write_address, NB61_q[3]_read_address);


--HE1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1410~451 at LC8_13_J1
--operation mode is normal

HE1L111 = HE1_AnB & NB8_q[3] # !HE1_AnB & NB61_q[3];


--NB4_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3] at EC3_1_G2
NB4_q[3]_data_in = WE1_ram_data_in[3];
NB4_q[3]_write_enable = WE1_ram_we1;
NB4_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[3]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[3] = MEMORY_SEGMENT(NB4_q[3]_data_in, NB4_q[3]_write_enable, NB4_q[3]_clock_0, , , , , , VCC, NB4_q[3]_write_address, NB4_q[3]_read_address);


--NB21_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3] at EC2_1_T2
NB21_q[3]_data_in = WE2_ram_data_in[3];
NB21_q[3]_write_enable = WE2_ram_we1;
NB21_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[3]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[3] = MEMORY_SEGMENT(NB21_q[3]_data_in, NB21_q[3]_write_enable, NB21_q[3]_clock_0, , , , , , VCC, NB21_q[3]_write_address, NB21_q[3]_read_address);


--HE1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1410~452 at LC6_14_J1
--operation mode is normal

HE1L211 = HE1_AnB & NB4_q[3] # !HE1_AnB & NB21_q[3] # !HE1L834Q;


--HE1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1410~453 at LC5_13_J1
--operation mode is normal

HE1L311 = !HE1L524Q & (HE1L624Q & HE1L111 # !HE1L624Q & HE1L211);


--FE1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1290 at LC3_15_F1
--operation mode is normal

FE1L46 = FE1L36 # HE1L552 & (HE1L011 # HE1L311);


--FE1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1291 at LC7_15_Q2
--operation mode is normal

FE1L56 = HE1L224Q & FE1L26 # !HE1L224Q & FE1L46;


--NE1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC6_16_L2
--operation mode is normal

NE1_header_1.timestamp[36]_lut_out = PE1_HEADER_data.timestamp[36]~reg0;
NE1_header_1.timestamp[36] = DFFE(NE1_header_1.timestamp[36]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC7_14_L2
--operation mode is normal

NE1_header_0.timestamp[36]_lut_out = PE1_HEADER_data.timestamp[36]~reg0;
NE1_header_0.timestamp[36] = DFFE(NE1_header_0.timestamp[36]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L471 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i762~7 at LC3_15_L2
--operation mode is normal

NE1L471 = NE1_rd_ptr[0] & NE1_header_1.timestamp[36] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[36];


--NE2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC5_8_R2
--operation mode is normal

NE2_header_1.timestamp[36]_lut_out = PE2_HEADER_data.timestamp[36]~reg0;
NE2_header_1.timestamp[36] = DFFE(NE2_header_1.timestamp[36]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC3_8_R2
--operation mode is normal

NE2_header_0.timestamp[36]_lut_out = PE2_HEADER_data.timestamp[36]~reg0;
NE2_header_0.timestamp[36] = DFFE(NE2_header_0.timestamp[36]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L471 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i762~7 at LC9_9_R2
--operation mode is normal

NE2L471 = NE2_header_0.timestamp[36] & (NE2_header_1.timestamp[36] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[36] & NE2_header_1.timestamp[36] & NE2_rd_ptr[0];


--FE1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1288 at LC6_15_L2
--operation mode is normal

FE1L85 = NE2L471 & (NE1L471 # !HE1_AnB) # !NE2L471 & NE1L471 & HE1_AnB;


--NE1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC3_6_L2
--operation mode is normal

NE1_header_1.ATWDsize[1]_lut_out = SE1L61Q;
NE1_header_1.ATWDsize[1] = DFFE(NE1_header_1.ATWDsize[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC5_7_L2
--operation mode is normal

NE1_header_0.ATWDsize[1]_lut_out = SE1L61Q;
NE1_header_0.ATWDsize[1] = DFFE(NE1_header_0.ATWDsize[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L322 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i820~6 at LC8_6_L2
--operation mode is normal

NE1L322 = NE1_header_0.ATWDsize[1] & (NE1_header_1.ATWDsize[1] # !NE1_rd_ptr[0]) # !NE1_header_0.ATWDsize[1] & NE1_rd_ptr[0] & NE1_header_1.ATWDsize[1];


--NE2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC1_11_Q2
--operation mode is normal

NE2_header_1.ATWDsize[1]_lut_out = SE2L61Q;
NE2_header_1.ATWDsize[1] = DFFE(NE2_header_1.ATWDsize[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC9_12_Q2
--operation mode is normal

NE2_header_0.ATWDsize[1]_lut_out = SE2L61Q;
NE2_header_0.ATWDsize[1] = DFFE(NE2_header_0.ATWDsize[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L222 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i820~6 at LC8_11_Q2
--operation mode is normal

NE2L222 = NE2_header_0.ATWDsize[1] & (NE2_header_1.ATWDsize[1] # !NE2_rd_ptr[0]) # !NE2_header_0.ATWDsize[1] & NE2_rd_ptr[0] & NE2_header_1.ATWDsize[1];


--FE1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1289 at LC3_16_L1
--operation mode is normal

FE1L95 = HE1L324Q & (HE1_AnB & NE1L322 # !HE1_AnB & NE2L222);


--NB01_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_E1
NB01_q[4]_data_in = GE1L5Q;
NB01_q[4]_write_enable = NE1L822;
NB01_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[4]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[4]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[4] = MEMORY_SEGMENT(NB01_q[4]_data_in, NB01_q[4]_write_enable, NB01_q[4]_clock_0, , , , , , VCC, NB01_q[4]_write_address, NB01_q[4]_read_address);


--NB81_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC5_1_D1
NB81_q[4]_data_in = GE1L5Q;
NB81_q[4]_write_enable = NE2L722;
NB81_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[4]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[4]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[4] = MEMORY_SEGMENT(NB81_q[4]_data_in, NB81_q[4]_write_enable, NB81_q[4]_clock_0, , , , , , VCC, NB81_q[4]_write_address, NB81_q[4]_read_address);


--HE1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1409~450 at LC5_16_L1
--operation mode is normal

HE1L601 = HE1L524Q & (HE1_AnB & NB01_q[4] # !HE1_AnB & NB81_q[4]);


--NB8_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_O2
NB8_q[4]_data_in = UE1L9;
NB8_q[4]_write_enable = NE1_i932;
NB8_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[4]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[4]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[4] = MEMORY_SEGMENT(NB8_q[4]_data_in, NB8_q[4]_write_enable, NB8_q[4]_clock_0, , , , , , VCC, NB8_q[4]_write_address, NB8_q[4]_read_address);


--NB61_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_R1
NB61_q[4]_data_in = UE2L9;
NB61_q[4]_write_enable = NE2_i932;
NB61_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[4]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[4]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[4] = MEMORY_SEGMENT(NB61_q[4]_data_in, NB61_q[4]_write_enable, NB61_q[4]_clock_0, , , , , , VCC, NB61_q[4]_write_address, NB61_q[4]_read_address);


--HE1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1409~451 at LC7_13_J1
--operation mode is normal

HE1L701 = HE1_AnB & NB8_q[4] # !HE1_AnB & NB61_q[4];


--NB4_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4] at EC4_1_G2
NB4_q[4]_data_in = WE1_ram_data_in[4];
NB4_q[4]_write_enable = WE1_ram_we1;
NB4_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[4]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[4] = MEMORY_SEGMENT(NB4_q[4]_data_in, NB4_q[4]_write_enable, NB4_q[4]_clock_0, , , , , , VCC, NB4_q[4]_write_address, NB4_q[4]_read_address);


--NB21_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4] at EC1_1_W2
NB21_q[4]_data_in = WE2_ram_data_in[4];
NB21_q[4]_write_enable = WE2_ram_we1;
NB21_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[4]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[4] = MEMORY_SEGMENT(NB21_q[4]_data_in, NB21_q[4]_write_enable, NB21_q[4]_clock_0, , , , , , VCC, NB21_q[4]_write_address, NB21_q[4]_read_address);


--HE1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1409~452 at LC10_12_J1
--operation mode is normal

HE1L801 = HE1_AnB & NB4_q[4] # !HE1_AnB & NB21_q[4] # !HE1L834Q;


--HE1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1409~453 at LC7_12_J1
--operation mode is normal

HE1L901 = !HE1L524Q & (HE1L624Q & HE1L701 # !HE1L624Q & HE1L801);


--FE1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1290 at LC6_16_L1
--operation mode is normal

FE1L06 = FE1L95 # HE1L552 & (HE1L601 # HE1L901);


--FE1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1291 at LC4_15_L2
--operation mode is normal

FE1L16 = HE1L224Q & FE1L85 # !HE1L224Q & FE1L06;


--NE1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC1_8_A2
--operation mode is normal

NE1_header_1.timestamp[37]_lut_out = PE1_HEADER_data.timestamp[37]~reg0;
NE1_header_1.timestamp[37] = DFFE(NE1_header_1.timestamp[37]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC8_7_A2
--operation mode is normal

NE1_header_0.timestamp[37]_lut_out = PE1_HEADER_data.timestamp[37]~reg0;
NE1_header_0.timestamp[37] = DFFE(NE1_header_0.timestamp[37]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L371 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i761~7 at LC6_7_A2
--operation mode is normal

NE1L371 = NE1_rd_ptr[0] & NE1_header_1.timestamp[37] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[37];


--NE2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC10_15_J2
--operation mode is normal

NE2_header_1.timestamp[37]_lut_out = PE2_HEADER_data.timestamp[37]~reg0;
NE2_header_1.timestamp[37] = DFFE(NE2_header_1.timestamp[37]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC6_16_J2
--operation mode is normal

NE2_header_0.timestamp[37]_lut_out = PE2_HEADER_data.timestamp[37]~reg0;
NE2_header_0.timestamp[37] = DFFE(NE2_header_0.timestamp[37]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L371 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i761~7 at LC3_15_J2
--operation mode is normal

NE2L371 = NE2_header_1.timestamp[37] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[37]) # !NE2_header_1.timestamp[37] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[37];


--FE1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i303~812 at LC6_15_J2
--operation mode is normal

FE1L65 = HE1L224Q & (HE1_AnB & NE1L371 # !HE1_AnB & NE2L371);


--NB01_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC4_1_E1
NB01_q[5]_data_in = GE1L6Q;
NB01_q[5]_write_enable = NE1L822;
NB01_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[5]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[5]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[5] = MEMORY_SEGMENT(NB01_q[5]_data_in, NB01_q[5]_write_enable, NB01_q[5]_clock_0, , , , , , VCC, NB01_q[5]_write_address, NB01_q[5]_read_address);


--NB81_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC6_1_D1
NB81_q[5]_data_in = GE1L6Q;
NB81_q[5]_write_enable = NE2L722;
NB81_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[5]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[5]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[5] = MEMORY_SEGMENT(NB81_q[5]_data_in, NB81_q[5]_write_enable, NB81_q[5]_clock_0, , , , , , VCC, NB81_q[5]_write_address, NB81_q[5]_read_address);


--HE1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1408~450 at LC7_15_J2
--operation mode is normal

HE1L201 = HE1L524Q & (HE1_AnB & NB01_q[5] # !HE1_AnB & NB81_q[5]);


--NB8_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC2_1_D2
NB8_q[5]_data_in = UE1L11;
NB8_q[5]_write_enable = NE1_i932;
NB8_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[5]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[5]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[5] = MEMORY_SEGMENT(NB8_q[5]_data_in, NB8_q[5]_write_enable, NB8_q[5]_clock_0, , , , , , VCC, NB8_q[5]_write_address, NB8_q[5]_read_address);


--NB61_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC1_1_R1
NB61_q[5]_data_in = UE2L11;
NB61_q[5]_write_enable = NE2_i932;
NB61_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[5]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[5]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[5] = MEMORY_SEGMENT(NB61_q[5]_data_in, NB61_q[5]_write_enable, NB61_q[5]_clock_0, , , , , , VCC, NB61_q[5]_write_address, NB61_q[5]_read_address);


--HE1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1408~451 at LC1_11_J1
--operation mode is normal

HE1L301 = HE1_AnB & NB8_q[5] # !HE1_AnB & NB61_q[5];


--NB4_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5] at EC4_1_E2
NB4_q[5]_data_in = WE1_ram_data_in[5];
NB4_q[5]_write_enable = WE1_ram_we1;
NB4_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[5]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[5] = MEMORY_SEGMENT(NB4_q[5]_data_in, NB4_q[5]_write_enable, NB4_q[5]_clock_0, , , , , , VCC, NB4_q[5]_write_address, NB4_q[5]_read_address);


--NB21_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5] at EC4_1_W2
NB21_q[5]_data_in = WE2_ram_data_in[5];
NB21_q[5]_write_enable = WE2_ram_we1;
NB21_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[5]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[5] = MEMORY_SEGMENT(NB21_q[5]_data_in, NB21_q[5]_write_enable, NB21_q[5]_clock_0, , , , , , VCC, NB21_q[5]_write_address, NB21_q[5]_read_address);


--HE1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1408~452 at LC4_12_J1
--operation mode is normal

HE1L401 = HE1_AnB & NB4_q[5] # !HE1_AnB & NB21_q[5] # !HE1L834Q;


--HE1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1408~453 at LC6_11_J1
--operation mode is normal

HE1L501 = !HE1L524Q & (HE1L624Q & HE1L301 # !HE1L624Q & HE1L401);


--FE1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i303~813 at LC3_14_J2
--operation mode is normal

FE1L75 = FE1L65 # FE1L47 & (HE1L501 # HE1L201);


--NE1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC4_11_L2
--operation mode is normal

NE1_header_1.timestamp[38]_lut_out = PE1_HEADER_data.timestamp[38]~reg0;
NE1_header_1.timestamp[38] = DFFE(NE1_header_1.timestamp[38]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC5_12_L2
--operation mode is normal

NE1_header_0.timestamp[38]_lut_out = PE1_HEADER_data.timestamp[38]~reg0;
NE1_header_0.timestamp[38] = DFFE(NE1_header_0.timestamp[38]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L271 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i760~7 at LC6_11_L2
--operation mode is normal

NE1L271 = NE1_header_0.timestamp[38] & (NE1_header_1.timestamp[38] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[38] & NE1_rd_ptr[0] & NE1_header_1.timestamp[38];


--NE2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC5_6_X2
--operation mode is normal

NE2_header_1.timestamp[38]_lut_out = PE2_HEADER_data.timestamp[38]~reg0;
NE2_header_1.timestamp[38] = DFFE(NE2_header_1.timestamp[38]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC3_9_X2
--operation mode is normal

NE2_header_0.timestamp[38]_lut_out = PE2_HEADER_data.timestamp[38]~reg0;
NE2_header_0.timestamp[38] = DFFE(NE2_header_0.timestamp[38]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L271 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i760~7 at LC3_6_X2
--operation mode is normal

NE2L271 = NE2_rd_ptr[0] & NE2_header_1.timestamp[38] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[38];


--FE1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i301~811 at LC3_16_E1
--operation mode is normal

FE1L45 = HE1L224Q & (HE1_AnB & NE1L271 # !HE1_AnB & NE2L271);


--NB01_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC2_1_E1
NB01_q[6]_data_in = GE1L7Q;
NB01_q[6]_write_enable = NE1L822;
NB01_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[6]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[6]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[6] = MEMORY_SEGMENT(NB01_q[6]_data_in, NB01_q[6]_write_enable, NB01_q[6]_clock_0, , , , , , VCC, NB01_q[6]_write_address, NB01_q[6]_read_address);


--NB81_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC2_1_D1
NB81_q[6]_data_in = GE1L7Q;
NB81_q[6]_write_enable = NE2L722;
NB81_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[6]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[6]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[6] = MEMORY_SEGMENT(NB81_q[6]_data_in, NB81_q[6]_write_enable, NB81_q[6]_clock_0, , , , , , VCC, NB81_q[6]_write_address, NB81_q[6]_read_address);


--HE1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1407~450 at LC6_16_E1
--operation mode is normal

HE1L89 = HE1L524Q & (HE1_AnB & NB01_q[6] # !HE1_AnB & NB81_q[6]);


--NB8_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC4_1_D2
NB8_q[6]_data_in = UE1L31;
NB8_q[6]_write_enable = NE1_i932;
NB8_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[6]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[6]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[6] = MEMORY_SEGMENT(NB8_q[6]_data_in, NB8_q[6]_write_enable, NB8_q[6]_clock_0, , , , , , VCC, NB8_q[6]_write_address, NB8_q[6]_read_address);


--NB61_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC3_1_C1
NB61_q[6]_data_in = UE2L31;
NB61_q[6]_write_enable = NE2_i932;
NB61_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[6]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[6]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[6] = MEMORY_SEGMENT(NB61_q[6]_data_in, NB61_q[6]_write_enable, NB61_q[6]_clock_0, , , , , , VCC, NB61_q[6]_write_address, NB61_q[6]_read_address);


--HE1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1407~451 at LC7_16_E1
--operation mode is normal

HE1L99 = NB61_q[6] & (NB8_q[6] # !HE1_AnB) # !NB61_q[6] & HE1_AnB & NB8_q[6];


--NB4_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6] at EC1_1_E2
NB4_q[6]_data_in = WE1_ram_data_in[6];
NB4_q[6]_write_enable = WE1_ram_we1;
NB4_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[6]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[6] = MEMORY_SEGMENT(NB4_q[6]_data_in, NB4_q[6]_write_enable, NB4_q[6]_clock_0, , , , , , VCC, NB4_q[6]_write_address, NB4_q[6]_read_address);


--NB21_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6] at EC2_1_W2
NB21_q[6]_data_in = WE2_ram_data_in[6];
NB21_q[6]_write_enable = WE2_ram_we1;
NB21_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[6]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[6] = MEMORY_SEGMENT(NB21_q[6]_data_in, NB21_q[6]_write_enable, NB21_q[6]_clock_0, , , , , , VCC, NB21_q[6]_write_address, NB21_q[6]_read_address);


--HE1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1407~452 at LC9_15_E1
--operation mode is normal

HE1L001 = HE1_AnB & NB4_q[6] # !HE1_AnB & NB21_q[6] # !HE1L834Q;


--HE1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1407~453 at LC5_15_E1
--operation mode is normal

HE1L101 = !HE1L524Q & (HE1L624Q & HE1L99 # !HE1L624Q & HE1L001);


--FE1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i301~812 at LC2_16_E1
--operation mode is normal

FE1L55 = FE1L45 # FE1L47 & (HE1L89 # HE1L101);


--NE1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC9_10_D2
--operation mode is normal

NE1_header_1.timestamp[39]_lut_out = PE1_HEADER_data.timestamp[39]~reg0;
NE1_header_1.timestamp[39] = DFFE(NE1_header_1.timestamp[39]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC7_10_D2
--operation mode is normal

NE1_header_0.timestamp[39]_lut_out = PE1_HEADER_data.timestamp[39]~reg0;
NE1_header_0.timestamp[39] = DFFE(NE1_header_0.timestamp[39]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L171 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i759~7 at LC8_9_D2
--operation mode is normal

NE1L171 = NE1_header_0.timestamp[39] & (NE1_header_1.timestamp[39] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[39] & NE1_rd_ptr[0] & NE1_header_1.timestamp[39];


--NE2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC7_8_T2
--operation mode is normal

NE2_header_1.timestamp[39]_lut_out = PE2_HEADER_data.timestamp[39]~reg0;
NE2_header_1.timestamp[39] = DFFE(NE2_header_1.timestamp[39]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC6_9_T2
--operation mode is normal

NE2_header_0.timestamp[39]_lut_out = PE2_HEADER_data.timestamp[39]~reg0;
NE2_header_0.timestamp[39] = DFFE(NE2_header_0.timestamp[39]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L171 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i759~7 at LC6_8_T2
--operation mode is normal

NE2L171 = NE2_header_0.timestamp[39] & (NE2_header_1.timestamp[39] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[39] & NE2_rd_ptr[0] & NE2_header_1.timestamp[39];


--FE1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i299~807 at LC4_14_J2
--operation mode is normal

FE1L25 = HE1L224Q & (HE1_AnB & NE1L171 # !HE1_AnB & NE2L171);


--NB01_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC8_1_E1
NB01_q[7]_data_in = GE1L8Q;
NB01_q[7]_write_enable = NE1L822;
NB01_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[7]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[7]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[7] = MEMORY_SEGMENT(NB01_q[7]_data_in, NB01_q[7]_write_enable, NB01_q[7]_clock_0, , , , , , VCC, NB01_q[7]_write_address, NB01_q[7]_read_address);


--NB81_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC1_1_D1
NB81_q[7]_data_in = GE1L8Q;
NB81_q[7]_write_enable = NE2L722;
NB81_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[7]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[7]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[7] = MEMORY_SEGMENT(NB81_q[7]_data_in, NB81_q[7]_write_enable, NB81_q[7]_clock_0, , , , , , VCC, NB81_q[7]_write_address, NB81_q[7]_read_address);


--HE1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1406~450 at LC9_15_J2
--operation mode is normal

HE1L49 = HE1L524Q & (HE1_AnB & NB01_q[7] # !HE1_AnB & NB81_q[7]);


--NB8_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC1_1_L2
NB8_q[7]_data_in = UE1L51;
NB8_q[7]_write_enable = NE1_i932;
NB8_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[7]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[7]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[7] = MEMORY_SEGMENT(NB8_q[7]_data_in, NB8_q[7]_write_enable, NB8_q[7]_clock_0, , , , , , VCC, NB8_q[7]_write_address, NB8_q[7]_read_address);


--NB61_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC4_1_C1
NB61_q[7]_data_in = UE2L51;
NB61_q[7]_write_enable = NE2_i932;
NB61_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[7]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[7]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[7] = MEMORY_SEGMENT(NB61_q[7]_data_in, NB61_q[7]_write_enable, NB61_q[7]_clock_0, , , , , , VCC, NB61_q[7]_write_address, NB61_q[7]_read_address);


--HE1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1406~451 at LC6_16_J1
--operation mode is normal

HE1L59 = NB61_q[7] & (NB8_q[7] # !HE1_AnB) # !NB61_q[7] & HE1_AnB & NB8_q[7];


--NB4_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7] at EC3_1_E2
NB4_q[7]_data_in = WE1_ram_data_in[7];
NB4_q[7]_write_enable = WE1_ram_we1;
NB4_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB4_q[7]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB4_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB4_q[7] = MEMORY_SEGMENT(NB4_q[7]_data_in, NB4_q[7]_write_enable, NB4_q[7]_clock_0, , , , , , VCC, NB4_q[7]_write_address, NB4_q[7]_read_address);


--NB21_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7] at EC1_1_T2
NB21_q[7]_data_in = WE2_ram_data_in[7];
NB21_q[7]_write_enable = WE2_ram_we1;
NB21_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB21_q[7]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB21_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB21_q[7] = MEMORY_SEGMENT(NB21_q[7]_data_in, NB21_q[7]_write_enable, NB21_q[7]_clock_0, , , , , , VCC, NB21_q[7]_write_address, NB21_q[7]_read_address);


--HE1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1406~452 at LC4_16_J1
--operation mode is normal

HE1L69 = HE1_AnB & NB4_q[7] # !HE1_AnB & NB21_q[7] # !HE1L834Q;


--HE1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1406~453 at LC2_16_J1
--operation mode is normal

HE1L79 = !HE1L524Q & (HE1L624Q & HE1L59 # !HE1L624Q & HE1L69);


--FE1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i299~808 at LC6_14_J2
--operation mode is normal

FE1L35 = FE1L25 # FE1L47 & (HE1L79 # HE1L49);


--NE1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC3_10_I2
--operation mode is normal

NE1_header_1.timestamp[40]_lut_out = PE1_HEADER_data.timestamp[40]~reg0;
NE1_header_1.timestamp[40] = DFFE(NE1_header_1.timestamp[40]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC5_11_I2
--operation mode is normal

NE1_header_0.timestamp[40]_lut_out = PE1_HEADER_data.timestamp[40]~reg0;
NE1_header_0.timestamp[40] = DFFE(NE1_header_0.timestamp[40]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L071 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i758~7 at LC7_10_I2
--operation mode is normal

NE1L071 = NE1_header_0.timestamp[40] & (NE1_header_1.timestamp[40] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[40] & NE1_rd_ptr[0] & NE1_header_1.timestamp[40];


--NE2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC6_7_Y2
--operation mode is normal

NE2_header_1.timestamp[40]_lut_out = PE2_HEADER_data.timestamp[40]~reg0;
NE2_header_1.timestamp[40] = DFFE(NE2_header_1.timestamp[40]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC6_8_Y2
--operation mode is normal

NE2_header_0.timestamp[40]_lut_out = PE2_HEADER_data.timestamp[40]~reg0;
NE2_header_0.timestamp[40] = DFFE(NE2_header_0.timestamp[40]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L071 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i758~7 at LC6_10_I2
--operation mode is normal

NE2L071 = NE2_rd_ptr[0] & NE2_header_1.timestamp[40] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[40];


--FE1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i297~807 at LC4_10_I2
--operation mode is normal

FE1L05 = HE1L224Q & (HE1_AnB & NE1L071 # !HE1_AnB & NE2L071);


--NB01_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC3_1_A1
NB01_q[8]_data_in = GE1L9Q;
NB01_q[8]_write_enable = NE1L822;
NB01_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[8]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[8]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[8] = MEMORY_SEGMENT(NB01_q[8]_data_in, NB01_q[8]_write_enable, NB01_q[8]_clock_0, , , , , , VCC, NB01_q[8]_write_address, NB01_q[8]_read_address);


--NB81_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC6_1_G1
NB81_q[8]_data_in = GE1L9Q;
NB81_q[8]_write_enable = NE2L722;
NB81_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[8]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[8]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[8] = MEMORY_SEGMENT(NB81_q[8]_data_in, NB81_q[8]_write_enable, NB81_q[8]_clock_0, , , , , , VCC, NB81_q[8]_write_address, NB81_q[8]_read_address);


--HE1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1405~450 at LC7_16_A1
--operation mode is normal

HE1L09 = HE1L524Q & (HE1_AnB & NB01_q[8] # !HE1_AnB & NB81_q[8]);


--NB8_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC3_1_L2
NB8_q[8]_data_in = UE1L71;
NB8_q[8]_write_enable = NE1_i932;
NB8_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[8]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[8]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[8] = MEMORY_SEGMENT(NB8_q[8]_data_in, NB8_q[8]_write_enable, NB8_q[8]_clock_0, , , , , , VCC, NB8_q[8]_write_address, NB8_q[8]_read_address);


--NB61_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC2_1_C1
NB61_q[8]_data_in = UE2L71;
NB61_q[8]_write_enable = NE2_i932;
NB61_q[8]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[8]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[8]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[8] = MEMORY_SEGMENT(NB61_q[8]_data_in, NB61_q[8]_write_enable, NB61_q[8]_clock_0, , , , , , VCC, NB61_q[8]_write_address, NB61_q[8]_read_address);


--HE1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1405~451 at LC10_16_J1
--operation mode is normal

HE1L19 = HE1_AnB & NB8_q[8] # !HE1_AnB & NB61_q[8];


--NB3_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0] at EC1_1_C2
NB3_q[0]_data_in = WE1_ram_data_in[0];
NB3_q[0]_write_enable = WE1_ram_we0;
NB3_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[0]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[0] = MEMORY_SEGMENT(NB3_q[0]_data_in, NB3_q[0]_write_enable, NB3_q[0]_clock_0, , , , , , VCC, NB3_q[0]_write_address, NB3_q[0]_read_address);


--NB11_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0] at EC3_1_V2
NB11_q[0]_data_in = WE2_ram_data_in[0];
NB11_q[0]_write_enable = WE2_ram_we0;
NB11_q[0]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[0]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[0]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[0] = MEMORY_SEGMENT(NB11_q[0]_data_in, NB11_q[0]_write_enable, NB11_q[0]_clock_0, , , , , , VCC, NB11_q[0]_write_address, NB11_q[0]_read_address);


--HE1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1405~452 at LC1_16_J1
--operation mode is normal

HE1L29 = HE1_AnB & NB3_q[0] # !HE1_AnB & NB11_q[0] # !HE1L834Q;


--HE1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1405~453 at LC5_16_J1
--operation mode is normal

HE1L39 = !HE1L524Q & (HE1L624Q & HE1L19 # !HE1L624Q & HE1L29);


--FE1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i297~808 at LC9_16_A1
--operation mode is normal

FE1L15 = FE1L05 # FE1L47 & (HE1L09 # HE1L39);


--NE1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC1_15_E2
--operation mode is normal

NE1_header_1.timestamp[41]_lut_out = PE1_HEADER_data.timestamp[41]~reg0;
NE1_header_1.timestamp[41] = DFFE(NE1_header_1.timestamp[41]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC7_16_E2
--operation mode is normal

NE1_header_0.timestamp[41]_lut_out = PE1_HEADER_data.timestamp[41]~reg0;
NE1_header_0.timestamp[41] = DFFE(NE1_header_0.timestamp[41]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L961 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i757~7 at LC3_15_E2
--operation mode is normal

NE1L961 = NE1_header_0.timestamp[41] & (NE1_header_1.timestamp[41] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[41] & NE1_rd_ptr[0] & NE1_header_1.timestamp[41];


--NE2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC3_5_Y2
--operation mode is normal

NE2_header_1.timestamp[41]_lut_out = PE2_HEADER_data.timestamp[41]~reg0;
NE2_header_1.timestamp[41] = DFFE(NE2_header_1.timestamp[41]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC5_5_Y2
--operation mode is normal

NE2_header_0.timestamp[41]_lut_out = PE2_HEADER_data.timestamp[41]~reg0;
NE2_header_0.timestamp[41] = DFFE(NE2_header_0.timestamp[41]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L961 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i757~7 at LC6_5_Y2
--operation mode is normal

NE2L961 = NE2_rd_ptr[0] & NE2_header_1.timestamp[41] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[41];


--FE1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i295~807 at LC7_14_J2
--operation mode is normal

FE1L84 = HE1L224Q & (HE1_AnB & NE1L961 # !HE1_AnB & NE2L961);


--NB01_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_E1
NB01_q[9]_data_in = GE1L01Q;
NB01_q[9]_write_enable = NE1L822;
NB01_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[9]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[9]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[9] = MEMORY_SEGMENT(NB01_q[9]_data_in, NB01_q[9]_write_enable, NB01_q[9]_clock_0, , , , , , VCC, NB01_q[9]_write_address, NB01_q[9]_read_address);


--NB81_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC4_1_D1
NB81_q[9]_data_in = GE1L01Q;
NB81_q[9]_write_enable = NE2L722;
NB81_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[9]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[9]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[9] = MEMORY_SEGMENT(NB81_q[9]_data_in, NB81_q[9]_write_enable, NB81_q[9]_clock_0, , , , , , VCC, NB81_q[9]_write_address, NB81_q[9]_read_address);


--HE1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1404~450 at LC5_15_J2
--operation mode is normal

HE1L68 = HE1L524Q & (HE1_AnB & NB01_q[9] # !HE1_AnB & NB81_q[9]);


--NB8_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_D2
NB8_q[9]_data_in = UE1L91;
NB8_q[9]_write_enable = NE1_i932;
NB8_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[9]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[9]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[9] = MEMORY_SEGMENT(NB8_q[9]_data_in, NB8_q[9]_write_enable, NB8_q[9]_clock_0, , , , , , VCC, NB8_q[9]_write_address, NB8_q[9]_read_address);


--NB61_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_C1
NB61_q[9]_data_in = UE2L91;
NB61_q[9]_write_enable = NE2_i932;
NB61_q[9]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[9]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[9]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[9] = MEMORY_SEGMENT(NB61_q[9]_data_in, NB61_q[9]_write_enable, NB61_q[9]_clock_0, , , , , , VCC, NB61_q[9]_write_address, NB61_q[9]_read_address);


--HE1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1404~451 at LC8_15_J1
--operation mode is normal

HE1L78 = HE1_AnB & NB8_q[9] # !HE1_AnB & NB61_q[9];


--NB3_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1] at EC3_1_F2
NB3_q[1]_data_in = WE1_ram_data_in[1];
NB3_q[1]_write_enable = WE1_ram_we0;
NB3_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[1]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[1] = MEMORY_SEGMENT(NB3_q[1]_data_in, NB3_q[1]_write_enable, NB3_q[1]_clock_0, , , , , , VCC, NB3_q[1]_write_address, NB3_q[1]_read_address);


--NB11_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1] at EC3_1_Y2
NB11_q[1]_data_in = WE2_ram_data_in[1];
NB11_q[1]_write_enable = WE2_ram_we0;
NB11_q[1]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[1]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[1]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[1] = MEMORY_SEGMENT(NB11_q[1]_data_in, NB11_q[1]_write_enable, NB11_q[1]_clock_0, , , , , , VCC, NB11_q[1]_write_address, NB11_q[1]_read_address);


--HE1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1404~452 at LC9_15_J1
--operation mode is normal

HE1L88 = HE1_AnB & NB3_q[1] # !HE1_AnB & NB11_q[1] # !HE1L834Q;


--HE1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1404~453 at LC6_15_J1
--operation mode is normal

HE1L98 = !HE1L524Q & (HE1L624Q & HE1L78 # !HE1L624Q & HE1L88);


--FE1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i295~808 at LC9_14_J2
--operation mode is normal

FE1L94 = FE1L84 # FE1L47 & (HE1L98 # HE1L68);


--NE1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC9_4_E2
--operation mode is normal

NE1_header_1.timestamp[42]_lut_out = PE1_HEADER_data.timestamp[42]~reg0;
NE1_header_1.timestamp[42] = DFFE(NE1_header_1.timestamp[42]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC7_5_E2
--operation mode is normal

NE1_header_0.timestamp[42]_lut_out = PE1_HEADER_data.timestamp[42]~reg0;
NE1_header_0.timestamp[42] = DFFE(NE1_header_0.timestamp[42]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L861 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i756~7 at LC6_4_E2
--operation mode is normal

NE1L861 = NE1_header_0.timestamp[42] & (NE1_header_1.timestamp[42] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[42] & NE1_rd_ptr[0] & NE1_header_1.timestamp[42];


--NE2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC1_6_T2
--operation mode is normal

NE2_header_1.timestamp[42]_lut_out = PE2_HEADER_data.timestamp[42]~reg0;
NE2_header_1.timestamp[42] = DFFE(NE2_header_1.timestamp[42]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC7_5_T2
--operation mode is normal

NE2_header_0.timestamp[42]_lut_out = PE2_HEADER_data.timestamp[42]~reg0;
NE2_header_0.timestamp[42] = DFFE(NE2_header_0.timestamp[42]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L861 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i756~7 at LC10_4_E2
--operation mode is normal

NE2L861 = NE2_header_1.timestamp[42] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[42]) # !NE2_header_1.timestamp[42] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[42];


--FE1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i293~807 at LC7_4_E2
--operation mode is normal

FE1L64 = HE1L224Q & (HE1_AnB & NE1L861 # !HE1_AnB & NE2L861);


--NB01_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC1_1_A1
NB01_q[10]_data_in = GE1L11Q;
NB01_q[10]_write_enable = NE1L822;
NB01_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[10]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[10]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[10] = MEMORY_SEGMENT(NB01_q[10]_data_in, NB01_q[10]_write_enable, NB01_q[10]_clock_0, , , , , , VCC, NB01_q[10]_write_address, NB01_q[10]_read_address);


--NB81_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC2_1_G1
NB81_q[10]_data_in = GE1L11Q;
NB81_q[10]_write_enable = NE2L722;
NB81_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[10]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[10]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[10] = MEMORY_SEGMENT(NB81_q[10]_data_in, NB81_q[10]_write_enable, NB81_q[10]_clock_0, , , , , , VCC, NB81_q[10]_write_address, NB81_q[10]_read_address);


--HE1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1403~450 at LC5_16_A1
--operation mode is normal

HE1L28 = HE1L524Q & (HE1_AnB & NB01_q[10] # !HE1_AnB & NB81_q[10]);


--NB8_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC3_1_A2
NB8_q[10]_data_in = ~GND;
NB8_q[10]_write_enable = NE1_i932;
NB8_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[10]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[10]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[10] = MEMORY_SEGMENT(NB8_q[10]_data_in, NB8_q[10]_write_enable, NB8_q[10]_clock_0, , , , , , VCC, NB8_q[10]_write_address, NB8_q[10]_read_address);


--NB61_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC1_1_B1
NB61_q[10]_data_in = ~GND;
NB61_q[10]_write_enable = NE2_i932;
NB61_q[10]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[10]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[10]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[10] = MEMORY_SEGMENT(NB61_q[10]_data_in, NB61_q[10]_write_enable, NB61_q[10]_clock_0, , , , , , VCC, NB61_q[10]_write_address, NB61_q[10]_read_address);


--HE1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1403~451 at LC2_15_A1
--operation mode is normal

HE1L38 = NB8_q[10] & (HE1_AnB # NB61_q[10]) # !NB8_q[10] & !HE1_AnB & NB61_q[10];


--NB3_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2] at EC3_1_C2
NB3_q[2]_data_in = WE1_ram_data_in[2];
NB3_q[2]_write_enable = WE1_ram_we0;
NB3_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[2]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[2] = MEMORY_SEGMENT(NB3_q[2]_data_in, NB3_q[2]_write_enable, NB3_q[2]_clock_0, , , , , , VCC, NB3_q[2]_write_address, NB3_q[2]_read_address);


--NB11_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2] at EC2_1_V2
NB11_q[2]_data_in = WE2_ram_data_in[2];
NB11_q[2]_write_enable = WE2_ram_we0;
NB11_q[2]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[2]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[2]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[2] = MEMORY_SEGMENT(NB11_q[2]_data_in, NB11_q[2]_write_enable, NB11_q[2]_clock_0, , , , , , VCC, NB11_q[2]_write_address, NB11_q[2]_read_address);


--HE1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1403~452 at LC5_15_A1
--operation mode is normal

HE1L48 = HE1_AnB & NB3_q[2] # !HE1_AnB & NB11_q[2] # !HE1L834Q;


--HE1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1403~453 at LC9_15_A1
--operation mode is normal

HE1L58 = !HE1L524Q & (HE1L624Q & HE1L38 # !HE1L624Q & HE1L48);


--FE1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i293~808 at LC10_16_A1
--operation mode is normal

FE1L74 = FE1L64 # FE1L47 & (HE1L28 # HE1L58);


--NE1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC3_4_J2
--operation mode is normal

NE1_header_1.timestamp[43]_lut_out = PE1_HEADER_data.timestamp[43]~reg0;
NE1_header_1.timestamp[43] = DFFE(NE1_header_1.timestamp[43]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC5_5_J2
--operation mode is normal

NE1_header_0.timestamp[43]_lut_out = PE1_HEADER_data.timestamp[43]~reg0;
NE1_header_0.timestamp[43] = DFFE(NE1_header_0.timestamp[43]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L761 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i755~7 at LC7_4_J2
--operation mode is normal

NE1L761 = NE1_header_1.timestamp[43] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[43]) # !NE1_header_1.timestamp[43] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[43];


--NE2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC4_10_Y2
--operation mode is normal

NE2_header_1.timestamp[43]_lut_out = PE2_HEADER_data.timestamp[43]~reg0;
NE2_header_1.timestamp[43] = DFFE(NE2_header_1.timestamp[43]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC3_10_Y2
--operation mode is normal

NE2_header_0.timestamp[43]_lut_out = PE2_HEADER_data.timestamp[43]~reg0;
NE2_header_0.timestamp[43] = DFFE(NE2_header_0.timestamp[43]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L761 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i755~7 at LC7_9_Y2
--operation mode is normal

NE2L761 = NE2_header_0.timestamp[43] & (NE2_header_1.timestamp[43] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[43] & NE2_rd_ptr[0] & NE2_header_1.timestamp[43];


--FE1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i291~807 at LC3_14_A2
--operation mode is normal

FE1L44 = HE1L224Q & (HE1_AnB & NE1L761 # !HE1_AnB & NE2L761);


--NB01_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC5_1_A1
NB01_q[11]_data_in = ~GND;
NB01_q[11]_write_enable = NE1L822;
NB01_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[11]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[11]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[11] = MEMORY_SEGMENT(NB01_q[11]_data_in, NB01_q[11]_write_enable, NB01_q[11]_clock_0, , , , , , VCC, NB01_q[11]_write_address, NB01_q[11]_read_address);


--NB81_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC4_1_G1
NB81_q[11]_data_in = ~GND;
NB81_q[11]_write_enable = NE2L722;
NB81_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[11]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[11]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[11] = MEMORY_SEGMENT(NB81_q[11]_data_in, NB81_q[11]_write_enable, NB81_q[11]_clock_0, , , , , , VCC, NB81_q[11]_write_address, NB81_q[11]_read_address);


--HE1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1402~450 at LC1_14_A2
--operation mode is normal

HE1L87 = HE1L524Q & (HE1_AnB & NB01_q[11] # !HE1_AnB & NB81_q[11]);


--NB8_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC2_1_A2
NB8_q[11]_data_in = ~GND;
NB8_q[11]_write_enable = NE1_i932;
NB8_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[11]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[11]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[11] = MEMORY_SEGMENT(NB8_q[11]_data_in, NB8_q[11]_write_enable, NB8_q[11]_clock_0, , , , , , VCC, NB8_q[11]_write_address, NB8_q[11]_read_address);


--NB61_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC4_1_B1
NB61_q[11]_data_in = ~GND;
NB61_q[11]_write_enable = NE2_i932;
NB61_q[11]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[11]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[11]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[11] = MEMORY_SEGMENT(NB61_q[11]_data_in, NB61_q[11]_write_enable, NB61_q[11]_clock_0, , , , , , VCC, NB61_q[11]_write_address, NB61_q[11]_read_address);


--HE1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1402~451 at LC4_15_A2
--operation mode is normal

HE1L97 = NB8_q[11] & (HE1_AnB # NB61_q[11]) # !NB8_q[11] & !HE1_AnB & NB61_q[11];


--NB3_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3] at EC2_1_C2
NB3_q[3]_data_in = WE1_ram_data_in[3];
NB3_q[3]_write_enable = WE1_ram_we0;
NB3_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[3]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[3] = MEMORY_SEGMENT(NB3_q[3]_data_in, NB3_q[3]_write_enable, NB3_q[3]_clock_0, , , , , , VCC, NB3_q[3]_write_address, NB3_q[3]_read_address);


--NB11_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3] at EC1_1_V2
NB11_q[3]_data_in = WE2_ram_data_in[3];
NB11_q[3]_write_enable = WE2_ram_we0;
NB11_q[3]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[3]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[3]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[3] = MEMORY_SEGMENT(NB11_q[3]_data_in, NB11_q[3]_write_enable, NB11_q[3]_clock_0, , , , , , VCC, NB11_q[3]_write_address, NB11_q[3]_read_address);


--HE1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1402~452 at LC2_14_A2
--operation mode is normal

HE1L08 = HE1_AnB & NB3_q[3] # !HE1_AnB & NB11_q[3] # !HE1L834Q;


--HE1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1402~453 at LC9_14_A2
--operation mode is normal

HE1L18 = !HE1L524Q & (HE1L624Q & HE1L97 # !HE1L624Q & HE1L08);


--FE1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i291~808 at LC7_14_A2
--operation mode is normal

FE1L54 = FE1L44 # FE1L47 & (HE1L18 # HE1L87);


--NE1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC10_6_A2
--operation mode is normal

NE1_header_1.timestamp[44]_lut_out = PE1_HEADER_data.timestamp[44]~reg0;
NE1_header_1.timestamp[44] = DFFE(NE1_header_1.timestamp[44]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC3_5_A2
--operation mode is normal

NE1_header_0.timestamp[44]_lut_out = PE1_HEADER_data.timestamp[44]~reg0;
NE1_header_0.timestamp[44] = DFFE(NE1_header_0.timestamp[44]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L661 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i754~7 at LC5_5_A2
--operation mode is normal

NE1L661 = NE1_header_0.timestamp[44] & (NE1_header_1.timestamp[44] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[44] & NE1_rd_ptr[0] & NE1_header_1.timestamp[44];


--NE2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC5_8_X2
--operation mode is normal

NE2_header_1.timestamp[44]_lut_out = PE2_HEADER_data.timestamp[44]~reg0;
NE2_header_1.timestamp[44] = DFFE(NE2_header_1.timestamp[44]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC4_9_X2
--operation mode is normal

NE2_header_0.timestamp[44]_lut_out = PE2_HEADER_data.timestamp[44]~reg0;
NE2_header_0.timestamp[44] = DFFE(NE2_header_0.timestamp[44]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L661 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i754~7 at LC2_8_X2
--operation mode is normal

NE2L661 = NE2_header_1.timestamp[44] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[44]) # !NE2_header_1.timestamp[44] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[44];


--FE1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i289~807 at LC2_15_A2
--operation mode is normal

FE1L24 = HE1L224Q & (HE1_AnB & NE1L661 # !HE1_AnB & NE2L661);


--NB01_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC4_1_A1
NB01_q[12]_data_in = ~GND;
NB01_q[12]_write_enable = NE1L822;
NB01_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[12]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[12]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[12] = MEMORY_SEGMENT(NB01_q[12]_data_in, NB01_q[12]_write_enable, NB01_q[12]_clock_0, , , , , , VCC, NB01_q[12]_write_address, NB01_q[12]_read_address);


--NB81_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC3_1_G1
NB81_q[12]_data_in = ~GND;
NB81_q[12]_write_enable = NE2L722;
NB81_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[12]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[12]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[12] = MEMORY_SEGMENT(NB81_q[12]_data_in, NB81_q[12]_write_enable, NB81_q[12]_clock_0, , , , , , VCC, NB81_q[12]_write_address, NB81_q[12]_read_address);


--HE1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~450 at LC10_15_A2
--operation mode is normal

HE1L47 = HE1L524Q & (HE1_AnB & NB01_q[12] # !HE1_AnB & NB81_q[12]);


--NB8_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_O2
NB8_q[12]_data_in = ~GND;
NB8_q[12]_write_enable = NE1_i932;
NB8_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[12]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[12]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[12] = MEMORY_SEGMENT(NB8_q[12]_data_in, NB8_q[12]_write_enable, NB8_q[12]_clock_0, , , , , , VCC, NB8_q[12]_write_address, NB8_q[12]_read_address);


--NB61_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC4_1_R1
NB61_q[12]_data_in = ~GND;
NB61_q[12]_write_enable = NE2_i932;
NB61_q[12]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[12]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[12]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[12] = MEMORY_SEGMENT(NB61_q[12]_data_in, NB61_q[12]_write_enable, NB61_q[12]_clock_0, , , , , , VCC, NB61_q[12]_write_address, NB61_q[12]_read_address);


--HE1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~451 at LC7_15_A2
--operation mode is normal

HE1L57 = HE1_AnB & NB8_q[12] # !HE1_AnB & NB61_q[12];


--NB3_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4] at EC4_1_C2
NB3_q[4]_data_in = WE1_ram_data_in[4];
NB3_q[4]_write_enable = WE1_ram_we0;
NB3_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[4]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[4] = MEMORY_SEGMENT(NB3_q[4]_data_in, NB3_q[4]_write_enable, NB3_q[4]_clock_0, , , , , , VCC, NB3_q[4]_write_address, NB3_q[4]_read_address);


--NB11_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4] at EC2_1_Y2
NB11_q[4]_data_in = WE2_ram_data_in[4];
NB11_q[4]_write_enable = WE2_ram_we0;
NB11_q[4]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[4]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[4]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[4] = MEMORY_SEGMENT(NB11_q[4]_data_in, NB11_q[4]_write_enable, NB11_q[4]_clock_0, , , , , , VCC, NB11_q[4]_write_address, NB11_q[4]_read_address);


--HE1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~452 at LC1_15_A2
--operation mode is normal

HE1L67 = HE1_AnB & NB3_q[4] # !HE1_AnB & NB11_q[4] # !HE1L834Q;


--HE1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1401~453 at LC6_15_A2
--operation mode is normal

HE1L77 = !HE1L524Q & (HE1L624Q & HE1L57 # !HE1L624Q & HE1L67);


--FE1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i289~808 at LC9_15_A2
--operation mode is normal

FE1L34 = FE1L24 # FE1L47 & (HE1L77 # HE1L47);


--NE1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC7_6_A2
--operation mode is normal

NE1_header_1.timestamp[45]_lut_out = PE1_HEADER_data.timestamp[45]~reg0;
NE1_header_1.timestamp[45] = DFFE(NE1_header_1.timestamp[45]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC4_7_A2
--operation mode is normal

NE1_header_0.timestamp[45]_lut_out = PE1_HEADER_data.timestamp[45]~reg0;
NE1_header_0.timestamp[45] = DFFE(NE1_header_0.timestamp[45]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L561 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i753~7 at LC6_6_A2
--operation mode is normal

NE1L561 = NE1_rd_ptr[0] & NE1_header_1.timestamp[45] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[45];


--NE2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC9_8_X2
--operation mode is normal

NE2_header_1.timestamp[45]_lut_out = PE2_HEADER_data.timestamp[45]~reg0;
NE2_header_1.timestamp[45] = DFFE(NE2_header_1.timestamp[45]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC3_7_X2
--operation mode is normal

NE2_header_0.timestamp[45]_lut_out = PE2_HEADER_data.timestamp[45]~reg0;
NE2_header_0.timestamp[45] = DFFE(NE2_header_0.timestamp[45]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L561 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i753~7 at LC5_7_X2
--operation mode is normal

NE2L561 = NE2_header_0.timestamp[45] & (NE2_header_1.timestamp[45] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[45] & NE2_rd_ptr[0] & NE2_header_1.timestamp[45];


--FE1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i287~807 at LC5_6_A2
--operation mode is normal

FE1L04 = HE1L224Q & (HE1_AnB & NE1L561 # !HE1_AnB & NE2L561);


--NB01_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC7_1_A1
NB01_q[13]_data_in = ~GND;
NB01_q[13]_write_enable = NE1L822;
NB01_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[13]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[13]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[13] = MEMORY_SEGMENT(NB01_q[13]_data_in, NB01_q[13]_write_enable, NB01_q[13]_clock_0, , , , , , VCC, NB01_q[13]_write_address, NB01_q[13]_read_address);


--NB81_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC8_1_G1
NB81_q[13]_data_in = ~GND;
NB81_q[13]_write_enable = NE2L722;
NB81_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[13]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[13]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[13] = MEMORY_SEGMENT(NB81_q[13]_data_in, NB81_q[13]_write_enable, NB81_q[13]_clock_0, , , , , , VCC, NB81_q[13]_write_address, NB81_q[13]_read_address);


--HE1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1400~450 at LC3_13_A2
--operation mode is normal

HE1L07 = HE1L524Q & (HE1_AnB & NB01_q[13] # !HE1_AnB & NB81_q[13]);


--NB8_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC4_1_O2
NB8_q[13]_data_in = ~GND;
NB8_q[13]_write_enable = NE1_i932;
NB8_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[13]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[13]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[13] = MEMORY_SEGMENT(NB8_q[13]_data_in, NB8_q[13]_write_enable, NB8_q[13]_clock_0, , , , , , VCC, NB8_q[13]_write_address, NB8_q[13]_read_address);


--NB61_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_R1
NB61_q[13]_data_in = ~GND;
NB61_q[13]_write_enable = NE2_i932;
NB61_q[13]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[13]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[13]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[13] = MEMORY_SEGMENT(NB61_q[13]_data_in, NB61_q[13]_write_enable, NB61_q[13]_clock_0, , , , , , VCC, NB61_q[13]_write_address, NB61_q[13]_read_address);


--HE1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1400~451 at LC9_13_A2
--operation mode is normal

HE1L17 = HE1_AnB & NB8_q[13] # !HE1_AnB & NB61_q[13];


--NB3_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5] at EC4_1_F2
NB3_q[5]_data_in = WE1_ram_data_in[5];
NB3_q[5]_write_enable = WE1_ram_we0;
NB3_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[5]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[5] = MEMORY_SEGMENT(NB3_q[5]_data_in, NB3_q[5]_write_enable, NB3_q[5]_clock_0, , , , , , VCC, NB3_q[5]_write_address, NB3_q[5]_read_address);


--NB11_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5] at EC4_1_Y2
NB11_q[5]_data_in = WE2_ram_data_in[5];
NB11_q[5]_write_enable = WE2_ram_we0;
NB11_q[5]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[5]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[5]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[5] = MEMORY_SEGMENT(NB11_q[5]_data_in, NB11_q[5]_write_enable, NB11_q[5]_clock_0, , , , , , VCC, NB11_q[5]_write_address, NB11_q[5]_read_address);


--HE1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1400~452 at LC6_13_A2
--operation mode is normal

HE1L27 = HE1_AnB & NB3_q[5] # !HE1_AnB & NB11_q[5] # !HE1L834Q;


--HE1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1400~453 at LC5_13_A2
--operation mode is normal

HE1L37 = !HE1L524Q & (HE1L624Q & HE1L17 # !HE1L624Q & HE1L27);


--FE1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i287~808 at LC7_13_A2
--operation mode is normal

FE1L14 = FE1L04 # FE1L47 & (HE1L37 # HE1L07);


--NE1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC10_11_A2
--operation mode is normal

NE1_header_1.timestamp[46]_lut_out = PE1_HEADER_data.timestamp[46]~reg0;
NE1_header_1.timestamp[46] = DFFE(NE1_header_1.timestamp[46]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC1_13_L2
--operation mode is normal

NE1_header_0.timestamp[46]_lut_out = PE1_HEADER_data.timestamp[46]~reg0;
NE1_header_0.timestamp[46] = DFFE(NE1_header_0.timestamp[46]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L461 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i752~7 at LC3_16_A2
--operation mode is normal

NE1L461 = NE1_header_1.timestamp[46] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[46]) # !NE1_header_1.timestamp[46] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[46];


--NE2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC2_9_X2
--operation mode is normal

NE2_header_1.timestamp[46]_lut_out = PE2_HEADER_data.timestamp[46]~reg0;
NE2_header_1.timestamp[46] = DFFE(NE2_header_1.timestamp[46]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC6_9_X2
--operation mode is normal

NE2_header_0.timestamp[46]_lut_out = PE2_HEADER_data.timestamp[46]~reg0;
NE2_header_0.timestamp[46] = DFFE(NE2_header_0.timestamp[46]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L461 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i752~7 at LC8_9_X2
--operation mode is normal

NE2L461 = NE2_rd_ptr[0] & NE2_header_1.timestamp[46] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[46];


--FE1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i285~807 at LC9_16_A2
--operation mode is normal

FE1L83 = HE1L224Q & (HE1_AnB & NE1L461 # !HE1_AnB & NE2L461);


--NB01_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC2_1_A1
NB01_q[14]_data_in = ~GND;
NB01_q[14]_write_enable = NE1L822;
NB01_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[14]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[14]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[14] = MEMORY_SEGMENT(NB01_q[14]_data_in, NB01_q[14]_write_enable, NB01_q[14]_clock_0, , , , , , VCC, NB01_q[14]_write_address, NB01_q[14]_read_address);


--NB81_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC5_1_G1
NB81_q[14]_data_in = ~GND;
NB81_q[14]_write_enable = NE2L722;
NB81_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[14]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[14]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[14] = MEMORY_SEGMENT(NB81_q[14]_data_in, NB81_q[14]_write_enable, NB81_q[14]_clock_0, , , , , , VCC, NB81_q[14]_write_address, NB81_q[14]_read_address);


--HE1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1399~450 at LC7_16_A2
--operation mode is normal

HE1L66 = HE1L524Q & (HE1_AnB & NB01_q[14] # !HE1_AnB & NB81_q[14]);


--NB8_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC1_1_A2
NB8_q[14]_data_in = ~GND;
NB8_q[14]_write_enable = NE1_i932;
NB8_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[14]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[14]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[14] = MEMORY_SEGMENT(NB8_q[14]_data_in, NB8_q[14]_write_enable, NB8_q[14]_clock_0, , , , , , VCC, NB8_q[14]_write_address, NB8_q[14]_read_address);


--NB61_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC2_1_B1
NB61_q[14]_data_in = ~GND;
NB61_q[14]_write_enable = NE2_i932;
NB61_q[14]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[14]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[14]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[14] = MEMORY_SEGMENT(NB61_q[14]_data_in, NB61_q[14]_write_enable, NB61_q[14]_clock_0, , , , , , VCC, NB61_q[14]_write_address, NB61_q[14]_read_address);


--HE1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1399~451 at LC5_16_A2
--operation mode is normal

HE1L76 = NB8_q[14] & (HE1_AnB # NB61_q[14]) # !NB8_q[14] & !HE1_AnB & NB61_q[14];


--NB3_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6] at EC1_1_F2
NB3_q[6]_data_in = WE1_ram_data_in[6];
NB3_q[6]_write_enable = WE1_ram_we0;
NB3_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[6]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[6] = MEMORY_SEGMENT(NB3_q[6]_data_in, NB3_q[6]_write_enable, NB3_q[6]_clock_0, , , , , , VCC, NB3_q[6]_write_address, NB3_q[6]_read_address);


--NB11_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6] at EC1_1_Y2
NB11_q[6]_data_in = WE2_ram_data_in[6];
NB11_q[6]_write_enable = WE2_ram_we0;
NB11_q[6]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[6]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[6]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[6] = MEMORY_SEGMENT(NB11_q[6]_data_in, NB11_q[6]_write_enable, NB11_q[6]_clock_0, , , , , , VCC, NB11_q[6]_write_address, NB11_q[6]_read_address);


--HE1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1399~452 at LC10_16_A2
--operation mode is normal

HE1L86 = HE1_AnB & NB3_q[6] # !HE1_AnB & NB11_q[6] # !HE1L834Q;


--HE1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1399~453 at LC8_16_A2
--operation mode is normal

HE1L96 = !HE1L524Q & (HE1L624Q & HE1L76 # !HE1L624Q & HE1L86);


--FE1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i285~808 at LC6_16_A2
--operation mode is normal

FE1L93 = FE1L83 # FE1L47 & (HE1L66 # HE1L96);


--M1_i38 is slaveregister:inst_slaveregister|i38 at LC6_2_P1
--operation mode is normal

M1_i38 = JF1L34Q # JF1L24Q # !M1L092;


--M1L6321 is slaveregister:inst_slaveregister|i5660~139 at LC3_8_P1
--operation mode is normal

M1L6321 = JF1L63Q # JF1L53Q & JF1L73Q;


--M1L7321 is slaveregister:inst_slaveregister|i5660~140 at LC10_8_P1
--operation mode is normal

M1L7321 = JF1L14Q # M1L6321 # !JF1L83Q # !M1L492;


--M1L592 is slaveregister:inst_slaveregister|i306~36 at LC3_2_P1
--operation mode is normal

M1L592 = !JF1L04Q & JF1L34Q & M1L092 & !JF1L24Q;


--M1L792 is slaveregister:inst_slaveregister|i334~24 at LC4_1_P1
--operation mode is normal

M1L792 = !JF1L14Q & M1L592 & !JF1L93Q & M1L692;


--M1L8321 is slaveregister:inst_slaveregister|i5660~141 at LC7_6_N1
--operation mode is normal

M1L8321 = !M1L792 & M1_i38 & M1L7321;

--M1L2421 is slaveregister:inst_slaveregister|i5660~147 at LC7_6_N1
--operation mode is normal

M1L2421 = !M1L792 & M1_i38 & M1L7321;


--M1_i763 is slaveregister:inst_slaveregister|i763 at LC8_14_B1
--operation mode is normal

M1_i763 = JF1L14Q # !M1L592 # !JF1L93Q # !M1L403;

--M1L503 is slaveregister:inst_slaveregister|i763~32 at LC8_14_B1
--operation mode is normal

M1L503 = JF1L14Q # !M1L592 # !JF1L93Q # !M1L403;


--M1_i1071 is slaveregister:inst_slaveregister|i1071 at LC10_16_K1
--operation mode is normal

M1_i1071 = JF1L14Q # !M1L887 # !M1L313 # !M1L013;


--M1_LC_ctrl_local.lc_cable_length_down[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0] at LC9_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out = !VF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_cable_length_down[0][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L4901 is slaveregister:inst_slaveregister|i5469~356 at LC8_10_S1
--operation mode is normal

M1L4901 = !M1_i1071 & M1_i763 & !M1_LC_ctrl_local.lc_cable_length_down[0][0] & M1_i952;


--M1L5901 is slaveregister:inst_slaveregister|i5469~357 at LC3_9_S1
--operation mode is normal

M1L5901 = W74_sload_path[0] & (W74_sload_path[32] # !JF1L53Q) # !W74_sload_path[0] & JF1L53Q & W74_sload_path[32];


--M1_LC_ctrl_local.lc_tx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[0] at LC5_2_S3
--operation mode is normal

M1_LC_ctrl_local.lc_tx_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_tx_enable[0] = DFFE(M1_LC_ctrl_local.lc_tx_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1_LC_ctrl_local.lc_cable_length_up[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0] at LC3_4_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out = !VF1_MASTERHWDATA[0];
M1_LC_ctrl_local.lc_cable_length_up[0][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L6901 is slaveregister:inst_slaveregister|i5469~358 at LC7_9_S1
--operation mode is normal

M1L6901 = M1_LC_ctrl_local.lc_cable_length_up[0][0] & M1_LC_ctrl_local.lc_tx_enable[0] & !JF1L53Q # !M1_LC_ctrl_local.lc_cable_length_up[0][0] & (M1_LC_ctrl_local.lc_tx_enable[0] # JF1L53Q);


--M1L7901 is slaveregister:inst_slaveregister|i5469~359 at LC6_9_S1
--operation mode is normal

M1L7901 = M1_i763 & M1L6901 & !M1_i952 # !M1_i763 & M1L5901;


--M1_i1155 is slaveregister:inst_slaveregister|i1155 at LC10_2_P1
--operation mode is normal

M1_i1155 = JF1L14Q # !M1L592 # !JF1L93Q;


--M1L8901 is slaveregister:inst_slaveregister|i5469~360 at LC8_5_Z1
--operation mode is normal

M1L8901 = !JF1L73Q & !JF1L63Q & JF1L83Q & !M1_i1155;

--M1L3011 is slaveregister:inst_slaveregister|i5469~366 at LC8_5_Z1
--operation mode is normal

M1L3011 = !JF1L73Q & !JF1L63Q & JF1L83Q & !M1_i1155;


--M1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0] at LC3_9_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[0]_lut_out = VF1_MASTERHWDATA[0];
M1_CS_ctrl_local.CS_time[0] = DFFE(M1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0] at LC7_2_W1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_CS_ctrl_local.CS_enable[0] = DFFE(M1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L9901 is slaveregister:inst_slaveregister|i5469~361 at LC4_9_W1
--operation mode is normal

M1L9901 = M1_CS_ctrl_local.CS_enable[0] & (M1_CS_ctrl_local.CS_time[0] # !JF1L53Q) # !M1_CS_ctrl_local.CS_enable[0] & JF1L53Q & M1_CS_ctrl_local.CS_time[0];


--M1L0011 is slaveregister:inst_slaveregister|i5469~362 at LC9_9_S1
--operation mode is normal

M1L0011 = M1L4901 # M1L7901 # M1L9901 & M1L8901;


--M1L1011 is slaveregister:inst_slaveregister|i5469~363 at LC6_15_P1
--operation mode is normal

M1L1011 = JF1L53Q & JF1L63Q;


--M1L4801 is slaveregister:inst_slaveregister|i5468~355 at LC7_1_B1
--operation mode is normal

M1L4801 = M1_i1155 # JF1L73Q # M1L1011 # !JF1L83Q;

--M1L2901 is slaveregister:inst_slaveregister|i5468~365 at LC7_1_B1
--operation mode is normal

M1L2901 = M1_i1155 # JF1L73Q # M1L1011 # !JF1L83Q;


--M1L5801 is slaveregister:inst_slaveregister|i5468~356 at LC1_10_M1
--operation mode is normal

M1L5801 = M1L4801 & M1_i952 & M1_i763 & M1_i1071;

--M1L3901 is slaveregister:inst_slaveregister|i5468~366 at LC1_10_M1
--operation mode is normal

M1L3901 = M1L4801 & M1_i952 & M1_i763 & M1_i1071;


--K1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0] at LC6_6_S1
--operation mode is normal

K1_RM_rate_MPE[0]_lut_out = W44_q[0];
K1_RM_rate_MPE[0] = DFFE(K1_RM_rate_MPE[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L203 is slaveregister:inst_slaveregister|i602~16 at LC6_10_P1
--operation mode is normal

M1L203 = !JF1L63Q & JF1L73Q & !JF1L53Q;


--M1_i1576 is slaveregister:inst_slaveregister|i1576 at LC9_10_P1
--operation mode is normal

M1_i1576 = JF1L14Q # !M1L313 # !M1L203 # !JF1L83Q;

--M1L023 is slaveregister:inst_slaveregister|i1576~16 at LC9_10_P1
--operation mode is normal

M1L023 = JF1L14Q # !M1L313 # !M1L203 # !JF1L83Q;


--M1L447 is slaveregister:inst_slaveregister|i5213~275 at LC1_2_S1
--operation mode is normal

M1L447 = !M1_i1653 & M1_i1576 & (M1_i1169 # !M1L1011);

--M1L357 is slaveregister:inst_slaveregister|i5213~285 at LC1_2_S1
--operation mode is normal

M1L357 = !M1_i1653 & M1_i1576 & (M1_i1169 # !M1L1011);


--K1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0] at LC9_5_G1
--operation mode is normal

K1_RM_rate_SPE[0]_lut_out = W54_q[0];
K1_RM_rate_SPE[0] = DFFE(K1_RM_rate_SPE[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0] at LC1_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_RM_ctrl_local.rm_rate_enable[0] = DFFE(M1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L547 is slaveregister:inst_slaveregister|i5213~276 at LC3_7_S1
--operation mode is normal

M1L547 = M1_RM_ctrl_local.rm_rate_enable[0] & (K1_RM_rate_SPE[0] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_enable[0] & JF1L53Q & K1_RM_rate_SPE[0];


--M1L647 is slaveregister:inst_slaveregister|i5213~277 at LC4_16_B1
--operation mode is normal

M1L647 = M1_i1576 & M1L556 & (M1_i1169 # !M1L1011);


--M1L747 is slaveregister:inst_slaveregister|i5213~278 at LC5_7_S1
--operation mode is normal

M1L747 = M1L447 & (M1L547 # K1_RM_rate_MPE[0] & M1L647) # !M1L447 & K1_RM_rate_MPE[0] & M1L647;


--D1L04Q is calibration_sources:inst_calibration_sources|cs_flash_time[32]~reg0 at LC3_6_S1
--operation mode is normal

D1L04Q_lut_out = W74_sload_path[32];
D1L04Q = DFFE(D1L04Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L847 is slaveregister:inst_slaveregister|i5213~279 at LC2_6_S1
--operation mode is normal

M1L847 = !M1_i1576 & D1L04Q & (M1_i1169 # !M1L1011);


--D1L8Q is calibration_sources:inst_calibration_sources|cs_flash_time[0]~reg0 at LC10_6_S1
--operation mode is normal

D1L8Q_lut_out = W74_sload_path[0];
D1L8Q = DFFE(D1L8Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_i1492 is slaveregister:inst_slaveregister|i1492 at LC10_13_P1
--operation mode is normal

M1_i1492 = M1_i1169 # !JF1L63Q # !JF1L53Q;


--M1L947 is slaveregister:inst_slaveregister|i5213~280 at LC5_6_S1
--operation mode is normal

M1L947 = M1L747 # M1L847 # D1L8Q & !M1_i1492;


--M1L057 is slaveregister:inst_slaveregister|i5213~281 at LC3_5_P1
--operation mode is normal

M1L057 = M1_i1576 & M1L347 & (M1_i1169 # !M1L1011);


--M1_i1917 is slaveregister:inst_slaveregister|i1917 at LC7_8_L1
--operation mode is normal

M1_i1917 = JF1L93Q # !M1L433 # !JF1L83Q # !M1L992;

--M1L923 is slaveregister:inst_slaveregister|i1917~32 at LC7_8_L1
--operation mode is normal

M1L923 = JF1L93Q # !M1L433 # !JF1L83Q # !M1L992;


--M1L044 is slaveregister:inst_slaveregister|i4982~57 at LC7_7_L1
--operation mode is normal

M1L044 = M1_i2334 # !M1L403 & (!M1L992 # !JF1L83Q);


--M1_i2432 is slaveregister:inst_slaveregister|i2432 at LC4_2_P1
--operation mode is normal

M1_i2432 = JF1L93Q # !M1L592 # !JF1L14Q # !M1L323;


--M1L136 is slaveregister:inst_slaveregister|i5053~741 at LC4_8_L1
--operation mode is normal

M1L136 = M1L044 & M1_i1917 & (M1_i2432 # JF1L63Q);


--VB1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0] at LC5_2_K3
--operation mode is normal

VB1_inst16[0]_lut_out = W32_q[0];
VB1_inst16[0] = DFFE(VB1_inst16[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0] at LC3_9_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[0]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[0] # !M1L8521 & M1_COMM_ctrl_local.tx_head[0]);
M1_COMM_ctrl_local.tx_head[0] = DFFE(M1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_i2709 is slaveregister:inst_slaveregister|i2709 at LC9_6_A1
--operation mode is normal

M1_i2709 = !JF1L63Q # !M1L323 # !JF1L14Q # !M1L492;

--M1L043 is slaveregister:inst_slaveregister|i2709~29 at LC9_6_A1
--operation mode is normal

M1L043 = !JF1L63Q # !M1L323 # !JF1L14Q # !M1L492;


--M1L614 is slaveregister:inst_slaveregister|i4797~833 at LC7_9_K1
--operation mode is normal

M1L614 = !M1_i2709 & (JF1L53Q & VB1_inst16[0] # !JF1L53Q & M1_COMM_ctrl_local.tx_head[0]);


--M1_i2418 is slaveregister:inst_slaveregister|i2418 at LC2_14_B1
--operation mode is normal

M1_i2418 = JF1L93Q # !M1L592 # !JF1L14Q;


--M1L714 is slaveregister:inst_slaveregister|i4797~834 at LC10_15_A1
--operation mode is normal

M1L714 = JF1L53Q & (M1_i2418 # !M1L323 # !JF1L63Q);


--M1L753 is slaveregister:inst_slaveregister|i3752~23 at LC7_3_M1
--operation mode is normal

M1L753 = !JF1L63Q & JF1L73Q;


--M1_i2894 is slaveregister:inst_slaveregister|i2894 at LC8_7_A1
--operation mode is normal

M1_i2894 = JF1L83Q # !M1L753 # !M1L492 # !JF1L14Q;

--M1L243 is slaveregister:inst_slaveregister|i2894~29 at LC8_7_A1
--operation mode is normal

M1L243 = JF1L83Q # !M1L753 # !M1L492 # !JF1L14Q;


--M1_i3062 is slaveregister:inst_slaveregister|i3062 at LC6_6_A1
--operation mode is normal

M1_i3062 = !JF1L63Q # !M1L492 # !JF1L14Q # !M1L013;


--M1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32] at LC5_10_H1
--operation mode is normal

M1_COMM_ctrl_local.id[32]_lut_out = VF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.id[32] = DFFE(M1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_i3263 is slaveregister:inst_slaveregister|i3263 at LC3_2_A1
--operation mode is normal

M1_i3263 = !M1L492 # !JF1L83Q # !M1L753 # !JF1L14Q;


--M1L814 is slaveregister:inst_slaveregister|i4797~835 at LC6_15_A1
--operation mode is normal

M1L814 = M1_i2894 & !M1_i3263 & M1_COMM_ctrl_local.id[32] & M1_i3062;


--M1L914 is slaveregister:inst_slaveregister|i4797~836 at LC7_15_A1
--operation mode is normal

M1L914 = M1_i2894 & W01_sload_path[0] & !M1_i3062 # !M1_i2894 & W31_q[0];


--M1L024 is slaveregister:inst_slaveregister|i4797~837 at LC3_14_A1
--operation mode is normal

M1L024 = M1L614 # M1L714 & (M1L814 # M1L914);


--M1L124 is slaveregister:inst_slaveregister|i4797~838 at LC7_9_H1
--operation mode is normal

M1L124 = JF1L83Q # M1_i2418 # !JF1L73Q & !JF1L63Q;

--M1L824 is slaveregister:inst_slaveregister|i4797~847 at LC7_9_H1
--operation mode is normal

M1L824 = JF1L83Q # M1_i2418 # !JF1L73Q & !JF1L63Q;


--M1L253 is slaveregister:inst_slaveregister|i3530~23 at LC5_1_F1
--operation mode is normal

M1L253 = JF1L83Q # !JF1L14Q;


--M1_COMPR_ctrl_local.ATWDb2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0] at LC5_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDb2thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0] at LC2_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDb0thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L163 is slaveregister:inst_slaveregister|i4541~559 at LC6_14_E1
--operation mode is normal

M1L163 = JF1L53Q & M1_COMPR_ctrl_local.ATWDb2thres[0] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDb0thres[0];


--M1L263 is slaveregister:inst_slaveregister|i4541~560 at LC3_3_M1
--operation mode is normal

M1L263 = !M1L253 & M1L163 & M1L753 & M1L313;


--M1L873 is slaveregister:inst_slaveregister|i4795~945 at LC4_7_H1
--operation mode is normal

M1L873 = JF1L63Q & JF1L93Q & JF1L83Q & JF1L73Q;

--M1L004 is slaveregister:inst_slaveregister|i4795~976 at LC4_7_H1
--operation mode is normal

M1L004 = JF1L63Q & JF1L93Q & JF1L83Q & JF1L73Q;


--M1L973 is slaveregister:inst_slaveregister|i4795~946 at LC10_7_H1
--operation mode is normal

M1L973 = JF1L14Q & JF1L24Q;


--M1L083 is slaveregister:inst_slaveregister|i4795~947 at LC1_7_H1
--operation mode is normal

M1L083 = M1L973 & M1L873 & JF1L04Q & M1L773;


--M1L363 is slaveregister:inst_slaveregister|i4541~561 at LC4_3_E1
--operation mode is normal

M1L363 = M1L083 & (M1L253 # !M1L313 # !M1L753);

--M1L963 is slaveregister:inst_slaveregister|i4541~568 at LC4_3_E1
--operation mode is normal

M1L963 = M1L083 & (M1L253 # !M1L313 # !M1L753);


--M1L463 is slaveregister:inst_slaveregister|i4541~562 at LC7_4_M1
--operation mode is normal

M1L463 = W5_sload_path[0] # !JF1L53Q;


--M1L563 is slaveregister:inst_slaveregister|i4541~563 at LC4_3_M1
--operation mode is normal

M1L563 = M1L063 & (M1L263 # M1L463 & M1L363);


--M1_COMPR_ctrl_local.ATWDa2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0] at LC6_2_M1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDa2thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0] at LC7_9_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.ATWDa0thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L663 is slaveregister:inst_slaveregister|i4541~564 at LC10_3_M1
--operation mode is normal

M1L663 = M1_COMPR_ctrl_local.ATWDa0thres[0] & (M1_COMPR_ctrl_local.ATWDa2thres[0] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDa0thres[0] & M1_COMPR_ctrl_local.ATWDa2thres[0] & JF1L53Q;


--M1_COMPR_ctrl_local.FADCthres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0] at LC10_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMPR_ctrl_local.FADCthres[0] = DFFE(M1_COMPR_ctrl_local.FADCthres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1_COMPR_ctrl_local.LASTonly is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly at LC5_11_A1
--operation mode is normal

M1_COMPR_ctrl_local.LASTonly_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.LASTonly = DFFE(M1_COMPR_ctrl_local.LASTonly_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L691);


--M1L763 is slaveregister:inst_slaveregister|i4541~565 at LC6_12_A1
--operation mode is normal

M1L763 = JF1L53Q & M1_COMPR_ctrl_local.FADCthres[0] # !JF1L53Q & M1_COMPR_ctrl_local.LASTonly;


--M1_i3537 is slaveregister:inst_slaveregister|i3537 at LC6_3_M1
--operation mode is normal

M1_i3537 = JF1L73Q # JF1L83Q # !M1L313 # !JF1L14Q;


--M1L863 is slaveregister:inst_slaveregister|i4541~566 at LC9_3_M1
--operation mode is normal

M1L863 = !M1_i3537 & (JF1L63Q & M1L663 # !JF1L63Q & M1L763);


--M1L224 is slaveregister:inst_slaveregister|i4797~839 at LC8_3_M1
--operation mode is normal

M1L224 = M1L124 & M1_i3263 & (M1L863 # M1L563);


--M1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0] at LC10_12_M1
--operation mode is normal

M1_COMM_ctrl_local.id[0]_lut_out = VF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.id[0] = DFFE(M1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L324 is slaveregister:inst_slaveregister|i4797~840 at LC3_2_M1
--operation mode is normal

M1L324 = M1_i3062 & M1_i2894 & M1_COMM_ctrl_local.id[0] & !M1_i3263;


--M1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0] at LC8_2_M1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[0]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[0] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[0]);
M1_COMM_ctrl_local.rx_tail[0] = DFFE(M1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L424 is slaveregister:inst_slaveregister|i4797~841 at LC1_2_M1
--operation mode is normal

M1L424 = M1_i2894 & !M1_i3062 & W21_sload_path[0] # !M1_i2894 & M1_COMM_ctrl_local.rx_tail[0];


--M1L524 is slaveregister:inst_slaveregister|i4797~842 at LC9_2_M1
--operation mode is normal

M1L524 = M1_i2709 & !JF1L53Q & (M1L424 # M1L324);


--M1L236 is slaveregister:inst_slaveregister|i5053~742 at LC7_14_A1
--operation mode is normal

M1L236 = M1L136 & (M1L224 # M1L524 # M1L024);


--K1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0] at LC2_13_K1
--operation mode is normal

K1_RM_sn_data[0]_lut_out = K1_RM_sn_data_int[0];
K1_RM_sn_data[0] = DFFE(K1_RM_sn_data[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L336 is slaveregister:inst_slaveregister|i5053~743 at LC3_5_L1
--operation mode is normal

M1L336 = K1_RM_sn_data[0] & JF1L83Q & !M1_i1632 & M1L992;


--M1L833 is slaveregister:inst_slaveregister|i2439~28 at LC4_6_A1
--operation mode is normal

M1L833 = M1L492 & JF1L14Q & M1L323 & !JF1L63Q;


--TB1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DOM_REBOOT at LC10_14_L3
--operation mode is normal

TB1_DOM_REBOOT_lut_out = !WB1L81Q & (TB1_DOM_REBOOT # TB1_SND_DRBT & QD1L26Q);
TB1_DOM_REBOOT = DFFE(TB1_DOM_REBOOT_lut_out, GLOBAL(HF1_outclock0), , , );


--M1L436 is slaveregister:inst_slaveregister|i5053~744 at LC8_6_L1
--operation mode is normal

M1L436 = !JF1L93Q & !JF1L83Q # !M1L433 # !M1L992;


--M1L536 is slaveregister:inst_slaveregister|i5053~745 at LC8_5_L1
--operation mode is normal

M1L536 = M1L336 # M1L436 & TB1_DOM_REBOOT & M1L833;


--M1_i2180 is slaveregister:inst_slaveregister|i2180 at LC6_6_L1
--operation mode is normal

M1_i2180 = JF1L83Q # !M1L992 # !M1L433 # !JF1L93Q;


--M1L636 is slaveregister:inst_slaveregister|i5053~746 at LC2_5_L1
--operation mode is normal

M1L636 = M1L536 # !M1_i2180 & LF1L1Q & M1_i1917;


--M1_int_enable[0] is slaveregister:inst_slaveregister|int_enable[0] at LC1_6_L1
--operation mode is normal

M1_int_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_int_enable[0] = DFFE(M1_int_enable[0]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--M1L736 is slaveregister:inst_slaveregister|i5053~747 at LC10_5_L1
--operation mode is normal

M1L736 = M1L403 & M1_i1917 & !M1_i2334 & M1_int_enable[0];


--M1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0] at LC10_12_V1
--operation mode is normal

M1_RM_ctrl_local.rm_sn_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_RM_ctrl_local.rm_sn_enable[0] = DFFE(M1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L7141);


--M1L836 is slaveregister:inst_slaveregister|i5053~748 at LC4_5_L1
--operation mode is normal

M1L836 = M1L736 # M1L346 # !M1_i1917 & M1_RM_ctrl_local.rm_sn_enable[0];


--M1L936 is slaveregister:inst_slaveregister|i5053~749 at LC9_5_L1
--operation mode is normal

M1L936 = M1L836 & (M1L636 # !JF1L53Q) # !M1L836 & JF1L53Q & M1L636;


--M1L157 is slaveregister:inst_slaveregister|i5213~282 at LC3_8_S1
--operation mode is normal

M1L157 = M1L947 # M1L057 & (M1L236 # M1L936);


--M1L3421 is slaveregister:inst_slaveregister|i5661~140 at LC7_8_S1
--operation mode is normal

M1L3421 = M1L8321 & (M1L0011 # M1L5801 & M1L157);


--QF1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC7_1_W1
QF1_q[0]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[0]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[0] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[0]_write_address, QF1_q[0]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0] at LC7_12_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[0]_lut_out = VF1_MASTERHWDATA[0];
M1_DAQ_ctrl_local.trigger_enable[0] = DFFE(M1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L4421 is slaveregister:inst_slaveregister|i5661~141 at LC3_12_W1
--operation mode is normal

M1L4421 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[0] # !M1_i38 & QF1_q[0];


--M1L5421 is slaveregister:inst_slaveregister|i5661~142 at LC1_5_Z1
--operation mode is normal

M1L5421 = !JF1L73Q & JF1L53Q & !JF1L63Q;


--M1L6421 is slaveregister:inst_slaveregister|i5661~143 at LC10_5_Z1
--operation mode is normal

M1L6421 = M1L492 & !JF1L14Q & JF1L83Q & M1L5421;


--M1L7421 is slaveregister:inst_slaveregister|i5661~144 at LC10_12_W1
--operation mode is normal

M1L7421 = M1L4421 # M1_i38 & M1L6421 & FE1L812Q;


--M1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ at LC1_15_W1
--operation mode is normal

M1_DAQ_ctrl_local.enable_DAQ_lut_out = VF1_MASTERHWDATA[0];
M1_DAQ_ctrl_local.enable_DAQ = DFFE(M1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L8421 is slaveregister:inst_slaveregister|i5661~145 at LC5_7_N1
--operation mode is normal

M1L8421 = M1_i38 & JF1L73Q & M1L792 & M1_i150;


--M1_LC_ctrl_local.lc_cable_length_down[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][1] at LC10_6_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out = VF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_cable_length_down[0][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L6801 is slaveregister:inst_slaveregister|i5468~357 at LC4_15_V1
--operation mode is normal

M1L6801 = M1_i763 & M1_LC_ctrl_local.lc_cable_length_down[0][1] & M1_i952 & !M1_i1071;


--M1L7801 is slaveregister:inst_slaveregister|i5468~358 at LC5_15_V1
--operation mode is normal

M1L7801 = JF1L53Q & W74_sload_path[33] # !JF1L53Q & W74_sload_path[1];


--M1_LC_ctrl_local.lc_cable_length_up[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][1] at LC3_15_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out = VF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_cable_length_up[0][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_tx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1] at LC6_7_Q3
--operation mode is normal

M1_LC_ctrl_local.lc_tx_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_LC_ctrl_local.lc_tx_enable[1] = DFFE(M1_LC_ctrl_local.lc_tx_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L8801 is slaveregister:inst_slaveregister|i5468~359 at LC1_15_V1
--operation mode is normal

M1L8801 = M1_LC_ctrl_local.lc_tx_enable[1] & (M1_LC_ctrl_local.lc_cable_length_up[0][1] # !JF1L53Q) # !M1_LC_ctrl_local.lc_tx_enable[1] & M1_LC_ctrl_local.lc_cable_length_up[0][1] & JF1L53Q;


--M1L9801 is slaveregister:inst_slaveregister|i5468~360 at LC6_14_V1
--operation mode is normal

M1L9801 = M1_i763 & !M1_i952 & M1L8801 # !M1_i763 & M1L7801;


--M1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1] at LC6_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[1]_lut_out = VF1_MASTERHWDATA[1];
M1_CS_ctrl_local.CS_time[1] = DFFE(M1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L0901 is slaveregister:inst_slaveregister|i5468~361 at LC7_3_Z1
--operation mode is normal

M1L0901 = M1_CS_ctrl_local.CS_enable[1] & (M1_CS_ctrl_local.CS_time[1] # !JF1L53Q) # !M1_CS_ctrl_local.CS_enable[1] & JF1L53Q & M1_CS_ctrl_local.CS_time[1];


--M1L1901 is slaveregister:inst_slaveregister|i5468~362 at LC3_14_V1
--operation mode is normal

M1L1901 = M1L6801 # M1L9801 # M1L0901 & M1L8901;


--D1L14Q is calibration_sources:inst_calibration_sources|cs_flash_time[33]~reg0 at LC3_2_S1
--operation mode is normal

D1L14Q_lut_out = W74_sload_path[33];
D1L14Q = DFFE(D1L14Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L837 is slaveregister:inst_slaveregister|i5212~236 at LC7_2_S1
--operation mode is normal

M1L837 = !M1_i1576 & D1L14Q & (M1_i1169 # !M1L1011);


--D1L9Q is calibration_sources:inst_calibration_sources|cs_flash_time[1]~reg0 at LC5_2_S1
--operation mode is normal

D1L9Q_lut_out = W74_sload_path[1];
D1L9Q = DFFE(D1L9Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L937 is slaveregister:inst_slaveregister|i5212~237 at LC5_1_S1
--operation mode is normal

M1L937 = M1L247 # M1L837 # !M1_i1492 & D1L9Q;


--M1L047 is slaveregister:inst_slaveregister|i5212~238 at LC10_2_S1
--operation mode is normal

M1L047 = M1_i1576 & M1_i1653 & (M1_i1169 # !M1L1011);


--M1_i1646 is slaveregister:inst_slaveregister|i1646 at LC9_8_L1
--operation mode is normal

M1_i1646 = JF1L83Q # JF1L73Q # JF1L93Q # !M1L433;


--M1L646 is slaveregister:inst_slaveregister|i5084~488 at LC3_8_A1
--operation mode is normal

M1L646 = M1L436 & !M1L833 & (M1_i1646 # !M1L887);


--M1_i3457 is slaveregister:inst_slaveregister|i3457 at LC4_2_C1
--operation mode is normal

M1_i3457 = JF1L63Q # M1_i3537 # !JF1L53Q;


--M1L624 is slaveregister:inst_slaveregister|i4797~843 at LC5_1_C1
--operation mode is normal

M1L624 = M1_i2418 # JF1L63Q & JF1L83Q # !JF1L63Q & !JF1L73Q;

--M1L924 is slaveregister:inst_slaveregister|i4797~848 at LC5_1_C1
--operation mode is normal

M1L924 = M1_i2418 # JF1L63Q & JF1L83Q # !JF1L63Q & !JF1L73Q;


--M1L984 is slaveregister:inst_slaveregister|i5045~756 at LC6_3_E1
--operation mode is normal

M1L984 = !JF1L73Q & JF1L63Q & !M1L253 & M1L313;

--M1L805 is slaveregister:inst_slaveregister|i5045~789 at LC6_3_E1
--operation mode is normal

M1L805 = !JF1L73Q & JF1L63Q & !M1L253 & M1L313;


--M1_COMPR_ctrl_local.ATWDa2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[1] at LC9_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDa2thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[1] at LC6_7_L1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDa0thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L204 is slaveregister:inst_slaveregister|i4796~1008 at LC3_2_C1
--operation mode is normal

M1L204 = M1L984 & (JF1L53Q & M1_COMPR_ctrl_local.ATWDa2thres[1] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa0thres[1]);


--M1_COMPR_ctrl_local.ATWDb2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[1] at LC9_5_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDb2thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[1] at LC10_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.ATWDb0thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L304 is slaveregister:inst_slaveregister|i4796~1009 at LC7_1_E1
--operation mode is normal

M1L304 = M1_COMPR_ctrl_local.ATWDb2thres[1] & (JF1L53Q # M1_COMPR_ctrl_local.ATWDb0thres[1]) # !M1_COMPR_ctrl_local.ATWDb2thres[1] & !JF1L53Q & M1_COMPR_ctrl_local.ATWDb0thres[1];


--M1L404 is slaveregister:inst_slaveregister|i4796~1010 at LC10_2_E1
--operation mode is normal

M1L404 = M1L753 & M1L313 & M1L304 & !M1L253;


--M1L504 is slaveregister:inst_slaveregister|i4796~1011 at LC4_2_E1
--operation mode is normal

M1L504 = W5_sload_path[1] # !JF1L53Q;


--M1L604 is slaveregister:inst_slaveregister|i4796~1012 at LC8_2_E1
--operation mode is normal

M1L604 = !M1L984 & (M1L404 # M1L363 & M1L504);


--M1L704 is slaveregister:inst_slaveregister|i4796~1013 at LC8_2_C1
--operation mode is normal

M1L704 = M1_i3457 & M1L624 & (M1L604 # M1L204);


--M1_COMPR_ctrl_local.FADCthres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[1] at LC7_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMPR_ctrl_local.FADCthres[1] = DFFE(M1_COMPR_ctrl_local.FADCthres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L804 is slaveregister:inst_slaveregister|i4796~1014 at LC3_9_H1
--operation mode is normal

M1L804 = !M1_i3537 & JF1L53Q & !JF1L63Q & M1_COMPR_ctrl_local.FADCthres[1];


--M1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33] at LC3_10_H1
--operation mode is normal

M1_COMM_ctrl_local.id[33]_lut_out = VF1_MASTERHWDATA[1];
M1_COMM_ctrl_local.id[33] = DFFE(M1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1] at LC3_14_H1
--operation mode is normal

M1_COMM_ctrl_local.id[1]_lut_out = VF1_MASTERHWDATA[1];
M1_COMM_ctrl_local.id[1] = DFFE(M1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L904 is slaveregister:inst_slaveregister|i4796~1015 at LC7_10_H1
--operation mode is normal

M1L904 = M1_COMM_ctrl_local.id[1] & (M1_COMM_ctrl_local.id[33] # !JF1L53Q) # !M1_COMM_ctrl_local.id[1] & JF1L53Q & M1_COMM_ctrl_local.id[33];


--M1L014 is slaveregister:inst_slaveregister|i4796~1016 at LC9_9_H1
--operation mode is normal

M1L014 = M1L124 & (M1_i3263 & M1L804 # !M1_i3263 & M1L904);


--VB1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1] at LC5_4_A1
--operation mode is normal

VB1_inst16[1]_lut_out = W32_q[1];
VB1_inst16[1] = DFFE(VB1_inst16[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1] at LC3_11_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[1]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[1] # !M1L8521 & M1_COMM_ctrl_local.tx_head[1]);
M1_COMM_ctrl_local.tx_head[1] = DFFE(M1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L114 is slaveregister:inst_slaveregister|i4796~1017 at LC6_3_A1
--operation mode is normal

M1L114 = M1_COMM_ctrl_local.tx_head[1] & (VB1_inst16[1] # !JF1L53Q) # !M1_COMM_ctrl_local.tx_head[1] & JF1L53Q & VB1_inst16[1];


--M1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1] at LC1_6_C2
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[1]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[1] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[1]);
M1_COMM_ctrl_local.rx_tail[1] = DFFE(M1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L214 is slaveregister:inst_slaveregister|i4796~1018 at LC10_5_C2
--operation mode is normal

M1L214 = W31_q[1] & (JF1L53Q # M1_COMM_ctrl_local.rx_tail[1]) # !W31_q[1] & !JF1L53Q & M1_COMM_ctrl_local.rx_tail[1];


--M1L314 is slaveregister:inst_slaveregister|i4796~1019 at LC6_4_A1
--operation mode is normal

M1L314 = M1_i2709 & !M1_i2894 & M1L214 # !M1_i2709 & M1L114;


--M1L724 is slaveregister:inst_slaveregister|i4797~844 at LC7_4_A1
--operation mode is normal

M1L724 = !M1_i2418 & JF1L63Q & M1L013 & M1_i2894;


--M1L414 is slaveregister:inst_slaveregister|i4796~1020 at LC4_4_A1
--operation mode is normal

M1L414 = W21_pre_out[1] & (W01_sload_path[1] # !JF1L53Q) # !W21_pre_out[1] & JF1L53Q & W01_sload_path[1];


--M1L514 is slaveregister:inst_slaveregister|i4796~1021 at LC8_4_A1
--operation mode is normal

M1L514 = M1L314 # M1L414 & M1_i2709 & M1L724;


--M1L746 is slaveregister:inst_slaveregister|i5084~489 at LC5_8_A1
--operation mode is normal

M1L746 = M1L646 & (M1L704 # M1L514 # M1L014);


--M1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1] at LC7_16_V1
--operation mode is normal

M1_RM_ctrl_local.rm_sn_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_RM_ctrl_local.rm_sn_enable[1] = DFFE(M1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L7141);


--M1L846 is slaveregister:inst_slaveregister|i5084~490 at LC6_1_L1
--operation mode is normal

M1L846 = !M1_i1632 & M1_RM_ctrl_local.rm_sn_enable[1] & JF1L83Q & M1L992;


--M1_int_enable[1] is slaveregister:inst_slaveregister|int_enable[1] at LC3_1_L1
--operation mode is normal

M1_int_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_int_enable[1] = DFFE(M1_int_enable[1]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--M1L046 is slaveregister:inst_slaveregister|i5053~750 at LC8_15_K1
--operation mode is normal

M1L046 = JF1L93Q & M1L992 & !JF1L83Q & M1L433;

--M1L446 is slaveregister:inst_slaveregister|i5053~760 at LC8_15_K1
--operation mode is normal

M1L446 = JF1L93Q & M1L992 & !JF1L83Q & M1L433;


--M1L946 is slaveregister:inst_slaveregister|i5084~491 at LC6_2_L1
--operation mode is normal

M1L946 = M1L546 & (M1L846 # M1_int_enable[1] & M1L046);


--K1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1] at LC6_4_K1
--operation mode is normal

K1_RM_sn_data[1]_lut_out = K1_RM_sn_data_int[1];
K1_RM_sn_data[1] = DFFE(K1_RM_sn_data[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L056 is slaveregister:inst_slaveregister|i5084~492 at LC2_3_K1
--operation mode is normal

M1L056 = !M1_i1632 & M1L992 & JF1L83Q & K1_RM_sn_data[1];


--SC2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC9_14_F3
--operation mode is normal

SC2L1 = W72_pre_out[15] # SC2_or_node[0][6] # W72_pre_out[14];


--QD1L26Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC5_14_I3
--operation mode is normal

QD1L26Q_lut_out = !XD1L7Q & QD1_EOF_WAIT;
QD1L26Q = DFFE(QD1L26Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--SD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~reg at LC5_11_L3
--operation mode is normal

SD1L9Q_lut_out = VCC;
SD1L9Q = DFFE(SD1L9Q_lut_out, GLOBAL(HF1_outclock0), TB1_SND_DAT, , SD1L8);


--VB1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50 at LC1_14_F3
--operation mode is normal

VB1_inst50 = SC2L1 & QD1L26Q & SD1L9Q;


--M1L156 is slaveregister:inst_slaveregister|i5084~493 at LC9_2_K1
--operation mode is normal

M1L156 = M1L056 # M1L436 & VB1_inst50 & M1L833;


--M1L256 is slaveregister:inst_slaveregister|i5084~494 at LC4_4_L1
--operation mode is normal

M1L256 = !M1_i2334 & M1L403 & M1_i1917 & LF1L2Q;


--M1L356 is slaveregister:inst_slaveregister|i5084~495 at LC4_3_L1
--operation mode is normal

M1L356 = M1L946 # JF1L53Q & (M1L156 # M1L256);


--K1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1] at LC3_9_B2
--operation mode is normal

K1_RM_rate_MPE[1]_lut_out = W44_q[1];
K1_RM_rate_MPE[1] = DFFE(K1_RM_rate_MPE[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L456 is slaveregister:inst_slaveregister|i5084~496 at LC10_2_L1
--operation mode is normal

M1L456 = M1L356 # !M1_i1646 & K1_RM_rate_MPE[1] & M1L887;


--M1L147 is slaveregister:inst_slaveregister|i5212~239 at LC6_1_S1
--operation mode is normal

M1L147 = M1L937 # M1L047 & (M1L746 # M1L456);


--M1L9321 is slaveregister:inst_slaveregister|i5660~142 at LC2_1_S1
--operation mode is normal

M1L9321 = M1L8321 & (M1L1901 # M1L5801 & M1L147);


--QF1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC16_1_W1
QF1_q[1]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[1]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[1] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[1]_write_address, QF1_q[1]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1] at LC8_11_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_DAQ_ctrl_local.trigger_enable[1] = DFFE(M1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L0421 is slaveregister:inst_slaveregister|i5660~143 at LC1_12_W1
--operation mode is normal

M1L0421 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[1] # !M1_i38 & QF1_q[1];


--M1L1421 is slaveregister:inst_slaveregister|i5660~144 at LC6_11_W1
--operation mode is normal

M1L1421 = M1L0421 # M1_i38 & M1L6421 & FE1L912Q;


--M1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0] at LC6_9_W2
--operation mode is normal

M1_DAQ_ctrl_local.enable_AB[0]_lut_out = VF1_MASTERHWDATA[1];
M1_DAQ_ctrl_local.enable_AB[0] = DFFE(M1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--QF1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC3_1_W1
QF1_q[2]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[2]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[2] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[2]_write_address, QF1_q[2]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2] at LC1_16_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[2]_lut_out = VF1_MASTERHWDATA[2];
M1_DAQ_ctrl_local.trigger_enable[2] = DFFE(M1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L3321 is slaveregister:inst_slaveregister|i5659~127 at LC3_16_W1
--operation mode is normal

M1L3321 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[2] # !M1_i38 & QF1_q[2];


--M1L4321 is slaveregister:inst_slaveregister|i5659~128 at LC6_16_W1
--operation mode is normal

M1L4321 = M1L6421 & M1_i38 & FE1L022Q;


--M1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1] at LC3_15_W1
--operation mode is normal

M1_DAQ_ctrl_local.enable_AB[1]_lut_out = VF1_MASTERHWDATA[2];
M1_DAQ_ctrl_local.enable_AB[1] = DFFE(M1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L5321 is slaveregister:inst_slaveregister|i5659~129 at LC10_16_W1
--operation mode is normal

M1L5321 = M1L3321 # M1L4321 # M1L8421 & M1_DAQ_ctrl_local.enable_AB[1];


--D1L24Q is calibration_sources:inst_calibration_sources|cs_flash_time[34]~reg0 at LC7_8_X1
--operation mode is normal

D1L24Q_lut_out = W74_sload_path[34];
D1L24Q = DFFE(D1L24Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L927 is slaveregister:inst_slaveregister|i5211~157 at LC5_8_X1
--operation mode is normal

M1L927 = !M1_i1576 & D1L24Q & (M1_i1169 # !M1L1011);


--D1L01Q is calibration_sources:inst_calibration_sources|cs_flash_time[2]~reg0 at LC3_8_X1
--operation mode is normal

D1L01Q_lut_out = W74_sload_path[2];
D1L01Q = DFFE(D1L01Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L037 is slaveregister:inst_slaveregister|i5211~158 at LC6_8_X1
--operation mode is normal

M1L037 = JF1L53Q & JF1L63Q & !M1_i1169 & D1L01Q;


--M1L137 is slaveregister:inst_slaveregister|i5211~159 at LC6_4_S1
--operation mode is normal

M1L137 = M1_i1576 & !M1_i1646 & (M1_i1169 # !M1L1011);

--M1L737 is slaveregister:inst_slaveregister|i5211~167 at LC6_4_S1
--operation mode is normal

M1L737 = M1_i1576 & !M1_i1646 & (M1_i1169 # !M1L1011);


--K1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2] at LC3_3_G2
--operation mode is normal

K1_RM_rate_SPE[2]_lut_out = W54_q[2];
K1_RM_rate_SPE[2] = DFFE(K1_RM_rate_SPE[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2] at LC7_11_B2
--operation mode is normal

K1_RM_rate_MPE[2]_lut_out = W44_q[2];
K1_RM_rate_MPE[2] = DFFE(K1_RM_rate_MPE[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L237 is slaveregister:inst_slaveregister|i5211~160 at LC5_10_B2
--operation mode is normal

M1L237 = JF1L63Q & !JF1L53Q & K1_RM_rate_MPE[2] # !JF1L63Q & K1_RM_rate_SPE[2] & JF1L53Q;


--M1L337 is slaveregister:inst_slaveregister|i5211~161 at LC4_8_X1
--operation mode is normal

M1L337 = M1L037 # M1L927 # M1L137 & M1L237;


--M1L437 is slaveregister:inst_slaveregister|i5211~162 at LC4_7_K1
--operation mode is normal

M1L437 = M1_i1576 & (M1L1011 & M1_i1169 # !M1L1011 & M1_i1646);

--M1L637 is slaveregister:inst_slaveregister|i5211~166 at LC4_7_K1
--operation mode is normal

M1L637 = M1_i1576 & (M1L1011 & M1_i1169 # !M1L1011 & M1_i1646);


--M1_COMPR_ctrl_local.FADCthres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[2] at LC6_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.FADCthres[2] = DFFE(M1_COMPR_ctrl_local.FADCthres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1_COMPR_ctrl_local.ATWDa0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[2] at LC8_9_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDa0thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L183 is slaveregister:inst_slaveregister|i4795~948 at LC6_1_K1
--operation mode is normal

M1L183 = JF1L63Q & !JF1L53Q & M1_COMPR_ctrl_local.ATWDa0thres[2] # !JF1L63Q & JF1L53Q & M1_COMPR_ctrl_local.FADCthres[2];


--M1L283 is slaveregister:inst_slaveregister|i4795~949 at LC7_1_K1
--operation mode is normal

M1L283 = !M1L253 & M1L313 & !JF1L73Q & M1L183;


--M1_COMPR_ctrl_local.ATWDa2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[2] at LC10_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDa2thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_i3530 is slaveregister:inst_slaveregister|i3530 at LC7_3_C1
--operation mode is normal

M1_i3530 = JF1L83Q # !M1L592 # !JF1L14Q # !JF1L93Q;


--M1L625 is slaveregister:inst_slaveregister|i5047~1118 at LC10_2_K1
--operation mode is normal

M1L625 = !M1_i3530 & JF1L53Q & JF1L63Q & !JF1L73Q;


--M1L383 is slaveregister:inst_slaveregister|i4795~950 at LC3_2_K1
--operation mode is normal

M1L383 = M1L624 & (M1L283 # M1_COMPR_ctrl_local.ATWDa2thres[2] & M1L625);


--M1L483 is slaveregister:inst_slaveregister|i4795~951 at LC3_12_M1
--operation mode is normal

M1L483 = W01_sload_path[2] & (W21_pre_out[2] # JF1L53Q) # !W01_sload_path[2] & W21_pre_out[2] & !JF1L53Q;


--M1L583 is slaveregister:inst_slaveregister|i4795~952 at LC7_2_M1
--operation mode is normal

M1L583 = !M1_i3062 & M1L483 & M1_i2709 & M1_i2894;


--M1_COMPR_ctrl_local.ATWDb2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[2] at LC5_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDb2thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[2] at LC6_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMPR_ctrl_local.ATWDb0thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L683 is slaveregister:inst_slaveregister|i4795~953 at LC2_14_E1
--operation mode is normal

M1L683 = M1_COMPR_ctrl_local.ATWDb0thres[2] & (M1_COMPR_ctrl_local.ATWDb2thres[2] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDb0thres[2] & JF1L53Q & M1_COMPR_ctrl_local.ATWDb2thres[2];


--M1L783 is slaveregister:inst_slaveregister|i4795~954 at LC1_1_M1
--operation mode is normal

M1L783 = !M1L253 & M1L683 & M1L313 & M1L753;


--M1L883 is slaveregister:inst_slaveregister|i4795~955 at LC5_2_M1
--operation mode is normal

M1L883 = M1L783 # M1L363 & (W5_sload_path[2] # !JF1L53Q);


--M1L983 is slaveregister:inst_slaveregister|i4795~956 at LC4_2_M1
--operation mode is normal

M1L983 = M1L583 # M1L883 & M1L624 & M1_i3537;


--VB1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2] at LC3_3_K1
--operation mode is normal

VB1_inst16[2]_lut_out = W32_q[2];
VB1_inst16[2] = DFFE(VB1_inst16[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2] at LC6_11_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[2]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[2] # !M1L8521 & M1_COMM_ctrl_local.tx_head[2]);
M1_COMM_ctrl_local.tx_head[2] = DFFE(M1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L093 is slaveregister:inst_slaveregister|i4795~957 at LC1_3_K1
--operation mode is normal

M1L093 = M1_COMM_ctrl_local.tx_head[2] & (VB1_inst16[2] # !JF1L53Q) # !M1_COMM_ctrl_local.tx_head[2] & JF1L53Q & VB1_inst16[2];


--M1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2] at LC3_5_C2
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[2]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[2] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[2]);
M1_COMM_ctrl_local.rx_tail[2] = DFFE(M1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L193 is slaveregister:inst_slaveregister|i4795~958 at LC3_4_C2
--operation mode is normal

M1L193 = JF1L53Q & W31_q[2] # !JF1L53Q & M1_COMM_ctrl_local.rx_tail[2];


--M1L293 is slaveregister:inst_slaveregister|i4795~959 at LC6_3_K1
--operation mode is normal

M1L293 = M1_i2709 & M1L193 & !M1_i2894 # !M1_i2709 & M1L093;


--M1L393 is slaveregister:inst_slaveregister|i4795~960 at LC8_4_F1
--operation mode is normal

M1L393 = JF1L53Q & M1L893 & M1L092 & JF1L34Q;

--M1L104 is slaveregister:inst_slaveregister|i4795~977 at LC8_4_F1
--operation mode is normal

M1L104 = JF1L53Q & M1L893 & M1L092 & JF1L34Q;


--M1L493 is slaveregister:inst_slaveregister|i4795~961 at LC5_2_K1
--operation mode is normal

M1L493 = M1L793 # M1L293 # W5_sload_path[2] & M1L393;


--M1L426 is slaveregister:inst_slaveregister|i5051~133 at LC6_2_K1
--operation mode is normal

M1L426 = M1L136 & (M1L983 # M1L493 # M1L383);


--K1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2] at LC6_14_L1
--operation mode is normal

K1_RM_sn_data[2]_lut_out = K1_RM_sn_data_int[2];
K1_RM_sn_data[2] = DFFE(K1_RM_sn_data[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L526 is slaveregister:inst_slaveregister|i5051~134 at LC10_15_K1
--operation mode is normal

M1L526 = JF1L83Q & K1_RM_sn_data[2] & !M1_i1632 & M1L992;


--M1L146 is slaveregister:inst_slaveregister|i5053~751 at LC6_14_K1
--operation mode is normal

M1L146 = M1L436 & !M1_i2418 & M1L323 & !JF1L63Q;


--PD1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342 at LC3_7_K3
--operation mode is normal

PD1L68 = PD1L33 # PD1L93 # PD1L73 # PD1L53;


--PD1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC10_9_K3
--operation mode is normal

PD1L78 = PD1L54 # PD1L34;


--PD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC3_8_K3
--operation mode is normal

PD1L88 = PD1L74 & (PD1L68 # PD1L14 # PD1L78);


--PD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC9_9_K3
--operation mode is normal

PD1L98 = PD1L94 # PD1L55 # PD1L35 # PD1L15;


--PD1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC5_10_K1
--operation mode is normal

PD1_tx_dpr_waddr[13]_lut_out = M1_COMM_ctrl_local.tx_head[13];
PD1_tx_dpr_waddr[13] = DFFE(PD1_tx_dpr_waddr[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC2_10_K1
--operation mode is normal

PD1_tx_dpr_waddr[14]_lut_out = M1_COMM_ctrl_local.tx_head[14];
PD1_tx_dpr_waddr[14] = DFFE(PD1_tx_dpr_waddr[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189 at LC5_12_K3
--operation mode is normal

PD1L1 = PD1_tx_dpr_waddr[14] & !PD1_tx_dpr_waddr[13] & W32_q[13] & W32_q[14] # !PD1_tx_dpr_waddr[14] & (W32_q[14] # !PD1_tx_dpr_waddr[13] & W32_q[13]);


--PD1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC9_5_K3
--operation mode is normal

PD1_tx_dpr_waddr[15]_lut_out = M1_COMM_ctrl_local.tx_head[15];
PD1_tx_dpr_waddr[15] = DFFE(PD1_tx_dpr_waddr[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190 at LC1_5_K3
--operation mode is normal

PD1L2 = PD1L1 & (W32_q[15] # !PD1_tx_dpr_waddr[15]) # !PD1L1 & W32_q[15] & !PD1_tx_dpr_waddr[15];

--PD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192 at LC1_5_K3
--operation mode is normal

PD1L3 = PD1L1 & (W32_q[15] # !PD1_tx_dpr_waddr[15]) # !PD1L1 & W32_q[15] & !PD1_tx_dpr_waddr[15];


--M1L626 is slaveregister:inst_slaveregister|i5051~135 at LC3_4_K3
--operation mode is normal

M1L626 = !PD1L2 & (PD1L88 # PD1L75 # PD1L98);


--M1L726 is slaveregister:inst_slaveregister|i5051~136 at LC6_15_K1
--operation mode is normal

M1L726 = M1L526 # M1L146 & (M1L626 # M1L036);


--M1L826 is slaveregister:inst_slaveregister|i5051~137 at LC1_15_K1
--operation mode is normal

M1L826 = M1L426 # M1L926 # M1L726 & JF1L53Q;


--M1L7701 is slaveregister:inst_slaveregister|i5467~350 at LC8_16_W1
--operation mode is normal

M1L7701 = M1L5801 & (M1L337 # M1L437 & M1L826);


--M1_LC_ctrl_local.lc_cable_length_down[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][2] at LC7_15_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out = VF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_cable_length_down[0][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L8701 is slaveregister:inst_slaveregister|i5467~351 at LC6_6_W1
--operation mode is normal

M1L8701 = !M1_i1071 & M1_i763 & M1_LC_ctrl_local.lc_cable_length_down[0][2] & M1_i952;


--M1L9701 is slaveregister:inst_slaveregister|i5467~352 at LC7_6_U1
--operation mode is normal

M1L9701 = JF1L53Q & W74_sload_path[34] # !JF1L53Q & W74_sload_path[2];


--M1_LC_ctrl_local.lc_cable_length_up[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][2] at LC4_6_U1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out = VF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_cable_length_up[0][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_rx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[0] at LC5_6_U1
--operation mode is normal

M1_LC_ctrl_local.lc_rx_enable[0]_lut_out = VF1_MASTERHWDATA[2];
M1_LC_ctrl_local.lc_rx_enable[0] = DFFE(M1_LC_ctrl_local.lc_rx_enable[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L0801 is slaveregister:inst_slaveregister|i5467~353 at LC3_6_U1
--operation mode is normal

M1L0801 = M1_LC_ctrl_local.lc_rx_enable[0] & (M1_LC_ctrl_local.lc_cable_length_up[0][2] # !JF1L53Q) # !M1_LC_ctrl_local.lc_rx_enable[0] & M1_LC_ctrl_local.lc_cable_length_up[0][2] & JF1L53Q;


--M1L1801 is slaveregister:inst_slaveregister|i5467~354 at LC2_6_U1
--operation mode is normal

M1L1801 = M1_i763 & !M1_i952 & M1L0801 # !M1_i763 & M1L9701;


--M1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2] at LC3_8_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[2]_lut_out = VF1_MASTERHWDATA[2];
M1_CS_ctrl_local.CS_time[2] = DFFE(M1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L2801 is slaveregister:inst_slaveregister|i5467~355 at LC9_8_W1
--operation mode is normal

M1L2801 = JF1L53Q & M1_CS_ctrl_local.CS_time[2] # !JF1L53Q & M1_CS_ctrl_local.CS_enable[2];


--M1L3801 is slaveregister:inst_slaveregister|i5467~356 at LC5_7_W1
--operation mode is normal

M1L3801 = M1L8701 # M1L1801 # M1L8901 & M1L2801;


--QF1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC6_1_W1
QF1_q[3]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[3]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[3] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[3]_write_address, QF1_q[3]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3] at LC4_13_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[3]_lut_out = VF1_MASTERHWDATA[3];
M1_DAQ_ctrl_local.trigger_enable[3] = DFFE(M1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L0321 is slaveregister:inst_slaveregister|i5658~70 at LC5_13_W1
--operation mode is normal

M1L0321 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[3] & !M1_i150 # !M1_i38 & QF1_q[3];


--M1_i306 is slaveregister:inst_slaveregister|i306 at LC8_2_P1
--operation mode is normal

M1_i306 = JF1L93Q # JF1L14Q # !M1L592;


--M1L1121 is slaveregister:inst_slaveregister|i5651~76 at LC7_13_P1
--operation mode is normal

M1L1121 = JF1L53Q & JF1L83Q & !M1_i306 & M1L992;


--M1L1321 is slaveregister:inst_slaveregister|i5658~71 at LC8_13_W1
--operation mode is normal

M1L1321 = M1L0321 # M1L1121 & M1_i38 & FE1L122Q;


--M1L7411 is slaveregister:inst_slaveregister|i5635~619 at LC8_12_V1
--operation mode is normal

M1L7411 = M1_i150 & M1_i38 & (!JF1L73Q # !M1L792);

--M1L2611 is slaveregister:inst_slaveregister|i5635~639 at LC8_12_V1
--operation mode is normal

M1L2611 = M1_i150 & M1_i38 & (!JF1L73Q # !M1L792);


--M1L2121 is slaveregister:inst_slaveregister|i5651~77 at LC6_13_P1
--operation mode is normal

M1L2121 = M1_i306 # !M1L203 & !M1L992 # !JF1L83Q;


--M1_LC_ctrl_local.lc_cable_length_down[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][3] at LC7_13_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out = VF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_cable_length_down[0][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L0701 is slaveregister:inst_slaveregister|i5466~351 at LC4_12_Q1
--operation mode is normal

M1L0701 = !M1_i1071 & M1_LC_ctrl_local.lc_cable_length_down[0][3] & M1_i763 & M1_i952;


--M1L1701 is slaveregister:inst_slaveregister|i5466~352 at LC6_14_W1
--operation mode is normal

M1L1701 = W74_sload_path[3] & (W74_sload_path[35] # !JF1L53Q) # !W74_sload_path[3] & JF1L53Q & W74_sload_path[35];


--M1_LC_ctrl_local.lc_cable_length_up[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][3] at LC3_13_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out = VF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_cable_length_up[0][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_rx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[1] at LC10_14_W1
--operation mode is normal

M1_LC_ctrl_local.lc_rx_enable[1]_lut_out = VF1_MASTERHWDATA[3];
M1_LC_ctrl_local.lc_rx_enable[1] = DFFE(M1_LC_ctrl_local.lc_rx_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L2701 is slaveregister:inst_slaveregister|i5466~353 at LC1_14_W1
--operation mode is normal

M1L2701 = M1_LC_ctrl_local.lc_cable_length_up[0][3] & (JF1L53Q # M1_LC_ctrl_local.lc_rx_enable[1]) # !M1_LC_ctrl_local.lc_cable_length_up[0][3] & !JF1L53Q & M1_LC_ctrl_local.lc_rx_enable[1];


--M1L3701 is slaveregister:inst_slaveregister|i5466~354 at LC5_14_W1
--operation mode is normal

M1L3701 = M1_i763 & !M1_i952 & M1L2701 # !M1_i763 & M1L1701;


--M1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3] at LC9_9_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[3]_lut_out = VF1_MASTERHWDATA[3];
M1_CS_ctrl_local.CS_time[3] = DFFE(M1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L4701 is slaveregister:inst_slaveregister|i5466~355 at LC7_14_W1
--operation mode is normal

M1L4701 = M1_CS_ctrl_local.CS_enable[3] & (M1_CS_ctrl_local.CS_time[3] # !JF1L53Q) # !M1_CS_ctrl_local.CS_enable[3] & JF1L53Q & M1_CS_ctrl_local.CS_time[3];


--M1L5701 is slaveregister:inst_slaveregister|i5466~356 at LC9_13_W1
--operation mode is normal

M1L5701 = M1L0701 # M1L3701 # M1L4701 & M1L8901;


--D1L34Q is calibration_sources:inst_calibration_sources|cs_flash_time[35]~reg0 at LC9_14_W1
--operation mode is normal

D1L34Q_lut_out = W74_sload_path[35];
D1L34Q = DFFE(D1L34Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L427 is slaveregister:inst_slaveregister|i5210~150 at LC3_14_W1
--operation mode is normal

M1L427 = !M1_i1576 & D1L34Q & (M1_i1169 # !M1L1011);


--D1L11Q is calibration_sources:inst_calibration_sources|cs_flash_time[3]~reg0 at LC8_14_W1
--operation mode is normal

D1L11Q_lut_out = W74_sload_path[3];
D1L11Q = DFFE(D1L11Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L527 is slaveregister:inst_slaveregister|i5210~151 at LC4_14_W1
--operation mode is normal

M1L527 = !M1_i1169 & JF1L63Q & JF1L53Q & D1L11Q;


--K1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3] at LC5_12_G2
--operation mode is normal

K1_RM_rate_SPE[3]_lut_out = W54_q[3];
K1_RM_rate_SPE[3] = DFFE(K1_RM_rate_SPE[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3] at LC7_12_B2
--operation mode is normal

K1_RM_rate_MPE[3]_lut_out = W44_q[3];
K1_RM_rate_MPE[3] = DFFE(K1_RM_rate_MPE[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L627 is slaveregister:inst_slaveregister|i5210~152 at LC6_13_G2
--operation mode is normal

M1L627 = JF1L53Q & !JF1L63Q & K1_RM_rate_SPE[3] # !JF1L53Q & JF1L63Q & K1_RM_rate_MPE[3];


--M1L727 is slaveregister:inst_slaveregister|i5210~153 at LC2_14_W1
--operation mode is normal

M1L727 = M1L527 # M1L427 # M1L137 & M1L627;


--M1L6701 is slaveregister:inst_slaveregister|i5466~357 at LC6_13_W1
--operation mode is normal

M1L6701 = M1L5701 # M1L5801 & (M1L827 # M1L727);


--QF1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC15_1_W1
QF1_q[4]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[4]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[4] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[4]_write_address, QF1_q[4]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4] at LC3_13_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[4]_lut_out = VF1_MASTERHWDATA[4];
M1_DAQ_ctrl_local.trigger_enable[4] = DFFE(M1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L8221 is slaveregister:inst_slaveregister|i5657~66 at LC4_12_W1
--operation mode is normal

M1L8221 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[4] & !M1_i150 # !M1_i38 & QF1_q[4];


--M1L9221 is slaveregister:inst_slaveregister|i5657~67 at LC3_3_P2
--operation mode is normal

M1L9221 = M1L8221 # M1L1121 & M1_i38 & FE1L222Q;


--M1_LC_ctrl_local.lc_cable_length_down[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][4] at LC5_3_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out = VF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_cable_length_down[0][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L3601 is slaveregister:inst_slaveregister|i5465~350 at LC8_15_V1
--operation mode is normal

M1L3601 = M1_LC_ctrl_local.lc_cable_length_down[0][4] & M1_i763 & M1_i952 & !M1_i1071;


--M1L4601 is slaveregister:inst_slaveregister|i5465~351 at LC9_14_V1
--operation mode is normal

M1L4601 = JF1L53Q & W74_sload_path[36] # !JF1L53Q & W74_sload_path[4];


--M1_LC_ctrl_local.lc_cable_length_up[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][4] at LC2_15_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out = VF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_cable_length_up[0][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_length[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[0] at LC6_16_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_length[0]_lut_out = VF1_MASTERHWDATA[4];
M1_LC_ctrl_local.lc_length[0] = DFFE(M1_LC_ctrl_local.lc_length[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L5601 is slaveregister:inst_slaveregister|i5465~352 at LC4_14_V1
--operation mode is normal

M1L5601 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[0][4] # !JF1L53Q & M1_LC_ctrl_local.lc_length[0];


--M1L6601 is slaveregister:inst_slaveregister|i5465~353 at LC7_14_V1
--operation mode is normal

M1L6601 = M1_i763 & M1L5601 & !M1_i952 # !M1_i763 & M1L4601;


--M1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4] at LC3_3_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[4]_lut_out = VF1_MASTERHWDATA[4];
M1_CS_ctrl_local.CS_time[4] = DFFE(M1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4] at LC5_3_W1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[4]_lut_out = VF1_MASTERHWDATA[4];
M1_CS_ctrl_local.CS_enable[4] = DFFE(M1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L7601 is slaveregister:inst_slaveregister|i5465~354 at LC3_2_W1
--operation mode is normal

M1L7601 = M1_CS_ctrl_local.CS_enable[4] & (M1_CS_ctrl_local.CS_time[4] # !JF1L53Q) # !M1_CS_ctrl_local.CS_enable[4] & JF1L53Q & M1_CS_ctrl_local.CS_time[4];


--M1L8601 is slaveregister:inst_slaveregister|i5465~355 at LC8_14_V1
--operation mode is normal

M1L8601 = M1L3601 # M1L6601 # M1L7601 & M1L8901;


--M1L695 is slaveregister:inst_slaveregister|i5050~964 at LC7_5_K1
--operation mode is normal

M1L695 = !M1L833 & !JF1L53Q & M1_i1917 & M1L044;


--M1_COMPR_ctrl_local.ATWDb0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[4] at LC4_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDb0thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1_i3752 is slaveregister:inst_slaveregister|i3752 at LC6_1_F1
--operation mode is normal

M1_i3752 = JF1L83Q # !M1L313 # !M1L753 # !JF1L14Q;


--M1L675 is slaveregister:inst_slaveregister|i5049~930 at LC9_6_K1
--operation mode is normal

M1L675 = M1L624 & M1_COMPR_ctrl_local.ATWDb0thres[4] & M1_i3537 & !M1_i3752;


--M1_COMPR_ctrl_local.ATWDa0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[4] at LC6_9_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDa0thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L775 is slaveregister:inst_slaveregister|i5049~931 at LC1_6_K1
--operation mode is normal

M1L775 = M1_i3062 & M1_COMPR_ctrl_local.ATWDa0thres[4] & M1L984 & M1_i2709;


--M1L875 is slaveregister:inst_slaveregister|i5049~932 at LC2_6_K1
--operation mode is normal

M1L875 = M1_i2894 & W21_pre_out[4] & !M1_i3062 & M1_i2709;


--M1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4] at LC7_7_K1
--operation mode is normal

M1_COMM_ctrl_local.id[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMM_ctrl_local.id[4] = DFFE(M1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L593 is slaveregister:inst_slaveregister|i4795~962 at LC7_3_K1
--operation mode is normal

M1L593 = !JF1L63Q & JF1L73Q & JF1L83Q & !M1_i2418;

--M1L993 is slaveregister:inst_slaveregister|i4795~975 at LC7_3_K1
--operation mode is normal

M1L993 = !JF1L63Q & JF1L73Q & JF1L83Q & !M1_i2418;


--M1L975 is slaveregister:inst_slaveregister|i5049~933 at LC10_6_K1
--operation mode is normal

M1L975 = M1L875 # M1L775 # M1_COMM_ctrl_local.id[4] & M1L593;


--M1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4] at LC4_6_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[4]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[4] # !M1L8521 & M1_COMM_ctrl_local.tx_head[4]);
M1_COMM_ctrl_local.tx_head[4] = DFFE(M1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4] at LC8_6_K1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[4]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[4] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[4]);
M1_COMM_ctrl_local.rx_tail[4] = DFFE(M1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L085 is slaveregister:inst_slaveregister|i5049~934 at LC3_6_K1
--operation mode is normal

M1L085 = M1_i2709 & M1_COMM_ctrl_local.rx_tail[4] & !M1_i2894 # !M1_i2709 & M1_COMM_ctrl_local.tx_head[4];


--M1L185 is slaveregister:inst_slaveregister|i5049~935 at LC7_6_K1
--operation mode is normal

M1L185 = M1L695 & (M1L975 # M1L675 # M1L085);


--M1L823 is slaveregister:inst_slaveregister|i1917~30 at LC6_8_L1
--operation mode is normal

M1L823 = !JF1L73Q & JF1L83Q & !JF1L63Q;


--K1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4] at LC1_11_L1
--operation mode is normal

K1_RM_sn_data[4]_lut_out = K1_RM_sn_data_int[4];
K1_RM_sn_data[4] = DFFE(K1_RM_sn_data[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L285 is slaveregister:inst_slaveregister|i5049~936 at LC6_11_L1
--operation mode is normal

M1L285 = M1L823 & JF1L53Q & K1_RM_sn_data[4] & !M1_i1632;


--M1_int_enable[4] is slaveregister:inst_slaveregister|int_enable[4] at LC10_10_L1
--operation mode is normal

M1_int_enable[4]_lut_out = VF1_MASTERHWDATA[4];
M1_int_enable[4] = DFFE(M1_int_enable[4]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--M1L385 is slaveregister:inst_slaveregister|i5049~937 at LC5_11_L1
--operation mode is normal

M1L385 = M1L403 & !JF1L53Q & M1_int_enable[4] & !M1_i2334;


--BC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC5_13_L4
--operation mode is normal

BC1L7Q_lut_out = BC1L71 & BC1L6Q & BC1L91 & !BC1L4Q;
BC1L7Q = DFFE(BC1L7Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--M1L485 is slaveregister:inst_slaveregister|i5049~938 at LC10_12_L1
--operation mode is normal

M1L485 = M1L833 & BC1L7Q & JF1L53Q & M1L044;


--M1L585 is slaveregister:inst_slaveregister|i5049~939 at LC8_11_L1
--operation mode is normal

M1L585 = M1L285 # M1_i1917 & (M1L385 # M1L485);


--M1L769 is slaveregister:inst_slaveregister|i5449~1121 at LC4_1_M1
--operation mode is normal

M1L769 = M1L393 & (M1L253 # !M1L313 # !M1L753);


--M1L725 is slaveregister:inst_slaveregister|i5047~1119 at LC9_1_C1
--operation mode is normal

M1L725 = M1_i1917 & !M1L833 & M1L044;


--M1L555 is slaveregister:inst_slaveregister|i5048~915 at LC10_1_C1
--operation mode is normal

M1L555 = M1L769 & M1_i3537 & M1L725 & M1L624;


--M1L685 is slaveregister:inst_slaveregister|i5049~940 at LC9_11_L1
--operation mode is normal

M1L685 = M1L585 # M1L555 & W5_sload_path[4];


--M1L917 is slaveregister:inst_slaveregister|i5209~151 at LC4_11_L1
--operation mode is normal

M1L917 = M1L437 & (M1L595 # M1L185 # M1L685);


--D1L44Q is calibration_sources:inst_calibration_sources|cs_flash_time[36]~reg0 at LC3_16_P1
--operation mode is normal

D1L44Q_lut_out = W74_sload_path[36];
D1L44Q = DFFE(D1L44Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L027 is slaveregister:inst_slaveregister|i5209~152 at LC7_16_P1
--operation mode is normal

M1L027 = !M1_i1576 & D1L44Q & (M1_i1169 # !M1L1011);


--D1L21Q is calibration_sources:inst_calibration_sources|cs_flash_time[4]~reg0 at LC5_16_P1
--operation mode is normal

D1L21Q_lut_out = W74_sload_path[4];
D1L21Q = DFFE(D1L21Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L127 is slaveregister:inst_slaveregister|i5209~153 at LC6_16_P1
--operation mode is normal

M1L127 = !M1_i1169 & JF1L53Q & JF1L63Q & D1L21Q;


--K1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4] at LC3_2_G2
--operation mode is normal

K1_RM_rate_SPE[4]_lut_out = W54_q[4];
K1_RM_rate_SPE[4] = DFFE(K1_RM_rate_SPE[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4] at LC5_2_B2
--operation mode is normal

K1_RM_rate_MPE[4]_lut_out = W44_q[4];
K1_RM_rate_MPE[4] = DFFE(K1_RM_rate_MPE[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L227 is slaveregister:inst_slaveregister|i5209~154 at LC5_2_G2
--operation mode is normal

M1L227 = JF1L53Q & K1_RM_rate_SPE[4] & !JF1L63Q # !JF1L53Q & K1_RM_rate_MPE[4] & JF1L63Q;


--M1L327 is slaveregister:inst_slaveregister|i5209~155 at LC8_16_P1
--operation mode is normal

M1L327 = M1L127 # M1L027 # M1L227 & M1L137;


--M1L9601 is slaveregister:inst_slaveregister|i5465~356 at LC5_13_P1
--operation mode is normal

M1L9601 = M1L8601 # M1L5801 & (M1L917 # M1L327);


--QF1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC4_1_W1
QF1_q[5]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[5]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[5] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[5]_write_address, QF1_q[5]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5] at LC1_5_W2
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[5]_lut_out = VF1_MASTERHWDATA[5];
M1_DAQ_ctrl_local.trigger_enable[5] = DFFE(M1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L6221 is slaveregister:inst_slaveregister|i5656~66 at LC10_7_W1
--operation mode is normal

M1L6221 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[5] # !M1_i38 & QF1_q[5];


--M1L7221 is slaveregister:inst_slaveregister|i5656~67 at LC6_5_N1
--operation mode is normal

M1L7221 = M1L6221 # M1_i38 & M1L1121 & FE1L322Q;


--M1_LC_ctrl_local.lc_cable_length_down[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][5] at LC10_8_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out = VF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_cable_length_down[0][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L6501 is slaveregister:inst_slaveregister|i5464~350 at LC3_5_O1
--operation mode is normal

M1L6501 = M1_LC_ctrl_local.lc_cable_length_down[0][5] & M1_i952 & M1_i763 & !M1_i1071;


--M1L7501 is slaveregister:inst_slaveregister|i5464~351 at LC2_6_O1
--operation mode is normal

M1L7501 = W74_sload_path[5] & (W74_sload_path[37] # !JF1L53Q) # !W74_sload_path[5] & JF1L53Q & W74_sload_path[37];


--M1_LC_ctrl_local.lc_cable_length_up[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][5] at LC7_9_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out = VF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_cable_length_up[0][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_length[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[1] at LC2_16_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_length[1]_lut_out = VF1_MASTERHWDATA[5];
M1_LC_ctrl_local.lc_length[1] = DFFE(M1_LC_ctrl_local.lc_length[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L8501 is slaveregister:inst_slaveregister|i5464~352 at LC1_5_O1
--operation mode is normal

M1L8501 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[0][5] # !JF1L53Q & M1_LC_ctrl_local.lc_length[1];


--M1L9501 is slaveregister:inst_slaveregister|i5464~353 at LC7_6_O1
--operation mode is normal

M1L9501 = M1_i763 & !M1_i952 & M1L8501 # !M1_i763 & M1L7501;


--M1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5] at LC9_16_S1
--operation mode is normal

M1_CS_ctrl_local.CS_time[5]_lut_out = VF1_MASTERHWDATA[5];
M1_CS_ctrl_local.CS_time[5] = DFFE(M1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5] at LC7_13_S1
--operation mode is normal

M1_CS_ctrl_local.CS_enable[5]_lut_out = VF1_MASTERHWDATA[5];
M1_CS_ctrl_local.CS_enable[5] = DFFE(M1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L0601 is slaveregister:inst_slaveregister|i5464~354 at LC7_15_S1
--operation mode is normal

M1L0601 = M1_CS_ctrl_local.CS_enable[5] & (M1_CS_ctrl_local.CS_time[5] # !JF1L53Q) # !M1_CS_ctrl_local.CS_enable[5] & JF1L53Q & M1_CS_ctrl_local.CS_time[5];


--M1L1601 is slaveregister:inst_slaveregister|i5464~355 at LC8_5_O1
--operation mode is normal

M1L1601 = M1L6501 # M1L9501 # M1L0601 & M1L8901;


--M1L989 is slaveregister:inst_slaveregister|i5453~283 at LC4_3_N1
--operation mode is normal

M1L989 = M1_i952 & M1_i1071 & (M1_i1155 # !M1L403);


--D1L54Q is calibration_sources:inst_calibration_sources|cs_flash_time[37]~reg0 at LC2_3_L1
--operation mode is normal

D1L54Q_lut_out = W74_sload_path[37];
D1L54Q = DFFE(D1L54Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L417 is slaveregister:inst_slaveregister|i5208~150 at LC7_3_L1
--operation mode is normal

M1L417 = !M1_i1576 & D1L54Q & (M1_i1169 # !M1L1011);


--D1L31Q is calibration_sources:inst_calibration_sources|cs_flash_time[5]~reg0 at LC5_3_L1
--operation mode is normal

D1L31Q_lut_out = W74_sload_path[5];
D1L31Q = DFFE(D1L31Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L517 is slaveregister:inst_slaveregister|i5208~151 at LC8_3_L1
--operation mode is normal

M1L517 = JF1L53Q & !M1_i1169 & JF1L63Q & D1L31Q;


--K1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5] at LC6_12_G2
--operation mode is normal

K1_RM_rate_SPE[5]_lut_out = W54_q[5];
K1_RM_rate_SPE[5] = DFFE(K1_RM_rate_SPE[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5] at LC3_2_B2
--operation mode is normal

K1_RM_rate_MPE[5]_lut_out = W44_q[5];
K1_RM_rate_MPE[5] = DFFE(K1_RM_rate_MPE[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L617 is slaveregister:inst_slaveregister|i5208~152 at LC5_13_G2
--operation mode is normal

M1L617 = JF1L53Q & !JF1L63Q & K1_RM_rate_SPE[5] # !JF1L53Q & JF1L63Q & K1_RM_rate_MPE[5];


--M1L717 is slaveregister:inst_slaveregister|i5208~153 at LC9_3_L1
--operation mode is normal

M1L717 = M1L517 # M1L417 # M1L617 & M1L137;


--M1L795 is slaveregister:inst_slaveregister|i5050~965 at LC7_11_H1
--operation mode is normal

M1L795 = !M1L833 & M1L044 & JF1L53Q & M1_i1917;

--M1L226 is slaveregister:inst_slaveregister|i5050~994 at LC7_11_H1
--operation mode is normal

M1L226 = !M1L833 & M1L044 & JF1L53Q & M1_i1917;


--VB1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5] at LC1_8_A3
--operation mode is normal

VB1_inst16[5]_lut_out = W32_q[5];
VB1_inst16[5] = DFFE(VB1_inst16[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L655 is slaveregister:inst_slaveregister|i5048~916 at LC3_3_A1
--operation mode is normal

M1L655 = M1_i2709 & !M1_i2894 & W31_q[5] # !M1_i2709 & VB1_inst16[5];


--M1L755 is slaveregister:inst_slaveregister|i5048~917 at LC5_3_A1
--operation mode is normal

M1L755 = M1L655 # M1_i2709 & W01_sload_path[5] & M1L724;


--M1L855 is slaveregister:inst_slaveregister|i5048~918 at LC9_10_H1
--operation mode is normal

M1L855 = M1L795 & (M1L375 # M1L755);


--M1_COMPR_ctrl_local.ATWDb0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[5] at LC1_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDb0thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L955 is slaveregister:inst_slaveregister|i5048~919 at LC8_4_K1
--operation mode is normal

M1L955 = M1L624 & M1_COMPR_ctrl_local.ATWDb0thres[5] & M1_i3537 & !M1_i3752;


--M1_COMPR_ctrl_local.ATWDa0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[5] at LC3_12_I1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDa0thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L065 is slaveregister:inst_slaveregister|i5048~920 at LC4_4_K1
--operation mode is normal

M1L065 = M1_i2709 & M1_COMPR_ctrl_local.ATWDa0thres[5] & M1L984 & M1_i3062;


--M1L165 is slaveregister:inst_slaveregister|i5048~921 at LC5_4_K1
--operation mode is normal

M1L165 = M1_i2709 & !M1_i3062 & W21_pre_out[5] & M1_i2894;


--M1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5] at LC4_3_K1
--operation mode is normal

M1_COMM_ctrl_local.id[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMM_ctrl_local.id[5] = DFFE(M1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L265 is slaveregister:inst_slaveregister|i5048~922 at LC3_4_K1
--operation mode is normal

M1L265 = M1L165 # M1L065 # M1L593 & M1_COMM_ctrl_local.id[5];


--M1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5] at LC2_4_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[5]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[5] # !M1L8521 & M1_COMM_ctrl_local.tx_head[5]);
M1_COMM_ctrl_local.tx_head[5] = DFFE(M1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5] at LC9_4_K1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[5]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[5] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[5]);
M1_COMM_ctrl_local.rx_tail[5] = DFFE(M1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L365 is slaveregister:inst_slaveregister|i5048~923 at LC10_4_K1
--operation mode is normal

M1L365 = M1_i2709 & M1_COMM_ctrl_local.rx_tail[5] & !M1_i2894 # !M1_i2709 & M1_COMM_ctrl_local.tx_head[5];


--M1L465 is slaveregister:inst_slaveregister|i5048~924 at LC7_4_K1
--operation mode is normal

M1L465 = M1L695 & (M1L955 # M1L365 # M1L265);


--M1L565 is slaveregister:inst_slaveregister|i5048~925 at LC9_1_M1
--operation mode is normal

M1L565 = M1L769 & M1L436 & !M1L833;


--M1L665 is slaveregister:inst_slaveregister|i5048~926 at LC7_1_M1
--operation mode is normal

M1L665 = M1L565 & M1_i3537 & W5_sload_path[5] & M1L624;


--K1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5] at LC7_13_L1
--operation mode is normal

K1_RM_sn_data[5]_lut_out = K1_RM_sn_data_int[5];
K1_RM_sn_data[5] = DFFE(K1_RM_sn_data[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L765 is slaveregister:inst_slaveregister|i5048~927 at LC3_4_L1
--operation mode is normal

M1L765 = K1_RM_sn_data[5] & !M1_i1632 & M1L823 & JF1L53Q;


--M1L865 is slaveregister:inst_slaveregister|i5048~928 at LC6_3_L1
--operation mode is normal

M1L865 = M1L475 # M1L465 # M1L665 # M1L765;


--M1L817 is slaveregister:inst_slaveregister|i5208~154 at LC10_3_L1
--operation mode is normal

M1L817 = M1L717 # M1L437 & (M1L855 # M1L865);


--M1L2601 is slaveregister:inst_slaveregister|i5464~356 at LC3_4_N1
--operation mode is normal

M1L2601 = M1L1601 # M1L4801 & M1L989 & M1L817;


--QF1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC9_1_W1
QF1_q[6]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[6]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[6] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[6]_write_address, QF1_q[6]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6] at LC7_16_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[6]_lut_out = VF1_MASTERHWDATA[6];
M1_DAQ_ctrl_local.trigger_enable[6] = DFFE(M1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L4221 is slaveregister:inst_slaveregister|i5655~66 at LC3_10_W1
--operation mode is normal

M1L4221 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[6] # !M1_i38 & QF1_q[6];


--M1L5221 is slaveregister:inst_slaveregister|i5655~67 at LC9_15_N1
--operation mode is normal

M1L5221 = M1L4221 # M1L1121 & M1_i38 & FE1L422Q;


--M1L9401 is slaveregister:inst_slaveregister|i5463~206 at LC10_14_Q1
--operation mode is normal

M1L9401 = JF1L53Q & W74_sload_path[38] # !JF1L53Q & W74_sload_path[6];


--M1_LC_ctrl_local.lc_cable_length_up[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][6] at LC5_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out = VF1_MASTERHWDATA[6];
M1_LC_ctrl_local.lc_cable_length_up[0][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][6] at LC7_10_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out = VF1_MASTERHWDATA[6];
M1_LC_ctrl_local.lc_cable_length_down[0][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L0501 is slaveregister:inst_slaveregister|i5463~207 at LC3_14_Q1
--operation mode is normal

M1L0501 = JF1L63Q & M1_LC_ctrl_local.lc_cable_length_down[0][6] & !JF1L53Q # !JF1L63Q & M1_LC_ctrl_local.lc_cable_length_up[0][6] & JF1L53Q;


--M1_i1057 is slaveregister:inst_slaveregister|i1057 at LC7_1_P1
--operation mode is normal

M1_i1057 = JF1L14Q # !M1L592 # !JF1L93Q # !M1L013;


--M1L1501 is slaveregister:inst_slaveregister|i5463~208 at LC7_14_Q1
--operation mode is normal

M1L1501 = M1_i763 & M1L0501 & !M1_i1057 # !M1_i763 & M1L9401;


--M1L2501 is slaveregister:inst_slaveregister|i5463~209 at LC3_4_X1
--operation mode is normal

M1L2501 = M1_i1155 # !M1L403 & (M1L1011 # !M1L013);

--M1L5501 is slaveregister:inst_slaveregister|i5463~214 at LC3_4_X1
--operation mode is normal

M1L5501 = M1_i1155 # !M1L403 & (M1L1011 # !M1L013);


--K1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6] at LC3_10_B2
--operation mode is normal

K1_RM_rate_SPE[6]_lut_out = W54_q[6];
K1_RM_rate_SPE[6] = DFFE(K1_RM_rate_SPE[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6] at LC9_11_B2
--operation mode is normal

K1_RM_rate_MPE[6]_lut_out = W44_q[6];
K1_RM_rate_MPE[6] = DFFE(K1_RM_rate_MPE[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L377 is slaveregister:inst_slaveregister|i5303~193 at LC4_10_B2
--operation mode is normal

M1L377 = JF1L63Q & K1_RM_rate_MPE[6] & !JF1L53Q # !JF1L63Q & JF1L53Q & K1_RM_rate_SPE[6];


--M1L477 is slaveregister:inst_slaveregister|i5303~194 at LC8_15_N1
--operation mode is normal

M1L477 = M1_i1169 & M1_i1576 & !M1_i1646 & M1L377;


--D1L41Q is calibration_sources:inst_calibration_sources|cs_flash_time[6]~reg0 at LC3_16_N1
--operation mode is normal

D1L41Q_lut_out = W74_sload_path[6];
D1L41Q = DFFE(D1L41Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6] at LC8_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[6]_lut_out = VF1_MASTERHWDATA[6];
M1_CS_ctrl_local.CS_time[6] = DFFE(M1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L577 is slaveregister:inst_slaveregister|i5303~195 at LC7_16_N1
--operation mode is normal

M1L577 = M1_CS_ctrl_local.CS_time[6] & (D1L41Q # !JF1L63Q) # !M1_CS_ctrl_local.CS_time[6] & JF1L63Q & D1L41Q;


--M1L677 is slaveregister:inst_slaveregister|i5303~196 at LC6_15_N1
--operation mode is normal

M1L677 = !M1_i1169 & JF1L53Q & M1L577;


--D1L64Q is calibration_sources:inst_calibration_sources|cs_flash_time[38]~reg0 at LC9_16_N1
--operation mode is normal

D1L64Q_lut_out = W74_sload_path[38];
D1L64Q = DFFE(D1L64Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L777 is slaveregister:inst_slaveregister|i5303~197 at LC7_11_P1
--operation mode is normal

M1L777 = !M1_i1155 & M1_i1169 & JF1L83Q & M1L203;


--M1L877 is slaveregister:inst_slaveregister|i5303~198 at LC10_15_N1
--operation mode is normal

M1L877 = M1L477 # M1L677 # D1L64Q & M1L777;


--M1L977 is slaveregister:inst_slaveregister|i5303~199 at LC6_14_X1
--operation mode is normal

M1L977 = M1_i1576 & M1_i1169 & (M1L1011 # M1_i1646);


--M1L825 is slaveregister:inst_slaveregister|i5047~1120 at LC10_12_C1
--operation mode is normal

M1L825 = M1_i2709 & M1L753 & !M1_i2418 & !JF1L83Q;


--M1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6] at LC7_5_C2
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[6]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[6] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[6]);
M1_COMM_ctrl_local.rx_tail[6] = DFFE(M1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L925 is slaveregister:inst_slaveregister|i5047~1121 at LC5_5_C2
--operation mode is normal

M1L925 = JF1L53Q & W31_q[6] # !JF1L53Q & M1_COMM_ctrl_local.rx_tail[6];


--M1L035 is slaveregister:inst_slaveregister|i5047~1122 at LC3_11_C1
--operation mode is normal

M1L035 = M1L155 # M1L725 & M1L925 & M1L825;


--M1L135 is slaveregister:inst_slaveregister|i5047~1123 at LC4_11_C1
--operation mode is normal

M1L135 = M1_i2894 & M1L725 & (M1_i2432 # !JF1L63Q);


--M1L235 is slaveregister:inst_slaveregister|i5047~1124 at LC8_7_C1
--operation mode is normal

M1L235 = W01_sload_path[6] & (JF1L53Q # W21_pre_out[6]) # !W01_sload_path[6] & !JF1L53Q & W21_pre_out[6];


--M1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38] at LC4_3_H1
--operation mode is normal

M1_COMM_ctrl_local.id[38]_lut_out = VF1_MASTERHWDATA[6];
M1_COMM_ctrl_local.id[38] = DFFE(M1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6] at LC10_3_H1
--operation mode is normal

M1_COMM_ctrl_local.id[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMM_ctrl_local.id[6] = DFFE(M1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L335 is slaveregister:inst_slaveregister|i5047~1125 at LC4_2_H1
--operation mode is normal

M1L335 = M1_COMM_ctrl_local.id[6] & (M1_COMM_ctrl_local.id[38] # !JF1L53Q) # !M1_COMM_ctrl_local.id[6] & JF1L53Q & M1_COMM_ctrl_local.id[38];


--M1L435 is slaveregister:inst_slaveregister|i5047~1126 at LC5_7_C1
--operation mode is normal

M1L435 = M1_i3062 & !M1_i3263 & M1L335 # !M1_i3062 & M1L235;


--M1L535 is slaveregister:inst_slaveregister|i5047~1127 at LC7_7_C1
--operation mode is normal

M1L535 = M1_i3263 & M1_i3062 & (!M1L984 # !JF1L53Q);


--M1L635 is slaveregister:inst_slaveregister|i5047~1128 at LC9_2_E1
--operation mode is normal

M1L635 = W5_sload_path[6] # !JF1L53Q;


--M1L735 is slaveregister:inst_slaveregister|i5047~1129 at LC3_2_E1
--operation mode is normal

M1L735 = M1L635 & (M1L253 # JF1L73Q # !M1L313);


--M1L835 is slaveregister:inst_slaveregister|i5047~1130 at LC6_2_E1
--operation mode is normal

M1L835 = M1L363 & (M1L735 # W5_sload_path[6] & M1L1011);


--M1L831 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~21 at LC6_7_C1
--operation mode is normal

M1L831 = !M1L253 & M1L313 & M1L753 & !JF1L53Q;


--M1_COMPR_ctrl_local.ATWDb0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[6] at LC6_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDb0thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L935 is slaveregister:inst_slaveregister|i5047~1131 at LC2_7_C1
--operation mode is normal

M1L935 = M1L255 # M1_COMPR_ctrl_local.ATWDb0thres[6] & M1_i3537 & M1L831;


--M1L045 is slaveregister:inst_slaveregister|i5047~1132 at LC7_6_C1
--operation mode is normal

M1L045 = M1L435 # M1L535 & (M1L835 # M1L935);


--M1_COMPR_ctrl_local.FADCthres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[6] at LC2_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.FADCthres[6] = DFFE(M1_COMPR_ctrl_local.FADCthres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1_COMPR_ctrl_local.ATWDa0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[6] at LC2_9_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDa0thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L145 is slaveregister:inst_slaveregister|i5047~1133 at LC4_7_C1
--operation mode is normal

M1L145 = JF1L53Q & M1_COMPR_ctrl_local.FADCthres[6] & !JF1L63Q # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa0thres[6] & JF1L63Q;


--M1L443 is slaveregister:inst_slaveregister|i3062~33 at LC5_13_C1
--operation mode is normal

M1L443 = JF1L83Q # !JF1L63Q # !JF1L73Q;


--M1L245 is slaveregister:inst_slaveregister|i5047~1134 at LC3_7_C1
--operation mode is normal

M1L245 = M1L145 & (M1L443 # !M1L492 # !JF1L14Q);


--M1L345 is slaveregister:inst_slaveregister|i5047~1135 at LC1_7_C1
--operation mode is normal

M1L345 = M1L355 # !M1_i3537 & M1L245 & M1_i3263;


--M1L445 is slaveregister:inst_slaveregister|i5047~1136 at LC10_11_C1
--operation mode is normal

M1L445 = M1L035 # M1L135 & (M1L045 # M1L345);


--TB1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON at LC1_9_L1
--operation mode is normal

TB1_COM_ON_lut_out = !WB1L81Q & (TB1L02 # TB1L12 & TB1_COM_OFF);
TB1_COM_ON = DFFE(TB1_COM_ON_lut_out, GLOBAL(HF1_outclock0), , , );


--M1L545 is slaveregister:inst_slaveregister|i5047~1137 at LC7_10_L1
--operation mode is normal

M1L545 = M1L436 & JF1L53Q & TB1_COM_ON & M1L833;


--K1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6] at LC7_12_L1
--operation mode is normal

K1_RM_sn_data[6]_lut_out = K1_RM_sn_data_int[6];
K1_RM_sn_data[6] = DFFE(K1_RM_sn_data[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L645 is slaveregister:inst_slaveregister|i5047~1138 at LC10_11_L1
--operation mode is normal

M1L645 = M1L545 # !M1_i1917 & JF1L53Q & K1_RM_sn_data[6];


--M1L087 is slaveregister:inst_slaveregister|i5303~200 at LC1_14_N1
--operation mode is normal

M1L087 = M1L877 # M1L977 & (M1L445 # M1L645);


--M1L3501 is slaveregister:inst_slaveregister|i5463~210 at LC7_15_N1
--operation mode is normal

M1L3501 = M1L1501 # M1L2501 & M1L087;


--QF1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC2_1_W1
QF1_q[7]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[7]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[7] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[7]_write_address, QF1_q[7]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7] at LC8_4_W2
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[7]_lut_out = VF1_MASTERHWDATA[7];
M1_DAQ_ctrl_local.trigger_enable[7] = DFFE(M1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L2221 is slaveregister:inst_slaveregister|i5654~67 at LC6_12_W1
--operation mode is normal

M1L2221 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[7] # !M1_i38 & QF1_q[7];


--M1L3221 is slaveregister:inst_slaveregister|i5654~68 at LC9_10_W1
--operation mode is normal

M1L3221 = M1L2221 # M1L1121 & M1_i38 & FE1L522Q;


--M1_i602 is slaveregister:inst_slaveregister|i602 at LC9_8_P1
--operation mode is normal

M1_i602 = JF1L14Q # !M1L203 # !JF1L83Q # !M1L492;


--M1L2321 is slaveregister:inst_slaveregister|i5658~73 at LC7_3_X1
--operation mode is normal

M1L2321 = M1_i602 & M1_i426 & M1L7411;


--M1_LC_ctrl_local.LC_disc_source is slaveregister:inst_slaveregister|LC_ctrl_local.LC_disc_source at LC10_14_S1
--operation mode is normal

M1_LC_ctrl_local.LC_disc_source_lut_out = VF1_MASTERHWDATA[7];
M1_LC_ctrl_local.LC_disc_source = DFFE(M1_LC_ctrl_local.LC_disc_source_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L0401 is slaveregister:inst_slaveregister|i5462~343 at LC7_3_S1
--operation mode is normal

M1L0401 = !M1_i952 & !JF1L53Q & M1_LC_ctrl_local.LC_disc_source & M1_i763;


--M1L1401 is slaveregister:inst_slaveregister|i5462~344 at LC9_4_S1
--operation mode is normal

M1L1401 = M1L403 & M1L313 & !JF1L14Q & W74_sload_path[39];


--M1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7] at LC8_13_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[7]_lut_out = VF1_MASTERHWDATA[7];
M1_CS_ctrl_local.CS_time[7] = DFFE(M1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L2401 is slaveregister:inst_slaveregister|i5462~345 at LC10_4_T1
--operation mode is normal

M1L2401 = M1_CS_ctrl_local.CS_time[7] & (JF1L14Q # !M1L313 # !M1L403);


--M1L3401 is slaveregister:inst_slaveregister|i5462~346 at LC6_4_T1
--operation mode is normal

M1L3401 = !M1_i1169 & M1_i1057 & !JF1L63Q & M1L2401;


--M1L4401 is slaveregister:inst_slaveregister|i5462~347 at LC5_3_S1
--operation mode is normal

M1L4401 = M1L0401 # JF1L53Q & (M1L3401 # M1L1401);


--M1L5401 is slaveregister:inst_slaveregister|i5462~348 at LC10_3_S1
--operation mode is normal

M1L5401 = M1L4401 # !JF1L53Q & !M1_i763 & W74_sload_path[7];


--QF1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC8_1_W1
QF1_q[8]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[8]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[8] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[8]_write_address, QF1_q[8]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8] at LC3_5_W2
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[8]_lut_out = VF1_MASTERHWDATA[8];
M1_DAQ_ctrl_local.trigger_enable[8] = DFFE(M1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L9121 is slaveregister:inst_slaveregister|i5653~127 at LC5_11_W1
--operation mode is normal

M1L9121 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[8] # !M1_i38 & QF1_q[8];


--M1L0221 is slaveregister:inst_slaveregister|i5653~128 at LC7_13_Z1
--operation mode is normal

M1L0221 = M1L6421 & M1_i38 & FE1L622Q;


--M1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0] at LC1_10_E4
--operation mode is normal

M1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = VF1_MASTERHWDATA[8];
M1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(M1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L1221 is slaveregister:inst_slaveregister|i5653~129 at LC5_12_Z1
--operation mode is normal

M1L1221 = M1L9121 # M1L0221 # M1_DAQ_ctrl_local.DAQ_mode[0] & M1L8421;


--M1L4301 is slaveregister:inst_slaveregister|i5461~218 at LC10_12_Z1
--operation mode is normal

M1L4301 = JF1L53Q & W74_sload_path[40] # !JF1L53Q & W74_sload_path[8];


--M1_LC_ctrl_local.lc_cable_length_up[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][0] at LC8_6_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out = VF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_cable_length_up[1][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_comp[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_comp[0] at LC3_12_Z1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_comp[0]_lut_out = VF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_cable_comp[0] = DFFE(M1_LC_ctrl_local.lc_cable_comp[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L5301 is slaveregister:inst_slaveregister|i5461~219 at LC8_12_Z1
--operation mode is normal

M1L5301 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[1][0] # !JF1L53Q & M1_LC_ctrl_local.lc_cable_comp[0];


--M1L6301 is slaveregister:inst_slaveregister|i5461~220 at LC4_12_Z1
--operation mode is normal

M1L6301 = M1_i763 & !M1_i952 & M1L5301 # !M1_i763 & M1L4301;


--M1L7301 is slaveregister:inst_slaveregister|i5461~221 at LC9_1_Z1
--operation mode is normal

M1L7301 = M1_i952 & (JF1L83Q # M1_i1155 # !M1L992);

--M1L9301 is slaveregister:inst_slaveregister|i5461~224 at LC9_1_Z1
--operation mode is normal

M1L9301 = M1_i952 & (JF1L83Q # M1_i1155 # !M1L992);


--M1L537 is slaveregister:inst_slaveregister|i5211~163 at LC4_6_G1
--operation mode is normal

M1L537 = M1_i1632 # JF1L63Q & JF1L53Q # !M1L323;


--M1L987 is slaveregister:inst_slaveregister|i5333~302 at LC6_5_G1
--operation mode is normal

M1L987 = M1_i1576 & M1L537 & M1_i1169 & M1_i1071;


--M1L094 is slaveregister:inst_slaveregister|i5045~757 at LC6_6_H1
--operation mode is normal

M1L094 = M1L044 & JF1L53Q & !M1L833 & M1_i1917;


--M1L194 is slaveregister:inst_slaveregister|i5045~758 at LC9_2_A1
--operation mode is normal

M1L194 = M1_i2709 & W01_sload_path[8] & !M1_i3062 & M1_i2894;


--M1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40] at LC7_1_H1
--operation mode is normal

M1_COMM_ctrl_local.id[40]_lut_out = VF1_MASTERHWDATA[8];
M1_COMM_ctrl_local.id[40] = DFFE(M1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L294 is slaveregister:inst_slaveregister|i5045~759 at LC6_1_H1
--operation mode is normal

M1L294 = M1L753 & M1_COMM_ctrl_local.id[40] & JF1L83Q & !M1_i2418;


--M1_COMPR_ctrl_local.FADCthres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[8] at LC9_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.FADCthres[8] = DFFE(M1_COMPR_ctrl_local.FADCthres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L394 is slaveregister:inst_slaveregister|i5045~760 at LC6_1_A1
--operation mode is normal

M1L394 = M1_COMPR_ctrl_local.FADCthres[8] & M1_i3263 & !JF1L63Q & !M1_i3537;


--M1L494 is slaveregister:inst_slaveregister|i5045~761 at LC10_1_A1
--operation mode is normal

M1L494 = M1L194 # M1L124 & (M1L294 # M1L394);


--VB1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8] at LC3_9_A3
--operation mode is normal

VB1_inst16[8]_lut_out = W32_q[8];
VB1_inst16[8] = DFFE(VB1_inst16[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L594 is slaveregister:inst_slaveregister|i5045~762 at LC9_3_A1
--operation mode is normal

M1L594 = M1_i2709 & !M1_i2894 & W31_q[8] # !M1_i2709 & VB1_inst16[8];


--M1L694 is slaveregister:inst_slaveregister|i5045~763 at LC7_2_A1
--operation mode is normal

M1L694 = M1L505 # M1L094 & (M1L494 # M1L594);


--M1_COMPR_ctrl_local.ATWDb2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[8] at LC7_5_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDb2thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[8] at LC8_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDb0thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L794 is slaveregister:inst_slaveregister|i5045~764 at LC5_5_E1
--operation mode is normal

M1L794 = JF1L53Q & M1_COMPR_ctrl_local.ATWDb2thres[8] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDb0thres[8];


--M1L894 is slaveregister:inst_slaveregister|i5045~765 at LC9_5_K1
--operation mode is normal

M1L894 = !M1L833 & M1L794 & M1_i1917 & M1L044;


--M1L994 is slaveregister:inst_slaveregister|i5045~766 at LC6_5_K1
--operation mode is normal

M1L994 = M1L894 & M1_i3537 & !M1_i3752 & M1L624;


--M1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8] at LC8_5_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[8]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[8] # !M1L8521 & M1_COMM_ctrl_local.tx_head[8]);
M1_COMM_ctrl_local.tx_head[8] = DFFE(M1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L005 is slaveregister:inst_slaveregister|i5045~767 at LC3_5_K1
--operation mode is normal

M1L005 = M1_COMM_ctrl_local.tx_head[8] & !JF1L53Q & !M1_i2709 & M1L136;


--M1L244 is slaveregister:inst_slaveregister|i5039~358 at LC5_7_G1
--operation mode is normal

M1L244 = JF1L53Q & JF1L83Q & M1L992 & !M1_i1632;

--M1L844 is slaveregister:inst_slaveregister|i5039~371 at LC5_7_G1
--operation mode is normal

M1L844 = JF1L53Q & JF1L83Q & M1L992 & !M1_i1632;


--K1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8] at LC5_6_K1
--operation mode is normal

K1_RM_sn_data[8]_lut_out = K1_RM_sn_data_int[8];
K1_RM_sn_data[8] = DFFE(K1_RM_sn_data[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L105 is slaveregister:inst_slaveregister|i5045~768 at LC1_5_K1
--operation mode is normal

M1L105 = M1L994 # M1L005 # K1_RM_sn_data[8] & M1L244;


--M1L097 is slaveregister:inst_slaveregister|i5333~303 at LC10_5_K1
--operation mode is normal

M1L097 = M1L987 & (M1L694 # M1L105 # M1L605);


--D1L84Q is calibration_sources:inst_calibration_sources|cs_flash_time[40]~reg0 at LC3_11_Z1
--operation mode is normal

D1L84Q_lut_out = W74_sload_path[40];
D1L84Q = DFFE(D1L84Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L197 is slaveregister:inst_slaveregister|i5333~304 at LC7_11_Z1
--operation mode is normal

M1L197 = M1_i1169 & !M1_i1576 & M1_i1071 & D1L84Q;


--K1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8] at LC2_3_G2
--operation mode is normal

K1_RM_rate_SPE[8]_lut_out = W54_q[8];
K1_RM_rate_SPE[8] = DFFE(K1_RM_rate_SPE[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L297 is slaveregister:inst_slaveregister|i5333~305 at LC9_11_Z1
--operation mode is normal

M1L297 = !M1_i1646 & !JF1L63Q & M1_i1169 & K1_RM_rate_SPE[8];


--D1L61Q is calibration_sources:inst_calibration_sources|cs_flash_time[8]~reg0 at LC1_11_Z1
--operation mode is normal

D1L61Q_lut_out = W74_sload_path[8];
D1L61Q = DFFE(D1L61Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8] at LC6_12_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[8]_lut_out = VF1_MASTERHWDATA[8];
M1_CS_ctrl_local.CS_time[8] = DFFE(M1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L397 is slaveregister:inst_slaveregister|i5333~306 at LC8_11_Z1
--operation mode is normal

M1L397 = !M1_i1169 & (JF1L63Q & D1L61Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[8]);


--M1L497 is slaveregister:inst_slaveregister|i5333~307 at LC2_11_Z1
--operation mode is normal

M1L497 = M1L197 # JF1L53Q & (M1L297 # M1L397);


--K1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8] at LC6_13_Z1
--operation mode is normal

K1_RM_rate_MPE[8]_lut_out = W44_q[8];
K1_RM_rate_MPE[8] = DFFE(K1_RM_rate_MPE[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L597 is slaveregister:inst_slaveregister|i5333~308 at LC10_4_Z1
--operation mode is normal

M1L597 = M1L887 & (JF1L14Q # !M1L313 # !M1L013);


--M1L697 is slaveregister:inst_slaveregister|i5333~309 at LC9_12_Z1
--operation mode is normal

M1L697 = M1_i1169 & K1_RM_rate_MPE[8] & M1L597 & !M1_i1646;


--M1_LC_ctrl_local.lc_cable_length_down[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][0] at LC8_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out = VF1_MASTERHWDATA[8];
M1_LC_ctrl_local.lc_cable_length_down[1][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L797 is slaveregister:inst_slaveregister|i5333~310 at LC10_11_Z1
--operation mode is normal

M1L797 = M1L697 # M1L497 # !M1_i1071 & M1_LC_ctrl_local.lc_cable_length_down[1][0];


--M1L8301 is slaveregister:inst_slaveregister|i5461~222 at LC4_11_Z1
--operation mode is normal

M1L8301 = M1L6301 # M1L7301 & (M1L097 # M1L797);


--QF1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC5_1_W1
QF1_q[9]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[9]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[9] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[9]_write_address, QF1_q[9]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9] at LC5_5_W2
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[9]_lut_out = VF1_MASTERHWDATA[9];
M1_DAQ_ctrl_local.trigger_enable[9] = DFFE(M1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L6121 is slaveregister:inst_slaveregister|i5652~128 at LC3_11_W1
--operation mode is normal

M1L6121 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[9] & !M1_i150 # !M1_i38 & QF1_q[9];


--M1L7121 is slaveregister:inst_slaveregister|i5652~129 at LC10_11_W1
--operation mode is normal

M1L7121 = M1L6421 & M1_i38 & HE1_start_address[11];


--M1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1] at LC8_7_E1
--operation mode is normal

M1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = VF1_MASTERHWDATA[9];
M1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(M1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L8121 is slaveregister:inst_slaveregister|i5652~130 at LC7_11_W1
--operation mode is normal

M1L8121 = M1L7121 # M1L6121 # M1L8421 & M1_DAQ_ctrl_local.DAQ_mode[1];


--M1L0301 is slaveregister:inst_slaveregister|i5460~213 at LC3_9_Z1
--operation mode is normal

M1L0301 = JF1L53Q & W74_sload_path[41] # !JF1L53Q & W74_sload_path[9];


--M1_LC_ctrl_local.lc_cable_comp[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_comp[1] at LC3_10_Z1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_comp[1]_lut_out = VF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_cable_comp[1] = DFFE(M1_LC_ctrl_local.lc_cable_comp[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1_LC_ctrl_local.lc_cable_length_up[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][1] at LC7_15_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out = !VF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_cable_length_up[1][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L1301 is slaveregister:inst_slaveregister|i5460~214 at LC2_10_Z1
--operation mode is normal

M1L1301 = JF1L53Q & !M1_LC_ctrl_local.lc_cable_length_up[1][1] # !JF1L53Q & M1_LC_ctrl_local.lc_cable_comp[1];


--M1L2301 is slaveregister:inst_slaveregister|i5460~215 at LC8_9_Z1
--operation mode is normal

M1L2301 = M1_i763 & M1L1301 & !M1_i952 # !M1_i763 & M1L0301;


--QF1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC13_1_W1
QF1_q[10]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[10]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[10] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[10]_write_address, QF1_q[10]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10] at LC2_12_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[10]_lut_out = VF1_MASTERHWDATA[10];
M1_DAQ_ctrl_local.trigger_enable[10] = DFFE(M1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L3121 is slaveregister:inst_slaveregister|i5651~78 at LC9_12_W1
--operation mode is normal

M1L3121 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[10] & !M1_i150 # !M1_i38 & QF1_q[10];


--M1L7201 is slaveregister:inst_slaveregister|i5459~501 at LC3_15_Q1
--operation mode is normal

M1L7201 = W74_sload_path[10] & (W74_sload_path[42] # !JF1L53Q) # !W74_sload_path[10] & JF1L53Q & W74_sload_path[42];


--M1_LC_ctrl_local.lc_cable_length_up[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][2] at LC7_5_U1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out = VF1_MASTERHWDATA[10];
M1_LC_ctrl_local.lc_cable_length_up[1][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][2] at LC8_15_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out = VF1_MASTERHWDATA[10];
M1_LC_ctrl_local.lc_cable_length_down[1][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L8201 is slaveregister:inst_slaveregister|i5459~502 at LC10_15_Q1
--operation mode is normal

M1L8201 = JF1L53Q & !JF1L63Q & M1_LC_ctrl_local.lc_cable_length_up[1][2] # !JF1L53Q & JF1L63Q & M1_LC_ctrl_local.lc_cable_length_down[1][2];


--M1L9201 is slaveregister:inst_slaveregister|i5459~503 at LC9_15_Q1
--operation mode is normal

M1L9201 = M1_i763 & M1L8201 & !M1_i1057 # !M1_i763 & M1L7201;


--K1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10] at LC6_11_G2
--operation mode is normal

K1_RM_rate_SPE[10]_lut_out = W54_q[10];
K1_RM_rate_SPE[10] = DFFE(K1_RM_rate_SPE[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10] at LC3_15_G1
--operation mode is normal

K1_RM_rate_MPE[10]_lut_out = W44_q[10];
K1_RM_rate_MPE[10] = DFFE(K1_RM_rate_MPE[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L767 is slaveregister:inst_slaveregister|i5299~644 at LC7_16_G1
--operation mode is normal

M1L767 = JF1L53Q & K1_RM_rate_SPE[10] & !JF1L63Q # !JF1L53Q & K1_RM_rate_MPE[10] & JF1L63Q;


--M1L867 is slaveregister:inst_slaveregister|i5299~645 at LC5_15_G1
--operation mode is normal

M1L867 = M1_i1576 & !M1_i1646 & M1_i1169 & M1L767;


--D1L81Q is calibration_sources:inst_calibration_sources|cs_flash_time[10]~reg0 at LC3_16_X1
--operation mode is normal

D1L81Q_lut_out = W74_sload_path[10];
D1L81Q = DFFE(D1L81Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10] at LC10_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[10]_lut_out = VF1_MASTERHWDATA[10];
M1_CS_ctrl_local.CS_time[10] = DFFE(M1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L967 is slaveregister:inst_slaveregister|i5299~646 at LC5_16_X1
--operation mode is normal

M1L967 = M1_CS_ctrl_local.CS_time[10] & (D1L81Q # !JF1L63Q) # !M1_CS_ctrl_local.CS_time[10] & JF1L63Q & D1L81Q;


--M1L077 is slaveregister:inst_slaveregister|i5299~647 at LC3_15_X1
--operation mode is normal

M1L077 = !M1_i1169 & JF1L53Q & M1L967;


--D1L05Q is calibration_sources:inst_calibration_sources|cs_flash_time[42]~reg0 at LC10_16_X1
--operation mode is normal

D1L05Q_lut_out = W74_sload_path[42];
D1L05Q = DFFE(D1L05Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L177 is slaveregister:inst_slaveregister|i5299~648 at LC10_15_X1
--operation mode is normal

M1L177 = M1L867 # M1L077 # D1L05Q & M1L777;


--M1L344 is slaveregister:inst_slaveregister|i5039~359 at LC8_10_A1
--operation mode is normal

M1L344 = M1L044 & M1_i2432 & M1_i1917;

--M1L944 is slaveregister:inst_slaveregister|i5039~372 at LC8_10_A1
--operation mode is normal

M1L944 = M1L044 & M1_i2432 & M1_i1917;


--M1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10] at LC3_14_C2
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[10]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[10] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[10]);
M1_COMM_ctrl_local.rx_tail[10] = DFFE(M1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L064 is slaveregister:inst_slaveregister|i5043~805 at LC6_3_A2
--operation mode is normal

M1L064 = M1_COMM_ctrl_local.rx_tail[10] & (W31_q[10] # !JF1L53Q) # !M1_COMM_ctrl_local.rx_tail[10] & W31_q[10] & JF1L53Q;


--M1L164 is slaveregister:inst_slaveregister|i5043~806 at LC3_3_A2
--operation mode is normal

M1L164 = W01_sload_path[10] & (W21_pre_out[10] # JF1L53Q) # !W01_sload_path[10] & W21_pre_out[10] & !JF1L53Q;


--M1L264 is slaveregister:inst_slaveregister|i5043~807 at LC8_3_A2
--operation mode is normal

M1L264 = M1_i2894 & !M1_i3062 & M1L164 # !M1_i2894 & M1L064;


--M1L073 is slaveregister:inst_slaveregister|i4719~697 at LC10_7_A1
--operation mode is normal

M1L073 = M1_i2894 & (M1_i2418 # !JF1L63Q # !M1L013);


--M1L364 is slaveregister:inst_slaveregister|i5043~808 at LC5_8_M1
--operation mode is normal

M1L364 = W5_sload_path[10] # !JF1L53Q;


--M1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42] at LC8_3_H1
--operation mode is normal

M1_COMM_ctrl_local.id[42]_lut_out = VF1_MASTERHWDATA[10];
M1_COMM_ctrl_local.id[42] = DFFE(M1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10] at LC7_3_H1
--operation mode is normal

M1_COMM_ctrl_local.id[10]_lut_out = VF1_MASTERHWDATA[10];
M1_COMM_ctrl_local.id[10] = DFFE(M1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L464 is slaveregister:inst_slaveregister|i5043~809 at LC3_3_H1
--operation mode is normal

M1L464 = JF1L53Q & M1_COMM_ctrl_local.id[42] # !JF1L53Q & M1_COMM_ctrl_local.id[10];


--M1L564 is slaveregister:inst_slaveregister|i5043~810 at LC8_4_H1
--operation mode is normal

M1L564 = M1_i3263 & M1L083 & M1L364 # !M1_i3263 & M1L464;


--M1L664 is slaveregister:inst_slaveregister|i5043~811 at LC5_9_A1
--operation mode is normal

M1L664 = M1L344 & (M1L264 # M1L564 & M1L073);


--M1L444 is slaveregister:inst_slaveregister|i5039~360 at LC3_14_K1
--operation mode is normal

M1L444 = M1_i1917 & !M1_i2432 & M1L044 & JF1L63Q;

--M1L054 is slaveregister:inst_slaveregister|i5039~373 at LC3_14_K1
--operation mode is normal

M1L054 = M1_i1917 & !M1_i2432 & M1L044 & JF1L63Q;


--VB1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10] at LC3_3_K3
--operation mode is normal

VB1_inst16[10]_lut_out = W32_q[10];
VB1_inst16[10] = DFFE(VB1_inst16[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10] at LC3_2_K3
--operation mode is normal

M1_COMM_ctrl_local.tx_head[10]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[10] # !M1L8521 & M1_COMM_ctrl_local.tx_head[10]);
M1_COMM_ctrl_local.tx_head[10] = DFFE(M1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L764 is slaveregister:inst_slaveregister|i5043~812 at LC10_2_K3
--operation mode is normal

M1L764 = M1_COMM_ctrl_local.tx_head[10] & (VB1_inst16[10] # !JF1L53Q) # !M1_COMM_ctrl_local.tx_head[10] & JF1L53Q & VB1_inst16[10];


--K1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10] at LC10_13_K1
--operation mode is normal

K1_RM_sn_data[10]_lut_out = K1_RM_sn_data_int[10];
K1_RM_sn_data[10] = DFFE(K1_RM_sn_data[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L864 is slaveregister:inst_slaveregister|i5043~813 at LC5_14_K1
--operation mode is normal

M1L864 = K1_RM_sn_data[10] & (M1L244 # M1L444 & M1L764) # !K1_RM_sn_data[10] & M1L444 & M1L764;


--M1L277 is slaveregister:inst_slaveregister|i5299~649 at LC3_14_X1
--operation mode is normal

M1L277 = M1L177 # M1L977 & (M1L864 # M1L664);


--M1L4121 is slaveregister:inst_slaveregister|i5651~79 at LC9_15_X1
--operation mode is normal

M1L4121 = M1L2121 & (M1L9201 # M1L2501 & M1L277);


--M1L5121 is slaveregister:inst_slaveregister|i5651~80 at LC5_14_X1
--operation mode is normal

M1L5121 = JF1L53Q & HE1_start_address[12] & !M1_i426;


--QF1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC14_1_W1
QF1_q[11]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[11]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[11] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[11]_write_address, QF1_q[11]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11] at LC8_12_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[11]_lut_out = VF1_MASTERHWDATA[11];
M1_DAQ_ctrl_local.trigger_enable[11] = DFFE(M1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L8021 is slaveregister:inst_slaveregister|i5650~72 at LC6_10_W1
--operation mode is normal

M1L8021 = M1_i38 & M1_DAQ_ctrl_local.trigger_enable[11] & !M1_i150 # !M1_i38 & QF1_q[11];


--M1L4201 is slaveregister:inst_slaveregister|i5458~493 at LC5_4_T1
--operation mode is normal

M1L4201 = W74_sload_path[11] & (W74_sload_path[43] # !JF1L53Q) # !W74_sload_path[11] & JF1L53Q & W74_sload_path[43];


--M1_LC_ctrl_local.lc_cable_length_up[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][3] at LC4_9_U1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out = VF1_MASTERHWDATA[11];
M1_LC_ctrl_local.lc_cable_length_up[1][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][3] at LC9_1_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out = VF1_MASTERHWDATA[11];
M1_LC_ctrl_local.lc_cable_length_down[1][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L5201 is slaveregister:inst_slaveregister|i5458~494 at LC9_4_T1
--operation mode is normal

M1L5201 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[1][3] & !JF1L63Q # !JF1L53Q & JF1L63Q & M1_LC_ctrl_local.lc_cable_length_down[1][3];


--M1L6201 is slaveregister:inst_slaveregister|i5458~495 at LC4_4_T1
--operation mode is normal

M1L6201 = M1_i763 & M1L5201 & !M1_i1057 # !M1_i763 & M1L4201;


--K1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11] at LC6_15_G1
--operation mode is normal

K1_RM_rate_SPE[11]_lut_out = W54_q[11];
K1_RM_rate_SPE[11] = DFFE(K1_RM_rate_SPE[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11] at LC2_15_G1
--operation mode is normal

K1_RM_rate_MPE[11]_lut_out = W44_q[11];
K1_RM_rate_MPE[11] = DFFE(K1_RM_rate_MPE[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L167 is slaveregister:inst_slaveregister|i5298~640 at LC4_14_G1
--operation mode is normal

M1L167 = JF1L63Q & !JF1L53Q & K1_RM_rate_MPE[11] # !JF1L63Q & K1_RM_rate_SPE[11] & JF1L53Q;


--M1L267 is slaveregister:inst_slaveregister|i5298~641 at LC7_15_G1
--operation mode is normal

M1L267 = M1_i1576 & !M1_i1646 & M1L167 & M1_i1169;


--D1L91Q is calibration_sources:inst_calibration_sources|cs_flash_time[11]~reg0 at LC3_3_T1
--operation mode is normal

D1L91Q_lut_out = W74_sload_path[11];
D1L91Q = DFFE(D1L91Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11] at LC5_5_P1
--operation mode is normal

M1_CS_ctrl_local.CS_time[11]_lut_out = VF1_MASTERHWDATA[11];
M1_CS_ctrl_local.CS_time[11] = DFFE(M1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L367 is slaveregister:inst_slaveregister|i5298~642 at LC1_3_T1
--operation mode is normal

M1L367 = M1_CS_ctrl_local.CS_time[11] & (D1L91Q # !JF1L63Q) # !M1_CS_ctrl_local.CS_time[11] & JF1L63Q & D1L91Q;


--M1L467 is slaveregister:inst_slaveregister|i5298~643 at LC2_3_T1
--operation mode is normal

M1L467 = !M1_i1169 & JF1L53Q & M1L367;


--D1L15Q is calibration_sources:inst_calibration_sources|cs_flash_time[43]~reg0 at LC10_3_T1
--operation mode is normal

D1L15Q_lut_out = W74_sload_path[43];
D1L15Q = DFFE(D1L15Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L567 is slaveregister:inst_slaveregister|i5298~644 at LC7_3_T1
--operation mode is normal

M1L567 = M1L267 # M1L467 # D1L15Q & M1L777;


--M1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11] at LC6_14_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[11]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[11] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[11]);
M1_COMM_ctrl_local.rx_tail[11] = DFFE(M1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L154 is slaveregister:inst_slaveregister|i5042~844 at LC4_13_C1
--operation mode is normal

M1L154 = W31_q[11] & (JF1L53Q # M1_COMM_ctrl_local.rx_tail[11]) # !W31_q[11] & !JF1L53Q & M1_COMM_ctrl_local.rx_tail[11];


--M1L254 is slaveregister:inst_slaveregister|i5042~845 at LC6_11_C1
--operation mode is normal

M1L254 = JF1L53Q & W01_sload_path[11] # !JF1L53Q & W21_pre_out[11];


--M1L354 is slaveregister:inst_slaveregister|i5042~846 at LC10_13_C1
--operation mode is normal

M1L354 = M1_i2894 & M1L254 & !M1_i3062 # !M1_i2894 & M1L154;


--M1L454 is slaveregister:inst_slaveregister|i5042~847 at LC6_4_H1
--operation mode is normal

M1L454 = W5_sload_path[11] # !JF1L53Q;


--M1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43] at LC2_3_H1
--operation mode is normal

M1_COMM_ctrl_local.id[43]_lut_out = VF1_MASTERHWDATA[11];
M1_COMM_ctrl_local.id[43] = DFFE(M1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11] at LC5_16_H1
--operation mode is normal

M1_COMM_ctrl_local.id[11]_lut_out = VF1_MASTERHWDATA[11];
M1_COMM_ctrl_local.id[11] = DFFE(M1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L554 is slaveregister:inst_slaveregister|i5042~848 at LC5_4_H1
--operation mode is normal

M1L554 = JF1L53Q & M1_COMM_ctrl_local.id[43] # !JF1L53Q & M1_COMM_ctrl_local.id[11];


--M1L654 is slaveregister:inst_slaveregister|i5042~849 at LC3_4_H1
--operation mode is normal

M1L654 = M1_i3263 & M1L083 & M1L454 # !M1_i3263 & M1L554;


--M1L754 is slaveregister:inst_slaveregister|i5042~850 at LC10_4_H1
--operation mode is normal

M1L754 = M1L344 & (M1L354 # M1L073 & M1L654);


--VB1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11] at LC6_3_K3
--operation mode is normal

VB1_inst16[11]_lut_out = W32_q[11];
VB1_inst16[11] = DFFE(VB1_inst16[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11] at LC9_9_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[11]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[11] # !M1L8521 & M1_COMM_ctrl_local.tx_head[11]);
M1_COMM_ctrl_local.tx_head[11] = DFFE(M1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L854 is slaveregister:inst_slaveregister|i5042~851 at LC8_2_K3
--operation mode is normal

M1L854 = M1_COMM_ctrl_local.tx_head[11] & (VB1_inst16[11] # !JF1L53Q) # !M1_COMM_ctrl_local.tx_head[11] & JF1L53Q & VB1_inst16[11];


--K1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11] at LC6_13_K1
--operation mode is normal

K1_RM_sn_data[11]_lut_out = K1_RM_sn_data_int[11];
K1_RM_sn_data[11] = DFFE(K1_RM_sn_data[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L954 is slaveregister:inst_slaveregister|i5042~852 at LC6_12_K1
--operation mode is normal

M1L954 = M1L244 & (K1_RM_sn_data[11] # M1L444 & M1L854) # !M1L244 & M1L444 & M1L854;


--M1L667 is slaveregister:inst_slaveregister|i5298~645 at LC6_3_T1
--operation mode is normal

M1L667 = M1L567 # M1L977 & (M1L954 # M1L754);


--M1L9021 is slaveregister:inst_slaveregister|i5650~73 at LC5_3_T1
--operation mode is normal

M1L9021 = M1L2121 & (M1L6201 # M1L2501 & M1L667);


--M1L0121 is slaveregister:inst_slaveregister|i5650~74 at LC8_3_T1
--operation mode is normal

M1L0121 = HE1_start_address[13] & JF1L53Q & !M1_i426;


--QF1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC12_1_W1
QF1_q[12]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[12]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[12] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[12]_write_address, QF1_q[12]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12] at LC4_7_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[12]_lut_out = VF1_MASTERHWDATA[12];
M1_DAQ_ctrl_local.trigger_enable[12] = DFFE(M1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L6021 is slaveregister:inst_slaveregister|i5649~66 at LC3_6_W1
--operation mode is normal

M1L6021 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[12] # !M1_i38 & QF1_q[12];


--M1L7021 is slaveregister:inst_slaveregister|i5649~67 at LC7_6_W1
--operation mode is normal

M1L7021 = M1L6021 # M1L1121 & M1_i38 & HE1_start_address[14];


--M1L0201 is slaveregister:inst_slaveregister|i5457~199 at LC10_7_X1
--operation mode is normal

M1L0201 = W74_sload_path[12] & (W74_sload_path[44] # !JF1L53Q) # !W74_sload_path[12] & JF1L53Q & W74_sload_path[44];


--M1_LC_ctrl_local.lc_cable_length_up[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][4] at LC6_8_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out = VF1_MASTERHWDATA[12];
M1_LC_ctrl_local.lc_cable_length_up[1][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][4] at LC2_4_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out = VF1_MASTERHWDATA[12];
M1_LC_ctrl_local.lc_cable_length_down[1][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L1201 is slaveregister:inst_slaveregister|i5457~200 at LC7_7_X1
--operation mode is normal

M1L1201 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[1][4] & !JF1L63Q # !JF1L53Q & JF1L63Q & M1_LC_ctrl_local.lc_cable_length_down[1][4];


--M1L2201 is slaveregister:inst_slaveregister|i5457~201 at LC6_7_X1
--operation mode is normal

M1L2201 = M1_i763 & M1L1201 & !M1_i1057 # !M1_i763 & M1L0201;


--M1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12] at LC4_13_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[12]_lut_out = VF1_MASTERHWDATA[12];
M1_CS_ctrl_local.CS_time[12] = DFFE(M1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0] at LC5_16_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_mode[0]_lut_out = VF1_MASTERHWDATA[12];
M1_CS_ctrl_local.CS_mode[0] = DFFE(M1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L857 is slaveregister:inst_slaveregister|i5297~139 at LC9_13_Z1
--operation mode is normal

M1L857 = M1_CS_ctrl_local.CS_mode[0] & (M1_CS_ctrl_local.CS_time[12] # !JF1L53Q) # !M1_CS_ctrl_local.CS_mode[0] & JF1L53Q & M1_CS_ctrl_local.CS_time[12];


--M1L957 is slaveregister:inst_slaveregister|i5297~140 at LC8_7_X1
--operation mode is normal

M1L957 = M1L857 & !M1_i1169 & !JF1L63Q;


--M1L396 is slaveregister:inst_slaveregister|i5201~746 at LC9_13_P1
--operation mode is normal

M1L396 = M1_i1917 & M1_i1492 & M1_i1576 & M1L934;


--M1L496 is slaveregister:inst_slaveregister|i5201~747 at LC4_15_M1
--operation mode is normal

M1L496 = !JF1L53Q & (JF1L93Q # !M1L433 # !M1L323);

--M1L907 is slaveregister:inst_slaveregister|i5201~763 at LC4_15_M1
--operation mode is normal

M1L907 = !JF1L53Q & (JF1L93Q # !M1L433 # !M1L323);


--M1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12] at LC5_8_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[12]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[12] # !M1L8521 & M1_COMM_ctrl_local.tx_head[12]);
M1_COMM_ctrl_local.tx_head[12] = DFFE(M1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12] at LC3_14_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[12]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[12] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[12]);
M1_COMM_ctrl_local.rx_tail[12] = DFFE(M1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L596 is slaveregister:inst_slaveregister|i5201~748 at LC9_14_C1
--operation mode is normal

M1L596 = M1_i2709 & !M1_i2894 & M1_COMM_ctrl_local.rx_tail[12] # !M1_i2709 & M1_COMM_ctrl_local.tx_head[12];


--M1L745 is slaveregister:inst_slaveregister|i5047~1139 at LC1_15_M1
--operation mode is normal

M1L745 = M1_i2709 & (JF1L83Q # M1_i2418 # !M1L753);


--M1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12] at LC7_14_H1
--operation mode is normal

M1_COMM_ctrl_local.id[12]_lut_out = VF1_MASTERHWDATA[12];
M1_COMM_ctrl_local.id[12] = DFFE(M1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L696 is slaveregister:inst_slaveregister|i5201~749 at LC8_14_M1
--operation mode is normal

M1L696 = M1_i3062 & !M1_i3263 & M1_COMM_ctrl_local.id[12] # !M1_i3062 & W21_pre_out[12];


--M1L796 is slaveregister:inst_slaveregister|i5201~750 at LC9_14_M1
--operation mode is normal

M1L796 = M1L496 & (M1L596 # M1L696 & M1L745);


--M1L896 is slaveregister:inst_slaveregister|i5201~751 at LC6_14_M1
--operation mode is normal

M1L896 = M1L124 & M1L853 & M1_i3263 & M1L537;


--M1L996 is slaveregister:inst_slaveregister|i5201~752 at LC4_14_M1
--operation mode is normal

M1L996 = M1L396 & (M1L796 # W5_sload_path[12] & M1L896);


--D1L25Q is calibration_sources:inst_calibration_sources|cs_flash_time[44]~reg0 at LC3_6_X1
--operation mode is normal

D1L25Q_lut_out = W74_sload_path[44];
D1L25Q = DFFE(D1L25Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L007 is slaveregister:inst_slaveregister|i5201~753 at LC9_6_X1
--operation mode is normal

M1L007 = !M1_i1576 & D1L25Q & (M1_i1169 # !M1L1011);


--D1L02Q is calibration_sources:inst_calibration_sources|cs_flash_time[12]~reg0 at LC3_7_X1
--operation mode is normal

D1L02Q_lut_out = W74_sload_path[12];
D1L02Q = DFFE(D1L02Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L107 is slaveregister:inst_slaveregister|i5201~754 at LC1_7_X1
--operation mode is normal

M1L107 = JF1L63Q & !M1_i1169 & JF1L53Q & D1L02Q;


--K1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12] at LC4_7_G2
--operation mode is normal

K1_RM_rate_SPE[12]_lut_out = W54_q[12];
K1_RM_rate_SPE[12] = DFFE(K1_RM_rate_SPE[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12] at LC9_12_B2
--operation mode is normal

K1_RM_rate_MPE[12]_lut_out = W44_q[12];
K1_RM_rate_MPE[12] = DFFE(K1_RM_rate_MPE[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L207 is slaveregister:inst_slaveregister|i5201~755 at LC3_11_B2
--operation mode is normal

M1L207 = JF1L53Q & K1_RM_rate_SPE[12] & !JF1L63Q # !JF1L53Q & JF1L63Q & K1_RM_rate_MPE[12];


--M1L307 is slaveregister:inst_slaveregister|i5201~756 at LC2_6_X1
--operation mode is normal

M1L307 = M1L007 # M1L107 # M1L137 & M1L207;


--M1L407 is slaveregister:inst_slaveregister|i5201~757 at LC10_4_S1
--operation mode is normal

M1L407 = JF1L53Q & M1_i1653 & (M1_i1169 # !JF1L63Q);


--M1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44] at LC5_1_H1
--operation mode is normal

M1_COMM_ctrl_local.id[44]_lut_out = VF1_MASTERHWDATA[12];
M1_COMM_ctrl_local.id[44] = DFFE(M1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L507 is slaveregister:inst_slaveregister|i5201~758 at LC4_11_A1
--operation mode is normal

M1L507 = M1_i3062 & !M1_i3263 & M1_COMM_ctrl_local.id[44] # !M1_i3062 & W01_sload_path[12];


--M1L607 is slaveregister:inst_slaveregister|i5201~759 at LC7_10_A1
--operation mode is normal

M1L607 = M1L344 & (M1_i2894 & M1L507 # !M1_i2894 & W31_q[12]);


--VB1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12] at LC7_2_K3
--operation mode is normal

VB1_inst16[12]_lut_out = W32_q[12];
VB1_inst16[12] = DFFE(VB1_inst16[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--K1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12] at LC3_13_K1
--operation mode is normal

K1_RM_sn_data[12]_lut_out = W64_q[0];
K1_RM_sn_data[12] = DFFE(K1_RM_sn_data[12]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L707 is slaveregister:inst_slaveregister|i5201~760 at LC8_13_K1
--operation mode is normal

M1L707 = K1_RM_sn_data[12] & (VB1_inst16[12] & M1L444 # !M1_i1917) # !K1_RM_sn_data[12] & VB1_inst16[12] & M1L444;


--M1L807 is slaveregister:inst_slaveregister|i5201~761 at LC7_6_X1
--operation mode is normal

M1L807 = M1L307 # M1L407 & (M1L607 # M1L707);


--M1L067 is slaveregister:inst_slaveregister|i5297~141 at LC5_6_X1
--operation mode is normal

M1L067 = M1L957 # M1L4801 & (M1L996 # M1L807);


--M1L3201 is slaveregister:inst_slaveregister|i5457~202 at LC10_6_X1
--operation mode is normal

M1L3201 = M1L2201 # M1L2501 & M1L067;


--QF1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC10_1_W1
QF1_q[13]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[13]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[13] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[13]_write_address, QF1_q[13]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13] at LC5_2_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[13]_lut_out = VF1_MASTERHWDATA[13];
M1_DAQ_ctrl_local.trigger_enable[13] = DFFE(M1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L4021 is slaveregister:inst_slaveregister|i5648~67 at LC3_3_X1
--operation mode is normal

M1L4021 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[13] # !M1_i38 & QF1_q[13];


--M1L5021 is slaveregister:inst_slaveregister|i5648~68 at LC5_3_X1
--operation mode is normal

M1L5021 = M1L4021 # HE1_start_address[15] & M1L1121 & M1_i38;


--M1L6101 is slaveregister:inst_slaveregister|i5456~199 at LC10_5_X1
--operation mode is normal

M1L6101 = W74_sload_path[13] & (W74_sload_path[45] # !JF1L53Q) # !W74_sload_path[13] & JF1L53Q & W74_sload_path[45];


--M1_LC_ctrl_local.lc_cable_length_up[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][5] at LC5_9_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out = VF1_MASTERHWDATA[13];
M1_LC_ctrl_local.lc_cable_length_up[1][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][5] at LC8_6_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out = VF1_MASTERHWDATA[13];
M1_LC_ctrl_local.lc_cable_length_down[1][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L7101 is slaveregister:inst_slaveregister|i5456~200 at LC7_5_X1
--operation mode is normal

M1L7101 = JF1L63Q & !JF1L53Q & M1_LC_ctrl_local.lc_cable_length_down[1][5] # !JF1L63Q & M1_LC_ctrl_local.lc_cable_length_up[1][5] & JF1L53Q;


--M1L8101 is slaveregister:inst_slaveregister|i5456~201 at LC8_5_X1
--operation mode is normal

M1L8101 = M1_i763 & M1L7101 & !M1_i1057 # !M1_i763 & M1L6101;


--M1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14] at LC7_10_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[14]_lut_out = VF1_MASTERHWDATA[14];
M1_DAQ_ctrl_local.trigger_enable[14] = DFFE(M1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L1021 is slaveregister:inst_slaveregister|i5647~74 at LC3_12_V1
--operation mode is normal

M1L1021 = M1_i38 & !JF1L73Q & M1L792 & M1_DAQ_ctrl_local.trigger_enable[14];


--QF1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC1_1_W1
QF1_q[14]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[14]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[14] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[14]_write_address, QF1_q[14]_read_address);


--M1L9911 is slaveregister:inst_slaveregister|i5646~178 at LC5_5_N1
--operation mode is normal

M1L9911 = !M1_i426 & M1_i38 & HE1_start_address[17] & JF1L53Q;


--QF1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC11_1_W1
QF1_q[15]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[15]_read_address = RD_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q);
QF1_q[15] = MEMORY_SEGMENT(, , , , , , , , , QF1_q[15]_write_address, QF1_q[15]_read_address);


--M1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15] at LC9_7_W1
--operation mode is normal

M1_DAQ_ctrl_local.trigger_enable[15]_lut_out = VF1_MASTERHWDATA[15];
M1_DAQ_ctrl_local.trigger_enable[15] = DFFE(M1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L272);


--M1L0021 is slaveregister:inst_slaveregister|i5646~179 at LC5_6_W1
--operation mode is normal

M1L0021 = M1_i38 & !M1_i150 & M1_DAQ_ctrl_local.trigger_enable[15] # !M1_i38 & QF1_q[15];


--M1L466 is slaveregister:inst_slaveregister|i5198~719 at LC10_14_M1
--operation mode is normal

M1L466 = M1L396 & (M1L376 # W5_sload_path[15] & M1L896);


--D1L55Q is calibration_sources:inst_calibration_sources|cs_flash_time[47]~reg0 at LC4_6_S1
--operation mode is normal

D1L55Q_lut_out = W74_sload_path[47];
D1L55Q = DFFE(D1L55Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L566 is slaveregister:inst_slaveregister|i5198~720 at LC9_6_S1
--operation mode is normal

M1L566 = !M1_i1576 & D1L55Q & (M1_i1169 # !M1L1011);


--D1L32Q is calibration_sources:inst_calibration_sources|cs_flash_time[15]~reg0 at LC5_5_S1
--operation mode is normal

D1L32Q_lut_out = W74_sload_path[15];
D1L32Q = DFFE(D1L32Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L666 is slaveregister:inst_slaveregister|i5198~721 at LC6_5_S1
--operation mode is normal

M1L666 = M1L476 # M1L566 # D1L32Q & !M1_i1492;


--M1L766 is slaveregister:inst_slaveregister|i5198~722 at LC10_10_A1
--operation mode is normal

M1L766 = M1L344 & (M1L576 # !M1_i2894 & W31_q[15]);


--VB1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15] at LC9_13_K3
--operation mode is normal

VB1_inst16[15]_lut_out = W32_q[15];
VB1_inst16[15] = DFFE(VB1_inst16[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--K1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15] at LC7_13_K1
--operation mode is normal

K1_RM_sn_data[15]_lut_out = W64_q[3];
K1_RM_sn_data[15] = DFFE(K1_RM_sn_data[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L866 is slaveregister:inst_slaveregister|i5198~723 at LC9_13_K1
--operation mode is normal

M1L866 = VB1_inst16[15] & (M1L444 # !M1_i1917 & K1_RM_sn_data[15]) # !VB1_inst16[15] & !M1_i1917 & K1_RM_sn_data[15];


--M1L966 is slaveregister:inst_slaveregister|i5198~724 at LC7_5_S1
--operation mode is normal

M1L966 = M1L666 # M1L407 & (M1L866 # M1L766);


--M1L029 is slaveregister:inst_slaveregister|i5390~9 at LC2_4_S1
--operation mode is normal

M1L029 = JF1L73Q $ JF1L83Q;


--M1L229 is slaveregister:inst_slaveregister|i5390~190 at LC1_5_S1
--operation mode is normal

M1L229 = M1L466 & (M1_i1155 # !M1L029) # !M1L466 & M1L966 & (M1_i1155 # !M1L029);


--M1L0101 is slaveregister:inst_slaveregister|i5454~37 at LC8_5_S1
--operation mode is normal

M1L0101 = JF1L53Q & (M1_i763 # W74_sload_path[47]) # !JF1L53Q & !M1_i763 & W74_sload_path[15];


--M1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15] at LC10_8_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[15]_lut_out = VF1_MASTERHWDATA[15];
M1_CS_ctrl_local.CS_time[15] = DFFE(M1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L329 is slaveregister:inst_slaveregister|i5390~191 at LC8_6_S1
--operation mode is normal

M1L329 = !JF1L63Q & M1_i1057 & !M1_i1169 & M1_CS_ctrl_local.CS_time[15];


--M1L429 is slaveregister:inst_slaveregister|i5390~192 at LC9_5_S1
--operation mode is normal

M1L429 = JF1L63Q # M1_i1169 & (M1_i1155 # !M1L013);


--M1L529 is slaveregister:inst_slaveregister|i5390~193 at LC3_5_S1
--operation mode is normal

M1L529 = M1L329 # M1L429 & (M1L466 # M1L966);


--M1L1101 is slaveregister:inst_slaveregister|i5454~38 at LC4_5_S1
--operation mode is normal

M1L1101 = M1L0101 & (M1L529 # !M1_i763) # !M1L0101 & M1L229 & M1_i763;


--M1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0] at LC3_5_E4
--operation mode is normal

M1_DAQ_ctrl_local.LC_mode[0]_lut_out = VF1_MASTERHWDATA[16];
M1_DAQ_ctrl_local.LC_mode[0] = DFFE(M1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L7911 is slaveregister:inst_slaveregister|i5645~100 at LC3_7_N1
--operation mode is normal

M1L7911 = M1_i38 & M1L6421 & (JF1L73Q # !M1L792);


--M1L8911 is slaveregister:inst_slaveregister|i5645~101 at LC9_7_N1
--operation mode is normal

M1L8911 = HE1_start_address[18] & (M1L7911 # M1L8421 & M1_DAQ_ctrl_local.LC_mode[0]) # !HE1_start_address[18] & M1L8421 & M1_DAQ_ctrl_local.LC_mode[0];


--D1L42Q is calibration_sources:inst_calibration_sources|cs_flash_time[16]~reg0 at LC3_3_N1
--operation mode is normal

D1L42Q_lut_out = W74_sload_path[16];
D1L42Q = DFFE(D1L42Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L099 is slaveregister:inst_slaveregister|i5453~284 at LC5_3_N1
--operation mode is normal

M1L099 = M1L989 & M1L1011 & !M1_i1169 & D1L42Q;


--M1_LC_ctrl_local.lc_pre_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[0] at LC3_16_U3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[0]_lut_out = VF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_pre_window[0] = DFFE(M1_LC_ctrl_local.lc_pre_window[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1_LC_ctrl_local.lc_cable_length_up[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][0] at LC6_6_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out = !VF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_cable_length_up[2][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L199 is slaveregister:inst_slaveregister|i5453~285 at LC2_3_N1
--operation mode is normal

M1L199 = M1_LC_ctrl_local.lc_cable_length_up[2][0] & M1_LC_ctrl_local.lc_pre_window[0] & !JF1L53Q # !M1_LC_ctrl_local.lc_cable_length_up[2][0] & (M1_LC_ctrl_local.lc_pre_window[0] # JF1L53Q);


--M1L299 is slaveregister:inst_slaveregister|i5453~286 at LC10_3_N1
--operation mode is normal

M1L299 = !M1_i952 & M1L199 & (M1_i1155 # !M1L403);


--M1L399 is slaveregister:inst_slaveregister|i5453~287 at LC7_3_N1
--operation mode is normal

M1L399 = !JF1L53Q & M1L403 & !M1_i1155 & W74_sload_path[16];


--M1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16] at LC3_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[16]_lut_out = VF1_MASTERHWDATA[16];
M1_CS_ctrl_local.CS_time[16] = DFFE(M1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0] at LC2_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_offset[0]_lut_out = VF1_MASTERHWDATA[16];
M1_CS_ctrl_local.CS_offset[0] = DFFE(M1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L499 is slaveregister:inst_slaveregister|i5453~288 at LC8_2_Z1
--operation mode is normal

M1L499 = M1_CS_ctrl_local.CS_offset[0] & (M1_CS_ctrl_local.CS_time[16] # !JF1L53Q) # !M1_CS_ctrl_local.CS_offset[0] & M1_CS_ctrl_local.CS_time[16] & JF1L53Q;


--M1L599 is slaveregister:inst_slaveregister|i5453~289 at LC6_3_N1
--operation mode is normal

M1L599 = M1L299 # M1L399 # M1L499 & M1L8901;


--M1L2011 is slaveregister:inst_slaveregister|i5469~364 at LC6_2_N1
--operation mode is normal

M1L2011 = !M1_i1071 & M1_i952 & (M1_i1155 # !M1L403);


--M1_LC_ctrl_local.lc_cable_length_down[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][0] at LC7_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out = !VF1_MASTERHWDATA[16];
M1_LC_ctrl_local.lc_cable_length_down[2][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L699 is slaveregister:inst_slaveregister|i5453~290 at LC8_3_N1
--operation mode is normal

M1L699 = M1L099 # M1L599 # !M1_LC_ctrl_local.lc_cable_length_down[2][0] & M1L2011;


--M1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1] at LC3_10_E4
--operation mode is normal

M1_DAQ_ctrl_local.LC_mode[1]_lut_out = VF1_MASTERHWDATA[17];
M1_DAQ_ctrl_local.LC_mode[1] = DFFE(M1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L6911 is slaveregister:inst_slaveregister|i5644~54 at LC9_6_N1
--operation mode is normal

M1L6911 = HE1_start_address[19] & (M1L7911 # M1L8421 & M1_DAQ_ctrl_local.LC_mode[1]) # !HE1_start_address[19] & M1L8421 & M1_DAQ_ctrl_local.LC_mode[1];


--M1_LC_ctrl_local.lc_pre_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[1] at LC10_16_U3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[1]_lut_out = VF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_pre_window[1] = DFFE(M1_LC_ctrl_local.lc_pre_window[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1_LC_ctrl_local.lc_cable_length_up[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][1] at LC7_8_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out = !VF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_cable_length_up[2][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L109 is slaveregister:inst_slaveregister|i5388~1693 at LC6_6_Q1
--operation mode is normal

M1L109 = M1_LC_ctrl_local.lc_cable_length_up[2][1] & M1_LC_ctrl_local.lc_pre_window[1] & !JF1L53Q # !M1_LC_ctrl_local.lc_cable_length_up[2][1] & (M1_LC_ctrl_local.lc_pre_window[1] # JF1L53Q);


--M1_LC_ctrl_local.lc_cable_length_down[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][1] at LC4_7_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out = !VF1_MASTERHWDATA[17];
M1_LC_ctrl_local.lc_cable_length_down[2][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L209 is slaveregister:inst_slaveregister|i5388~1694 at LC3_1_Q1
--operation mode is normal

M1L209 = !M1_LC_ctrl_local.lc_cable_length_down[2][1] & M1L013 & M1L887 & !M1_i1155;


--M1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17] at LC7_4_P1
--operation mode is normal

M1_CS_ctrl_local.CS_time[17]_lut_out = VF1_MASTERHWDATA[17];
M1_CS_ctrl_local.CS_time[17] = DFFE(M1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1] at LC10_4_P1
--operation mode is normal

M1_CS_ctrl_local.CS_offset[1]_lut_out = VF1_MASTERHWDATA[17];
M1_CS_ctrl_local.CS_offset[1] = DFFE(M1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L309 is slaveregister:inst_slaveregister|i5388~1695 at LC9_4_P1
--operation mode is normal

M1L309 = M1_CS_ctrl_local.CS_offset[1] & (M1_CS_ctrl_local.CS_time[17] # !JF1L53Q) # !M1_CS_ctrl_local.CS_offset[1] & JF1L53Q & M1_CS_ctrl_local.CS_time[17];


--M1L409 is slaveregister:inst_slaveregister|i5388~1696 at LC3_3_P1
--operation mode is normal

M1L409 = !JF1L63Q & !M1_i1169 & M1L309;


--M1L509 is slaveregister:inst_slaveregister|i5388~1697 at LC4_1_Q1
--operation mode is normal

M1L509 = M1_i952 & (M1L209 # M1L409) # !M1_i952 & M1L109;


--D1L52Q is calibration_sources:inst_calibration_sources|cs_flash_time[17]~reg0 at LC3_1_N1
--operation mode is normal

D1L52Q_lut_out = W74_sload_path[17];
D1L52Q = DFFE(D1L52Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L609 is slaveregister:inst_slaveregister|i5388~1698 at LC9_1_N1
--operation mode is normal

M1L609 = !M1_i1492 & M1_i1071 & M1_i952 & D1L52Q;


--M1L257 is slaveregister:inst_slaveregister|i5213~283 at LC1_3_L1
--operation mode is normal

M1L257 = M1_i1576 & (M1_i1169 # !JF1L63Q # !JF1L53Q);


--M1L258 is slaveregister:inst_slaveregister|i5386~1197 at LC7_3_B1
--operation mode is normal

M1L258 = M1_i952 & M1L257 & (M1_i1057 # !M1L887);


--K1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17] at LC9_9_G1
--operation mode is normal

K1_RM_rate_SPE[17]_lut_out = W54_q[17];
K1_RM_rate_SPE[17] = DFFE(K1_RM_rate_SPE[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1] at LC9_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[1]_lut_out = VF1_MASTERHWDATA[17];
M1_RM_ctrl_local.rm_rate_dead[1] = DFFE(M1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L709 is slaveregister:inst_slaveregister|i5388~1699 at LC3_8_G1
--operation mode is normal

M1L709 = M1_RM_ctrl_local.rm_rate_dead[1] & (K1_RM_rate_SPE[17] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_dead[1] & JF1L53Q & K1_RM_rate_SPE[17];


--M1L809 is slaveregister:inst_slaveregister|i5388~1700 at LC8_9_B1
--operation mode is normal

M1L809 = M1L323 & !M1_i1632 & !JF1L63Q & M1L709;


--M1_i1840 is slaveregister:inst_slaveregister|i1840 at LC5_7_L1
--operation mode is normal

M1_i1840 = JF1L93Q # !M1L887 # !M1L433 # !M1L323;


--M1L656 is slaveregister:inst_slaveregister|i5152~239 at LC7_7_G1
--operation mode is normal

M1L656 = !JF1L73Q & JF1L83Q & !JF1L63Q & !M1_i1632;


--K1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17] at LC3_13_S1
--operation mode is normal

K1_RM_sn_data[17]_lut_out = K1_RM_sn_data_int[17];
K1_RM_sn_data[17] = DFFE(K1_RM_sn_data[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1] at LC4_16_V1
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[1]_lut_out = VF1_MASTERHWDATA[17];
M1_RM_ctrl_local.rm_sn_dead[1] = DFFE(M1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L7141);


--M1L909 is slaveregister:inst_slaveregister|i5388~1701 at LC5_14_S1
--operation mode is normal

M1L909 = JF1L53Q & K1_RM_sn_data[17] # !JF1L53Q & M1_RM_ctrl_local.rm_sn_dead[1];


--M1L019 is slaveregister:inst_slaveregister|i5388~1702 at LC9_9_B1
--operation mode is normal

M1L019 = M1L809 # M1L656 & M1L909 & M1_i1840;


--K1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17] at LC6_9_B1
--operation mode is normal

K1_RM_rate_MPE[17]_lut_out = W44_q[17];
K1_RM_rate_MPE[17] = DFFE(K1_RM_rate_MPE[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L119 is slaveregister:inst_slaveregister|i5388~1703 at LC7_8_B1
--operation mode is normal

M1L119 = M1L019 # M1_i1653 & K1_RM_rate_MPE[17] & !M1_i1840;


--M1L543 is slaveregister:inst_slaveregister|i3153~15 at LC3_12_C1
--operation mode is normal

M1L543 = !JF1L53Q & JF1L83Q & !M1_i2418 & M1L753;


--M1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17] at LC9_12_B1
--operation mode is normal

M1_COMM_ctrl_local.id[17]_lut_out = VF1_MASTERHWDATA[17];
M1_COMM_ctrl_local.id[17] = DFFE(M1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L134 is slaveregister:inst_slaveregister|i4973~96 at LC8_12_C1
--operation mode is normal

M1L134 = M1L65 & (JF1L53Q # M1_i2432);

--M1L634 is slaveregister:inst_slaveregister|i4973~112 at LC8_12_C1
--operation mode is normal

M1L634 = M1L65 & (JF1L53Q # M1_i2432);


--M1L7521 is slaveregister:inst_slaveregister|i14778~13 at LC5_11_C1
--operation mode is normal

M1L7521 = M1L753 & !JF1L53Q & !JF1L83Q & !M1_i2418;


--M1L234 is slaveregister:inst_slaveregister|i4973~97 at LC5_12_C1
--operation mode is normal

M1L234 = M1_i3062 & M1L434 & !M1L7521 & M1L134;

--M1L834 is slaveregister:inst_slaveregister|i4973~114 at LC5_12_C1
--operation mode is normal

M1L834 = M1_i3062 & M1L434 & !M1L7521 & M1L134;


--M1L756 is slaveregister:inst_slaveregister|i5152~240 at LC7_7_B1
--operation mode is normal

M1L756 = M1_i1917 & M1_i1653 & M1_i1840 & M1L234;

--M1L366 is slaveregister:inst_slaveregister|i5152~252 at LC7_7_B1
--operation mode is normal

M1L366 = M1_i1917 & M1_i1653 & M1_i1840 & M1L234;


--M1L219 is slaveregister:inst_slaveregister|i5388~1704 at LC2_13_B1
--operation mode is normal

M1L219 = M1L119 # M1L756 & M1L543 & M1_COMM_ctrl_local.id[17];


--M1L799 is slaveregister:inst_slaveregister|i5453~291 at LC3_5_C1
--operation mode is normal

M1L799 = M1_i1840 & M1L434 & M1L534 & M1_i1917;


--M1L358 is slaveregister:inst_slaveregister|i5386~1198 at LC6_4_F1
--operation mode is normal

M1L358 = M1_i3263 & (JF1L73Q # JF1L63Q # M1_i3530);


--M1_COMPR_ctrl_local.ATWDb3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[1] at LC5_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out = VF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDb3thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[1] at LC3_11_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out = VF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDb1thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L319 is slaveregister:inst_slaveregister|i5388~1705 at LC4_4_E1
--operation mode is normal

M1L319 = M1_COMPR_ctrl_local.ATWDb1thres[1] & (M1_COMPR_ctrl_local.ATWDb3thres[1] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDb1thres[1] & JF1L53Q & M1_COMPR_ctrl_local.ATWDb3thres[1];


--M1L419 is slaveregister:inst_slaveregister|i5388~1706 at LC3_4_E1
--operation mode is normal

M1L419 = M1L313 & !M1L253 & M1L753 & M1L319;


--M1L519 is slaveregister:inst_slaveregister|i5388~1707 at LC9_4_E1
--operation mode is normal

M1L519 = M1L419 # M1L363 & (W5_sload_path[17] # !JF1L53Q);


--M1_COMPR_ctrl_local.ATWDa3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[1] at LC5_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out = VF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDa3thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[1] at LC4_9_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out = VF1_MASTERHWDATA[17];
M1_COMPR_ctrl_local.ATWDa1thres[1] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L619 is slaveregister:inst_slaveregister|i5388~1708 at LC8_1_J1
--operation mode is normal

M1L619 = JF1L53Q & M1_COMPR_ctrl_local.ATWDa3thres[1] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa1thres[1];


--M1L719 is slaveregister:inst_slaveregister|i5388~1709 at LC8_4_E1
--operation mode is normal

M1L719 = M1_i3537 & M1L519 # !M1_i3537 & (JF1L63Q & M1L619 # !JF1L63Q & M1L519);


--M1L819 is slaveregister:inst_slaveregister|i5388~1710 at LC2_3_E1
--operation mode is normal

M1L819 = M1L358 & M1_i1653 & M1L799 & M1L719;


--M1L919 is slaveregister:inst_slaveregister|i5388~1711 at LC8_1_N1
--operation mode is normal

M1L919 = M1L609 # M1L258 & (M1L819 # M1L219);


--M1L789 is slaveregister:inst_slaveregister|i5452~17 at LC6_1_N1
--operation mode is normal

M1L789 = M1_i763 & (M1L509 # M1L4801 & M1L919);


--M1L889 is slaveregister:inst_slaveregister|i5452~18 at LC7_1_N1
--operation mode is normal

M1L889 = !M1_i1155 & M1L403 & !JF1L53Q & W74_sload_path[17];


--M1L8411 is slaveregister:inst_slaveregister|i5635~620 at LC3_3_G1
--operation mode is normal

M1L8411 = M1_i602 & M1_i426 & M1L7411;

--M1L1611 is slaveregister:inst_slaveregister|i5635~638 at LC3_3_G1
--operation mode is normal

M1L1611 = M1_i602 & M1_i426 & M1L7411;


--M1L3911 is slaveregister:inst_slaveregister|i5643~62 at LC3_1_B1
--operation mode is normal

M1L3911 = !JF1L53Q & M1L403 & !M1_i1155 & W74_sload_path[18];


--M1_LC_ctrl_local.lc_cable_length_up[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][2] at LC3_2_U1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out = VF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_cable_length_up[2][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_pre_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[2] at LC3_10_Q3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[2]_lut_out = VF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_pre_window[2] = DFFE(M1_LC_ctrl_local.lc_pre_window[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L288 is slaveregister:inst_slaveregister|i5387~1669 at LC4_15_S1
--operation mode is normal

M1L288 = M1_LC_ctrl_local.lc_pre_window[2] & (M1_LC_ctrl_local.lc_cable_length_up[2][2] # !JF1L53Q) # !M1_LC_ctrl_local.lc_pre_window[2] & M1_LC_ctrl_local.lc_cable_length_up[2][2] & JF1L53Q;


--M1_LC_ctrl_local.lc_cable_length_down[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][2] at LC2_11_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out = VF1_MASTERHWDATA[18];
M1_LC_ctrl_local.lc_cable_length_down[2][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L388 is slaveregister:inst_slaveregister|i5387~1670 at LC6_13_S1
--operation mode is normal

M1L388 = !M1_i1155 & M1_LC_ctrl_local.lc_cable_length_down[2][2] & M1L013 & M1L887;


--M1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18] at LC3_15_S1
--operation mode is normal

M1_CS_ctrl_local.CS_time[18]_lut_out = VF1_MASTERHWDATA[18];
M1_CS_ctrl_local.CS_time[18] = DFFE(M1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2] at LC5_13_S1
--operation mode is normal

M1_CS_ctrl_local.CS_offset[2]_lut_out = VF1_MASTERHWDATA[18];
M1_CS_ctrl_local.CS_offset[2] = DFFE(M1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L488 is slaveregister:inst_slaveregister|i5387~1671 at LC9_15_S1
--operation mode is normal

M1L488 = M1_CS_ctrl_local.CS_time[18] & (JF1L53Q # M1_CS_ctrl_local.CS_offset[2]) # !M1_CS_ctrl_local.CS_time[18] & !JF1L53Q & M1_CS_ctrl_local.CS_offset[2];


--M1L588 is slaveregister:inst_slaveregister|i5387~1672 at LC3_14_S1
--operation mode is normal

M1L588 = !M1_i1169 & !JF1L63Q & M1L488;


--M1L688 is slaveregister:inst_slaveregister|i5387~1673 at LC7_14_S1
--operation mode is normal

M1L688 = M1_i952 & (M1L388 # M1L588) # !M1_i952 & M1L288;


--M1L4911 is slaveregister:inst_slaveregister|i5643~63 at LC9_1_B1
--operation mode is normal

M1L4911 = M1L3911 # M1_i763 & (M1L009 # M1L688);


--M1_i433 is slaveregister:inst_slaveregister|i433 at LC9_1_P1
--operation mode is normal

M1_i433 = JF1L53Q # M1_i306 # !M1L992 # !JF1L83Q;


--M1L5911 is slaveregister:inst_slaveregister|i5643~64 at LC4_3_B1
--operation mode is normal

M1L5911 = M1_i433 & JF1L53Q & M1L7411 & !M1_i426;


--M1L1911 is slaveregister:inst_slaveregister|i5642~22 at LC6_3_B1
--operation mode is normal

M1L1911 = M1L403 & !JF1L53Q & !M1_i1155 & W74_sload_path[19];


--M1L458 is slaveregister:inst_slaveregister|i5386~1199 at LC10_3_B1
--operation mode is normal

M1L458 = M1_i1169 & (M1_i1057 # JF1L63Q & JF1L53Q) # !M1_i1169 & JF1L63Q & JF1L53Q;


--D1L72Q is calibration_sources:inst_calibration_sources|cs_flash_time[19]~reg0 at LC9_3_B1
--operation mode is normal

D1L72Q_lut_out = W74_sload_path[19];
D1L72Q = DFFE(D1L72Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L558 is slaveregister:inst_slaveregister|i5386~1200 at LC8_3_B1
--operation mode is normal

M1L558 = !M1_i1169 & JF1L63Q & JF1L53Q & D1L72Q;


--K1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19] at LC2_12_B2
--operation mode is normal

K1_RM_rate_MPE[19]_lut_out = W44_q[19];
K1_RM_rate_MPE[19] = DFFE(K1_RM_rate_MPE[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L658 is slaveregister:inst_slaveregister|i5386~1201 at LC3_2_B1
--operation mode is normal

M1L658 = M1L458 & (M1L558 # K1_RM_rate_MPE[19] & M1L647);


--M1L897 is slaveregister:inst_slaveregister|i5377~1049 at LC4_1_B1
--operation mode is normal

M1L897 = M1L1011 & (M1_i1155 # JF1L73Q # !JF1L83Q);


--M1L758 is slaveregister:inst_slaveregister|i5386~1202 at LC5_3_B1
--operation mode is normal

M1L758 = M1L083 & W5_sload_path[19] & (M1_i3537 # !JF1L63Q);


--M1L858 is slaveregister:inst_slaveregister|i5386~1203 at LC1_2_B1
--operation mode is normal

M1L858 = M1L658 # M1L897 & M1L758 & M1L234;


--M1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19] at LC10_13_M1
--operation mode is normal

M1_COMM_ctrl_local.id[19]_lut_out = VF1_MASTERHWDATA[19];
M1_COMM_ctrl_local.id[19] = DFFE(M1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L958 is slaveregister:inst_slaveregister|i5386~1204 at LC5_5_F1
--operation mode is normal

M1L958 = !M1_i3263 & M1_COMM_ctrl_local.id[19] & !JF1L53Q & M1_i1169;


--M1L068 is slaveregister:inst_slaveregister|i5386~1205 at LC6_5_F1
--operation mode is normal

M1L068 = M1_i3263 & (JF1L63Q # M1_i1169 & M1_i3537);


--M1_COMPR_ctrl_local.ATWDa3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[3] at LC1_7_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out = VF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDa3thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDb3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[3] at LC9_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out = VF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDb3thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L168 is slaveregister:inst_slaveregister|i5386~1206 at LC1_6_F1
--operation mode is normal

M1L168 = M1L984 & M1_COMPR_ctrl_local.ATWDa3thres[3] # !M1L984 & !M1_i3752 & M1_COMPR_ctrl_local.ATWDb3thres[3];


--M1L268 is slaveregister:inst_slaveregister|i5386~1207 at LC10_5_F1
--operation mode is normal

M1L268 = M1L958 # JF1L53Q & M1L068 & M1L168;


--M1L368 is slaveregister:inst_slaveregister|i5386~1208 at LC9_5_F1
--operation mode is normal

M1L368 = M1_i1169 & M1_i3263 & (JF1L63Q # M1_i3537);


--M1_COMPR_ctrl_local.ATWDa1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[3] at LC5_9_G1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out = VF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDa1thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1_COMPR_ctrl_local.ATWDb1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[3] at LC9_11_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out = VF1_MASTERHWDATA[19];
M1_COMPR_ctrl_local.ATWDb1thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L468 is slaveregister:inst_slaveregister|i5386~1209 at LC3_1_F1
--operation mode is normal

M1L468 = M1_COMPR_ctrl_local.ATWDb1thres[3] & !M1L253 & M1L753 & M1L313;


--M1L568 is slaveregister:inst_slaveregister|i5386~1210 at LC8_5_F1
--operation mode is normal

M1L568 = M1L984 & M1_COMPR_ctrl_local.ATWDa1thres[3] # !M1L984 & (M1L363 # M1L468);


--M1L668 is slaveregister:inst_slaveregister|i5386~1211 at LC1_5_F1
--operation mode is normal

M1L668 = M1L268 # M1L368 & !JF1L53Q & M1L568;


--M1L768 is slaveregister:inst_slaveregister|i5386~1212 at LC2_2_B1
--operation mode is normal

M1L768 = M1L858 # M1L668 & M1L258 & M1L756;


--M1_LC_ctrl_local.lc_cable_length_up[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][3] at LC8_16_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out = VF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_cable_length_up[2][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_pre_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[3] at LC3_15_Q3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[3]_lut_out = VF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_pre_window[3] = DFFE(M1_LC_ctrl_local.lc_pre_window[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L868 is slaveregister:inst_slaveregister|i5386~1213 at LC1_15_Q1
--operation mode is normal

M1L868 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[2][3] # !JF1L53Q & M1_LC_ctrl_local.lc_pre_window[3];


--M1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19] at LC9_5_P1
--operation mode is normal

M1_CS_ctrl_local.CS_time[19]_lut_out = VF1_MASTERHWDATA[19];
M1_CS_ctrl_local.CS_time[19] = DFFE(M1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L968 is slaveregister:inst_slaveregister|i5386~1214 at LC3_4_P1
--operation mode is normal

M1L968 = !JF1L63Q & M1_CS_ctrl_local.CS_time[19] & JF1L53Q;


--M1L078 is slaveregister:inst_slaveregister|i5386~1215 at LC3_16_Q1
--operation mode is normal

M1L078 = M1_i952 & !M1_i1169 & M1L968 # !M1_i952 & M1L868;


--M1_LC_ctrl_local.lc_cable_length_down[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][3] at LC10_11_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out = VF1_MASTERHWDATA[19];
M1_LC_ctrl_local.lc_cable_length_down[2][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L178 is slaveregister:inst_slaveregister|i5386~1216 at LC6_1_Q1
--operation mode is normal

M1L178 = M1L887 & M1L013 & M1_LC_ctrl_local.lc_cable_length_down[2][3] & !M1_i1155;


--M1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3] at LC6_14_Q2
--operation mode is normal

M1_CS_ctrl_local.CS_offset[3]_lut_out = VF1_MASTERHWDATA[19];
M1_CS_ctrl_local.CS_offset[3] = DFFE(M1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L278 is slaveregister:inst_slaveregister|i5386~1217 at LC9_16_Q1
--operation mode is normal

M1L278 = !JF1L63Q & !M1_i1169 & !JF1L53Q & M1_CS_ctrl_local.CS_offset[3];


--M1L378 is slaveregister:inst_slaveregister|i5386~1218 at LC5_16_Q1
--operation mode is normal

M1L378 = M1L078 # M1_i952 & (M1L278 # M1L178);


--M1L3211 is slaveregister:inst_slaveregister|i5632~768 at LC6_13_B1
--operation mode is normal

M1L3211 = M1_i952 & M1_i1071 & M1_i1169 & M1_i1576;

--M1L2311 is slaveregister:inst_slaveregister|i5632~784 at LC6_13_B1
--operation mode is normal

M1L2311 = M1_i952 & M1_i1071 & M1_i1169 & M1_i1576;


--K1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19] at LC10_9_G1
--operation mode is normal

K1_RM_rate_SPE[19]_lut_out = W54_q[19];
K1_RM_rate_SPE[19] = DFFE(K1_RM_rate_SPE[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3] at LC10_13_P2
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[3]_lut_out = VF1_MASTERHWDATA[19];
M1_RM_ctrl_local.rm_rate_dead[3] = DFFE(M1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L478 is slaveregister:inst_slaveregister|i5386~1219 at LC5_8_G1
--operation mode is normal

M1L478 = K1_RM_rate_SPE[19] & (JF1L53Q # M1_RM_ctrl_local.rm_rate_dead[3]) # !K1_RM_rate_SPE[19] & !JF1L53Q & M1_RM_ctrl_local.rm_rate_dead[3];


--M1L578 is slaveregister:inst_slaveregister|i5386~1220 at LC9_11_B1
--operation mode is normal

M1L578 = M1L378 # M1L478 & !M1_i1653 & M1L3211;


--M1L678 is slaveregister:inst_slaveregister|i5386~1221 at LC7_12_B1
--operation mode is normal

M1L678 = M1_i1653 & M1L3211 & (M1_i1646 # !M1L887);


--K1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19] at LC3_10_B1
--operation mode is normal

K1_RM_sn_data[19]_lut_out = K1_RM_sn_data_int[19];
K1_RM_sn_data[19] = DFFE(K1_RM_sn_data[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L778 is slaveregister:inst_slaveregister|i5386~1222 at LC7_10_B1
--operation mode is normal

M1L778 = JF1L53Q & K1_RM_sn_data[19] & !M1_i1632 & M1L823;


--M1L878 is slaveregister:inst_slaveregister|i5386~1223 at LC7_11_B1
--operation mode is normal

M1L878 = M1L578 # M1L678 & (M1L188 # M1L778);


--M1L2911 is slaveregister:inst_slaveregister|i5642~23 at LC9_2_B1
--operation mode is normal

M1L2911 = M1L1911 # M1_i763 & (M1L878 # M1L768);


--M1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0] at LC7_14_P1
--operation mode is normal

M1_DAQ_ctrl_local.LBM_mode[0]_lut_out = VF1_MASTERHWDATA[20];
M1_DAQ_ctrl_local.LBM_mode[0] = DFFE(M1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L0911 is slaveregister:inst_slaveregister|i5641~54 at LC7_7_N1
--operation mode is normal

M1L0911 = M1_DAQ_ctrl_local.LBM_mode[0] & (M1L8421 # HE1_start_address[22] & M1L7911) # !M1_DAQ_ctrl_local.LBM_mode[0] & HE1_start_address[22] & M1L7911;


--M1_LC_ctrl_local.lc_pre_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[4] at LC8_16_U3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[4]_lut_out = VF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_pre_window[4] = DFFE(M1_LC_ctrl_local.lc_pre_window[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L869 is slaveregister:inst_slaveregister|i5449~1122 at LC3_6_V1
--operation mode is normal

M1L869 = !M1_i1155 & M1L013 & M1_LC_ctrl_local.lc_pre_window[4] & !JF1L63Q;


--M1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4] at LC3_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[4]_lut_out = VF1_MASTERHWDATA[20];
M1_RM_ctrl_local.rm_rate_dead[4] = DFFE(M1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L969 is slaveregister:inst_slaveregister|i5449~1123 at LC10_6_V1
--operation mode is normal

M1L969 = M1L869 # M1L3211 & M1_RM_ctrl_local.rm_rate_dead[4] & !M1_i1653;


--M1L079 is slaveregister:inst_slaveregister|i5449~1124 at LC7_8_N1
--operation mode is normal

M1L079 = !JF1L53Q & (M1_i763 & M1L969 # !M1_i763 & W74_sload_path[20]);


--M1L179 is slaveregister:inst_slaveregister|i5449~1125 at LC4_4_M1
--operation mode is normal

M1L179 = M1L3211 & (JF1L83Q # M1_i1155 # !M1L992);


--M1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20] at LC10_15_M1
--operation mode is normal

M1_COMM_ctrl_local.id[20]_lut_out = VF1_MASTERHWDATA[20];
M1_COMM_ctrl_local.id[20] = DFFE(M1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L279 is slaveregister:inst_slaveregister|i5449~1126 at LC5_1_M1
--operation mode is normal

M1L279 = !M1_i3263 & M1_COMM_ctrl_local.id[20] & !JF1L53Q;


--M1_COMPR_ctrl_local.ATWDb3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[4] at LC10_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out = VF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDb3thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[4] at LC7_14_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out = VF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDb1thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L379 is slaveregister:inst_slaveregister|i5449~1127 at LC6_1_E1
--operation mode is normal

M1L379 = JF1L53Q & M1_COMPR_ctrl_local.ATWDb3thres[4] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDb1thres[4];


--M1L479 is slaveregister:inst_slaveregister|i5449~1128 at LC10_1_M1
--operation mode is normal

M1L479 = !M1L253 & M1L753 & M1L313 & M1L379;


--M1L579 is slaveregister:inst_slaveregister|i5449~1129 at LC8_1_M1
--operation mode is normal

M1L579 = !M1L984 & (M1L479 # W5_sload_path[20] & M1L769);


--M1_COMPR_ctrl_local.ATWDa3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[4] at LC9_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out = VF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDa3thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[4] at LC3_6_D1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out = VF1_MASTERHWDATA[20];
M1_COMPR_ctrl_local.ATWDa1thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L679 is slaveregister:inst_slaveregister|i5449~1130 at LC3_1_M1
--operation mode is normal

M1L679 = M1L984 & (JF1L53Q & M1_COMPR_ctrl_local.ATWDa3thres[4] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa1thres[4]);


--M1L779 is slaveregister:inst_slaveregister|i5449~1131 at LC2_1_M1
--operation mode is normal

M1L779 = M1L279 # M1L358 & (M1L579 # M1L679);


--M1L879 is slaveregister:inst_slaveregister|i5449~1132 at LC2_8_N1
--operation mode is normal

M1L879 = M1L079 # M1L779 & M1L756 & M1L179;


--K1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20] at LC9_13_B2
--operation mode is normal

K1_RM_rate_MPE[20]_lut_out = W44_q[20];
K1_RM_rate_MPE[20] = DFFE(K1_RM_rate_MPE[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L979 is slaveregister:inst_slaveregister|i5449~1133 at LC7_14_B1
--operation mode is normal

M1L979 = M1L3211 & K1_RM_rate_MPE[20] & M1_i763 & M1L556;


--M1_LC_ctrl_local.lc_cable_length_down[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][4] at LC8_7_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out = VF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_cable_length_down[2][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L089 is slaveregister:inst_slaveregister|i5449~1134 at LC4_8_N1
--operation mode is normal

M1L089 = M1_i952 & M1_LC_ctrl_local.lc_cable_length_down[2][4] & M1_i763 & !M1_i1071;


--M1L139 is slaveregister:inst_slaveregister|i5447~1383 at LC2_12_P1
--operation mode is normal

M1L139 = JF1L53Q & (JF1L14Q # !M1L313 # !M1L403);

--M1L949 is slaveregister:inst_slaveregister|i5447~1411 at LC2_12_P1
--operation mode is normal

M1L949 = JF1L53Q & (JF1L14Q # !M1L313 # !M1L403);


--M1_LC_ctrl_local.lc_cable_length_up[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][4] at LC9_6_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out = VF1_MASTERHWDATA[20];
M1_LC_ctrl_local.lc_cable_length_up[2][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--K1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20] at LC5_9_G2
--operation mode is normal

K1_RM_rate_SPE[20]_lut_out = W54_q[20];
K1_RM_rate_SPE[20] = DFFE(K1_RM_rate_SPE[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L189 is slaveregister:inst_slaveregister|i5449~1135 at LC8_9_N1
--operation mode is normal

M1L189 = !M1_i1632 & M1L323 & !JF1L63Q & K1_RM_rate_SPE[20];


--K1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20] at LC5_9_N1
--operation mode is normal

K1_RM_sn_data[20]_lut_out = K1_RM_sn_data_int[20];
K1_RM_sn_data[20] = DFFE(K1_RM_sn_data[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L289 is slaveregister:inst_slaveregister|i5449~1136 at LC4_9_N1
--operation mode is normal

M1L289 = M1_i1169 & (M1L189 # M1L656 & K1_RM_sn_data[20]);


--D1L82Q is calibration_sources:inst_calibration_sources|cs_flash_time[20]~reg0 at LC9_2_Z1
--operation mode is normal

D1L82Q_lut_out = W74_sload_path[20];
D1L82Q = DFFE(D1L82Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20] at LC4_2_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[20]_lut_out = VF1_MASTERHWDATA[20];
M1_CS_ctrl_local.CS_time[20] = DFFE(M1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L389 is slaveregister:inst_slaveregister|i5449~1137 at LC6_2_Z1
--operation mode is normal

M1L389 = !M1_i1169 & (JF1L63Q & D1L82Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[20]);


--M1L489 is slaveregister:inst_slaveregister|i5449~1138 at LC6_8_N1
--operation mode is normal

M1L489 = M1_i952 & (M1L289 # M1L389) # !M1_i952 & M1_LC_ctrl_local.lc_cable_length_up[2][4];


--M1L589 is slaveregister:inst_slaveregister|i5449~1139 at LC10_8_N1
--operation mode is normal

M1L589 = M1L089 # M1L979 # M1L139 & M1L489;


--M1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1] at LC9_14_P1
--operation mode is normal

M1_DAQ_ctrl_local.LBM_mode[1]_lut_out = VF1_MASTERHWDATA[21];
M1_DAQ_ctrl_local.LBM_mode[1] = DFFE(M1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1L9811 is slaveregister:inst_slaveregister|i5640~54 at LC3_8_N1
--operation mode is normal

M1L9811 = M1L8421 & (M1_DAQ_ctrl_local.LBM_mode[1] # HE1_start_address[23] & M1L7911) # !M1L8421 & HE1_start_address[23] & M1L7911;


--M1_LC_ctrl_local.lc_pre_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[5] at LC4_16_U3
--operation mode is normal

M1_LC_ctrl_local.lc_pre_window[5]_lut_out = VF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_pre_window[5] = DFFE(M1_LC_ctrl_local.lc_pre_window[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L059 is slaveregister:inst_slaveregister|i5448~1113 at LC3_4_M1
--operation mode is normal

M1L059 = !M1_i1155 & M1L013 & !JF1L63Q & M1_LC_ctrl_local.lc_pre_window[5];


--M1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5] at LC9_16_P1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[5]_lut_out = VF1_MASTERHWDATA[21];
M1_RM_ctrl_local.rm_rate_dead[5] = DFFE(M1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L159 is slaveregister:inst_slaveregister|i5448~1114 at LC9_4_M1
--operation mode is normal

M1L159 = M1L059 # M1L3211 & !M1_i1653 & M1_RM_ctrl_local.rm_rate_dead[5];


--M1L259 is slaveregister:inst_slaveregister|i5448~1115 at LC2_4_M1
--operation mode is normal

M1L259 = !JF1L53Q & (M1_i763 & M1L159 # !M1_i763 & W74_sload_path[21]);


--M1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21] at LC5_5_M1
--operation mode is normal

M1_COMM_ctrl_local.id[21]_lut_out = VF1_MASTERHWDATA[21];
M1_COMM_ctrl_local.id[21] = DFFE(M1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L359 is slaveregister:inst_slaveregister|i5448~1116 at LC10_4_M1
--operation mode is normal

M1L359 = M1_COMM_ctrl_local.id[21] & !JF1L53Q & !M1_i3263;


--M1_COMPR_ctrl_local.ATWDb3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[5] at LC10_5_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out = VF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDb3thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[5] at LC1_11_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out = VF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDb1thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L459 is slaveregister:inst_slaveregister|i5448~1117 at LC3_1_E1
--operation mode is normal

M1L459 = JF1L53Q & M1_COMPR_ctrl_local.ATWDb3thres[5] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDb1thres[5];


--M1L559 is slaveregister:inst_slaveregister|i5448~1118 at LC5_1_E1
--operation mode is normal

M1L559 = M1L459 & M1L753 & !M1L253 & M1L313;


--M1L659 is slaveregister:inst_slaveregister|i5448~1119 at LC7_5_M1
--operation mode is normal

M1L659 = !M1L984 & (M1L559 # M1L769 & W5_sload_path[21]);


--M1_COMPR_ctrl_local.ATWDa3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[5] at LC10_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out = VF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDa3thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[5] at LC7_11_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out = VF1_MASTERHWDATA[21];
M1_COMPR_ctrl_local.ATWDa1thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L759 is slaveregister:inst_slaveregister|i5448~1120 at LC4_11_J1
--operation mode is normal

M1L759 = M1L984 & (JF1L53Q & M1_COMPR_ctrl_local.ATWDa3thres[5] # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa1thres[5]);


--M1L859 is slaveregister:inst_slaveregister|i5448~1121 at LC8_4_M1
--operation mode is normal

M1L859 = M1L359 # M1L358 & (M1L759 # M1L659);


--M1L959 is slaveregister:inst_slaveregister|i5448~1122 at LC2_3_M1
--operation mode is normal

M1L959 = M1L259 # M1L756 & M1L859 & M1L179;


--K1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21] at LC4_6_B2
--operation mode is normal

K1_RM_rate_MPE[21]_lut_out = W44_q[21];
K1_RM_rate_MPE[21] = DFFE(K1_RM_rate_MPE[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L069 is slaveregister:inst_slaveregister|i5448~1123 at LC5_7_B1
--operation mode is normal

M1L069 = M1L3211 & K1_RM_rate_MPE[21] & M1_i763 & M1L556;


--M1_LC_ctrl_local.lc_cable_length_down[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][5] at LC4_8_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out = VF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_cable_length_down[2][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L169 is slaveregister:inst_slaveregister|i5448~1124 at LC7_2_N1
--operation mode is normal

M1L169 = !M1_i1071 & M1_LC_ctrl_local.lc_cable_length_down[2][5] & M1_i952 & M1_i763;


--M1_LC_ctrl_local.lc_cable_length_up[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][5] at LC6_9_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out = VF1_MASTERHWDATA[21];
M1_LC_ctrl_local.lc_cable_length_up[2][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--K1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21] at LC6_9_G2
--operation mode is normal

K1_RM_rate_SPE[21]_lut_out = W54_q[21];
K1_RM_rate_SPE[21] = DFFE(K1_RM_rate_SPE[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L269 is slaveregister:inst_slaveregister|i5448~1125 at LC10_9_N1
--operation mode is normal

M1L269 = !M1_i1632 & M1L323 & !JF1L63Q & K1_RM_rate_SPE[21];


--K1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21] at LC7_9_N1
--operation mode is normal

K1_RM_sn_data[21]_lut_out = K1_RM_sn_data_int[21];
K1_RM_sn_data[21] = DFFE(K1_RM_sn_data[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L369 is slaveregister:inst_slaveregister|i5448~1126 at LC9_9_N1
--operation mode is normal

M1L369 = M1_i1169 & (M1L269 # M1L656 & K1_RM_sn_data[21]);


--D1L92Q is calibration_sources:inst_calibration_sources|cs_flash_time[21]~reg0 at LC9_2_N1
--operation mode is normal

D1L92Q_lut_out = W74_sload_path[21];
D1L92Q = DFFE(D1L92Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21] at LC6_5_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[21]_lut_out = VF1_MASTERHWDATA[21];
M1_CS_ctrl_local.CS_time[21] = DFFE(M1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L469 is slaveregister:inst_slaveregister|i5448~1127 at LC3_2_N1
--operation mode is normal

M1L469 = !M1_i1169 & (JF1L63Q & D1L92Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[21]);


--M1L569 is slaveregister:inst_slaveregister|i5448~1128 at LC10_2_N1
--operation mode is normal

M1L569 = M1_i952 & (M1L369 # M1L469) # !M1_i952 & M1_LC_ctrl_local.lc_cable_length_up[2][5];


--M1L669 is slaveregister:inst_slaveregister|i5448~1129 at LC5_2_N1
--operation mode is normal

M1L669 = M1L069 # M1L169 # M1L569 & M1L139;


--D1L13Q is calibration_sources:inst_calibration_sources|cs_flash_time[23]~reg0 at LC3_9_P1
--operation mode is normal

D1L13Q_lut_out = W74_sload_path[23];
D1L13Q = DFFE(D1L13Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23] at LC8_8_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[23]_lut_out = VF1_MASTERHWDATA[23];
M1_CS_ctrl_local.CS_time[23] = DFFE(M1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L6611 is slaveregister:inst_slaveregister|i5638~368 at LC10_9_P1
--operation mode is normal

M1L6611 = M1_CS_ctrl_local.CS_time[23] & (D1L13Q # !JF1L63Q) # !M1_CS_ctrl_local.CS_time[23] & JF1L63Q & D1L13Q;


--M1L7611 is slaveregister:inst_slaveregister|i5638~369 at LC7_9_P1
--operation mode is normal

M1L7611 = M1L6811 # !M1_i1169 & JF1L53Q & M1L6611;


--M1L8611 is slaveregister:inst_slaveregister|i5638~370 at LC1_9_P1
--operation mode is normal

M1L8611 = M1L5811 # M1L7611;


--M1L9611 is slaveregister:inst_slaveregister|i5638~371 at LC7_5_F1
--operation mode is normal

M1L9611 = W5_sload_path[23] & M1_i3752 & M1L393 & !M1L984;


--M1_COMPR_ctrl_local.ATWDa3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[7] at LC7_6_F1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out = VF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDa3thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDb3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[7] at LC6_6_F1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out = VF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDb3thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L0711 is slaveregister:inst_slaveregister|i5638~372 at LC2_5_F1
--operation mode is normal

M1L0711 = M1L984 & M1_COMPR_ctrl_local.ATWDa3thres[7] # !M1L984 & !M1_i3752 & M1_COMPR_ctrl_local.ATWDb3thres[7];


--M1L1711 is slaveregister:inst_slaveregister|i5638~373 at LC3_5_F1
--operation mode is normal

M1L1711 = M1L368 & (M1L9611 # JF1L53Q & M1L0711);


--M1L2711 is slaveregister:inst_slaveregister|i5638~374 at LC4_5_F1
--operation mode is normal

M1L2711 = M1_i1576 & (M1L7811 # M1L1711);


--M1L3711 is slaveregister:inst_slaveregister|i5638~375 at LC9_9_P1
--operation mode is normal

M1L3711 = M1L4811 & (M1L8611 # M1L2711 & M1L756);


--M1L4711 is slaveregister:inst_slaveregister|i5638~376 at LC8_9_P1
--operation mode is normal

M1L4711 = !JF1L53Q & !M1_i763 & M1_i602 & W74_sload_path[23];


--HE1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25] at LC5_6_N3
--operation mode is normal

HE1_start_address[25]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L04 # !HE1L973 & HE1L143);
HE1_start_address[25] = DFFE(HE1_start_address[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L5711 is slaveregister:inst_slaveregister|i5638~377 at LC2_9_P1
--operation mode is normal

M1L5711 = M1L4711 # HE1_start_address[25] & !M1_i426 & JF1L53Q;


--HE1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26] at LC1_1_N3
--operation mode is normal

HE1_start_address[26]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L93 # HE1L343 & !HE1L973);
HE1_start_address[26] = DFFE(HE1_start_address[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L4611 is slaveregister:inst_slaveregister|i5637~55 at LC10_6_N1
--operation mode is normal

M1L4611 = M1_i150 & M1_i38 & HE1_start_address[26] & M1L6421;


--M1_COMPR_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[0] at LC7_8_W1
--operation mode is normal

M1_COMPR_ctrl_local.COMPR_mode[0]_lut_out = VF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.COMPR_mode[0] = DFFE(M1_COMPR_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1_COMPR_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1] at LC8_4_Z1
--operation mode is normal

M1_COMPR_ctrl_local.COMPR_mode[1]_lut_out = VF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.COMPR_mode[1] = DFFE(M1_COMPR_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--HE1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27] at LC9_6_N3
--operation mode is normal

HE1_start_address[27]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L83 # !HE1L973 & HE1L543);
HE1_start_address[27] = DFFE(HE1_start_address[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L3611 is slaveregister:inst_slaveregister|i5636~54 at LC10_7_N1
--operation mode is normal

M1L3611 = HE1_start_address[27] & (M1L7911 # M1L8421 & M1_COMPR_ctrl_local.COMPR_mode[1]) # !HE1_start_address[27] & M1L8421 & M1_COMPR_ctrl_local.COMPR_mode[1];


--D1L33Q is calibration_sources:inst_calibration_sources|cs_flash_time[25]~reg0 at LC3_5_B1
--operation mode is normal

D1L33Q_lut_out = W74_sload_path[25];
D1L33Q = DFFE(D1L33Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--K1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25] at LC3_12_G2
--operation mode is normal

K1_RM_rate_SPE[25]_lut_out = W54_q[25];
K1_RM_rate_SPE[25] = DFFE(K1_RM_rate_SPE[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9] at LC2_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[9]_lut_out = VF1_MASTERHWDATA[25];
M1_RM_ctrl_local.rm_rate_dead[9] = DFFE(M1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L218 is slaveregister:inst_slaveregister|i5380~1200 at LC7_12_G2
--operation mode is normal

M1L218 = M1_RM_ctrl_local.rm_rate_dead[9] & (K1_RM_rate_SPE[25] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_dead[9] & JF1L53Q & K1_RM_rate_SPE[25];


--K1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25] at LC3_12_B1
--operation mode is normal

K1_RM_rate_MPE[25]_lut_out = W44_q[25];
K1_RM_rate_MPE[25] = DFFE(K1_RM_rate_MPE[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L318 is slaveregister:inst_slaveregister|i5380~1201 at LC6_12_B1
--operation mode is normal

M1L318 = M1L323 & K1_RM_rate_MPE[25] & !M1_i1632 & M1L887;


--K1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25] at LC3_11_L1
--operation mode is normal

K1_RM_sn_data[25]_lut_out = K1_RM_sn_data_int[25];
K1_RM_sn_data[25] = DFFE(K1_RM_sn_data[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L418 is slaveregister:inst_slaveregister|i5380~1202 at LC7_11_L1
--operation mode is normal

M1L418 = M1L823 & JF1L53Q & K1_RM_sn_data[25] & !M1_i1632;


--M1L518 is slaveregister:inst_slaveregister|i5380~1203 at LC1_5_B1
--operation mode is normal

M1L518 = M1_i1653 & (M1L418 # M1L318) # !M1_i1653 & M1L218;


--M1L618 is slaveregister:inst_slaveregister|i5380~1204 at LC5_4_B1
--operation mode is normal

M1L618 = JF1L63Q & JF1L53Q & !M1_i1169;


--M1L718 is slaveregister:inst_slaveregister|i5380~1205 at LC5_5_B1
--operation mode is normal

M1L718 = M1L618 & (D1L33Q # M1L518 & M1L3211) # !M1L618 & M1L518 & M1L3211;


--M1L818 is slaveregister:inst_slaveregister|i5380~1206 at LC9_4_B1
--operation mode is normal

M1L818 = M1L393 & W5_sload_path[25] & (M1_i3537 # !JF1L63Q);


--M1L918 is slaveregister:inst_slaveregister|i5380~1207 at LC10_5_B1
--operation mode is normal

M1L918 = M1L718 # M1L234 & M1L897 & M1L818;


--M1_LC_ctrl_local.lc_cable_length_up[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][1] at LC2_8_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out = VF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_cable_length_up[3][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_post_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[1] at LC6_10_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[1]_lut_out = VF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_post_window[1] = DFFE(M1_LC_ctrl_local.lc_post_window[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L028 is slaveregister:inst_slaveregister|i5380~1208 at LC7_10_Z1
--operation mode is normal

M1L028 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[3][1] # !JF1L53Q & M1_LC_ctrl_local.lc_post_window[1];


--M1_LC_ctrl_local.lc_cable_length_down[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][1] at LC10_9_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out = VF1_MASTERHWDATA[25];
M1_LC_ctrl_local.lc_cable_length_down[3][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L128 is slaveregister:inst_slaveregister|i5380~1209 at LC5_6_Q1
--operation mode is normal

M1L128 = M1_LC_ctrl_local.lc_cable_length_down[3][1] & M1L013 & M1L887 & !M1_i1155;


--M1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25] at LC4_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[25]_lut_out = VF1_MASTERHWDATA[25];
M1_CS_ctrl_local.CS_time[25] = DFFE(M1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1] at LC9_9_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_rate[1]_lut_out = VF1_MASTERHWDATA[25];
M1_CS_ctrl_local.CS_rate[1] = DFFE(M1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L228 is slaveregister:inst_slaveregister|i5380~1210 at LC6_10_Z1
--operation mode is normal

M1L228 = JF1L53Q & M1_CS_ctrl_local.CS_time[25] # !JF1L53Q & M1_CS_ctrl_local.CS_rate[1];


--M1L328 is slaveregister:inst_slaveregister|i5380~1211 at LC10_10_Z1
--operation mode is normal

M1L328 = !M1_i1169 & !JF1L63Q & M1L228;


--M1L428 is slaveregister:inst_slaveregister|i5380~1212 at LC5_9_Z1
--operation mode is normal

M1L428 = M1_i952 & (M1L128 # M1L328) # !M1_i952 & M1L028;


--M1L829 is slaveregister:inst_slaveregister|i5444~15 at LC7_5_B1
--operation mode is normal

M1L829 = M1_i763 & (M1L138 # M1L428 # M1L918);


--M1L929 is slaveregister:inst_slaveregister|i5444~16 at LC6_5_B1
--operation mode is normal

M1L929 = M1L403 & !JF1L53Q & !M1_i1155 & W74_sload_path[25];


--M1_LC_ctrl_local.lc_cable_length_up[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][2] at LC8_6_U1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out = !VF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_cable_length_up[3][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L9411 is slaveregister:inst_slaveregister|i5635~622 at LC8_13_S1
--operation mode is normal

M1L9411 = M1L013 & !JF1L63Q & !M1_LC_ctrl_local.lc_cable_length_up[3][2] & !M1_i1155;


--K1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26] at LC7_11_G2
--operation mode is normal

K1_RM_rate_SPE[26]_lut_out = W54_q[26];
K1_RM_rate_SPE[26] = DFFE(K1_RM_rate_SPE[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26] at LC1_11_S1
--operation mode is normal

K1_RM_sn_data[26]_lut_out = K1_RM_sn_data_int[26];
K1_RM_sn_data[26] = DFFE(K1_RM_sn_data[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L0511 is slaveregister:inst_slaveregister|i5635~623 at LC6_11_S1
--operation mode is normal

M1L0511 = M1_i1653 & K1_RM_sn_data[26] & !M1_i1917 # !M1_i1653 & K1_RM_rate_SPE[26];


--M1L1511 is slaveregister:inst_slaveregister|i5635~624 at LC3_10_S1
--operation mode is normal

M1L1511 = M1L139 & (M1L9411 # M1L6411 & M1L0511);


--M1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26] at LC10_15_S1
--operation mode is normal

M1_CS_ctrl_local.CS_time[26]_lut_out = VF1_MASTERHWDATA[26];
M1_CS_ctrl_local.CS_time[26] = DFFE(M1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2] at LC5_9_S1
--operation mode is normal

M1_CS_ctrl_local.CS_rate[2]_lut_out = VF1_MASTERHWDATA[26];
M1_CS_ctrl_local.CS_rate[2] = DFFE(M1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L2511 is slaveregister:inst_slaveregister|i5635~625 at LC7_10_S1
--operation mode is normal

M1L2511 = JF1L53Q & M1_CS_ctrl_local.CS_time[26] # !JF1L53Q & M1_CS_ctrl_local.CS_rate[2];


--M1_LC_ctrl_local.lc_post_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[2] at LC3_1_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[2]_lut_out = VF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_post_window[2] = DFFE(M1_LC_ctrl_local.lc_post_window[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L3511 is slaveregister:inst_slaveregister|i5635~626 at LC8_11_S1
--operation mode is normal

M1L3511 = M1_i763 & !M1_i952 & M1_LC_ctrl_local.lc_post_window[2] # !M1_i763 & W74_sload_path[26];


--M1L4511 is slaveregister:inst_slaveregister|i5635~627 at LC5_10_S1
--operation mode is normal

M1L4511 = JF1L53Q & M1L2511 & M1L8901 # !JF1L53Q & (M1L3511 # M1L2511 & M1L8901);


--M1_LC_ctrl_local.lc_cable_length_down[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][2] at LC2_9_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out = !VF1_MASTERHWDATA[26];
M1_LC_ctrl_local.lc_cable_length_down[3][2] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L5511 is slaveregister:inst_slaveregister|i5635~628 at LC10_10_S1
--operation mode is normal

M1L5511 = M1L1511 # M1L4511 # M1L2011 & !M1_LC_ctrl_local.lc_cable_length_down[3][2];


--K1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26] at LC8_15_B1
--operation mode is normal

K1_RM_rate_MPE[26]_lut_out = W44_q[26];
K1_RM_rate_MPE[26] = DFFE(K1_RM_rate_MPE[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--D1L43Q is calibration_sources:inst_calibration_sources|cs_flash_time[26]~reg0 at LC7_15_B1
--operation mode is normal

D1L43Q_lut_out = W74_sload_path[26];
D1L43Q = DFFE(D1L43Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L6511 is slaveregister:inst_slaveregister|i5635~629 at LC6_15_B1
--operation mode is normal

M1L6511 = K1_RM_rate_MPE[26] & (M1L647 # !M1_i1492 & D1L43Q) # !K1_RM_rate_MPE[26] & !M1_i1492 & D1L43Q;


--M1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26] at LC3_9_F1
--operation mode is normal

M1_COMM_ctrl_local.id[26]_lut_out = VF1_MASTERHWDATA[26];
M1_COMM_ctrl_local.id[26] = DFFE(M1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L7511 is slaveregister:inst_slaveregister|i5635~630 at LC10_9_F1
--operation mode is normal

M1L7511 = W5_sload_path[26] & (M1L166 # M1_COMM_ctrl_local.id[26] & M1L543) # !W5_sload_path[26] & M1_COMM_ctrl_local.id[26] & M1L543;


--M1L8511 is slaveregister:inst_slaveregister|i5635~631 at LC9_15_B1
--operation mode is normal

M1L8511 = M1L6511 # M1L756 & M1L257 & M1L7511;


--M1_LC_ctrl_local.lc_cable_length_down[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][3] at LC9_12_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out = VF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_cable_length_down[3][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L4311 is slaveregister:inst_slaveregister|i5634~551 at LC2_12_Q1
--operation mode is normal

M1L4311 = M1_LC_ctrl_local.lc_cable_length_down[3][3] & !M1_i1071 & M1_i763 & M1_i952;


--M1_LC_ctrl_local.lc_post_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[3] at LC3_3_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[3]_lut_out = VF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_post_window[3] = DFFE(M1_LC_ctrl_local.lc_post_window[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L5311 is slaveregister:inst_slaveregister|i5634~552 at LC1_12_Q1
--operation mode is normal

M1L5311 = M1_i763 & M1_LC_ctrl_local.lc_post_window[3] & !M1_i952 # !M1_i763 & W74_sload_path[27];


--M1L6311 is slaveregister:inst_slaveregister|i5634~553 at LC10_12_Q1
--operation mode is normal

M1L6311 = M1L5411 # M1L4311 # !JF1L53Q & M1L5311;


--M1_LC_ctrl_local.lc_cable_length_up[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][3] at LC9_3_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out = VF1_MASTERHWDATA[27];
M1_LC_ctrl_local.lc_cable_length_up[3][3] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1L7311 is slaveregister:inst_slaveregister|i5634~554 at LC10_11_S1
--operation mode is normal

M1L7311 = M1_LC_ctrl_local.lc_cable_length_up[3][3] & !M1_i1155 & !JF1L63Q & M1L013;


--K1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27] at LC3_5_G1
--operation mode is normal

K1_RM_rate_SPE[27]_lut_out = W54_q[27];
K1_RM_rate_SPE[27] = DFFE(K1_RM_rate_SPE[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L8311 is slaveregister:inst_slaveregister|i5634~555 at LC3_4_G1
--operation mode is normal

M1L8311 = M1L323 & !M1_i1632 & !JF1L63Q & K1_RM_rate_SPE[27];


--K1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27] at LC7_11_S1
--operation mode is normal

K1_RM_sn_data[27]_lut_out = K1_RM_sn_data_int[27];
K1_RM_sn_data[27] = DFFE(K1_RM_sn_data[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L9311 is slaveregister:inst_slaveregister|i5634~556 at LC2_11_S1
--operation mode is normal

M1L9311 = !M1_i1632 & K1_RM_sn_data[27] & M1L823 & M1_i1653;


--M1L0411 is slaveregister:inst_slaveregister|i5634~557 at LC9_11_S1
--operation mode is normal

M1L0411 = M1L7311 # M1L6411 & (M1L8311 # M1L9311);


--M1L1411 is slaveregister:inst_slaveregister|i5634~558 at LC3_10_M1
--operation mode is normal

M1L1411 = M1L6311 # M1_i763 & M1L0411 & JF1L53Q;


--M1L4011 is slaveregister:inst_slaveregister|i5630~729 at LC3_6_B1
--operation mode is normal

M1L4011 = M1L8411 & !M1_i763 & !JF1L53Q & W74_sload_path[31];


--M1L629 is slaveregister:inst_slaveregister|i5390~194 at LC5_9_P1
--operation mode is normal

M1L629 = JF1L53Q & (M1_i1057 # JF1L63Q) # !JF1L53Q & M1_i1057 & (M1_i1169 # JF1L63Q);

--M1L729 is slaveregister:inst_slaveregister|i5390~196 at LC5_9_P1
--operation mode is normal

M1L729 = JF1L53Q & (M1_i1057 # JF1L63Q) # !JF1L53Q & M1_i1057 & (M1_i1169 # JF1L63Q);


--M1L5011 is slaveregister:inst_slaveregister|i5630~730 at LC3_3_B1
--operation mode is normal

M1L5011 = M1L8411 & M1L629 & (M1_i1155 # !M1L403);


--K1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31] at LC4_11_G2
--operation mode is normal

K1_RM_rate_SPE[31]_lut_out = W54_q[31];
K1_RM_rate_SPE[31] = DFFE(K1_RM_rate_SPE[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31] at LC9_10_B1
--operation mode is normal

K1_RM_sn_data[31]_lut_out = K1_RM_sn_data_int[31];
K1_RM_sn_data[31] = DFFE(K1_RM_sn_data[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L6011 is slaveregister:inst_slaveregister|i5630~731 at LC9_6_B1
--operation mode is normal

M1L6011 = M1_i1653 & K1_RM_sn_data[31] & !M1_i1917 # !M1_i1653 & K1_RM_rate_SPE[31];


--D1L93Q is calibration_sources:inst_calibration_sources|cs_flash_time[31]~reg0 at LC10_6_B1
--operation mode is normal

D1L93Q_lut_out = W74_sload_path[31];
D1L93Q = DFFE(D1L93Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31] at LC6_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[31]_lut_out = VF1_MASTERHWDATA[31];
M1_CS_ctrl_local.CS_time[31] = DFFE(M1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L7011 is slaveregister:inst_slaveregister|i5630~732 at LC2_6_B1
--operation mode is normal

M1L7011 = JF1L63Q & D1L93Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[31];


--M1L8011 is slaveregister:inst_slaveregister|i5630~733 at LC7_6_B1
--operation mode is normal

M1L8011 = JF1L53Q & (M1_i1169 & M1L6011 # !M1_i1169 & M1L7011);


--JF1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0 at LC4_10_C4
--operation mode is normal

JF1L43Q_lut_out = JF1L25Q # JF1L92 & (JF1L03 # !JF1L1);
JF1L43Q = DFFE(JF1L43Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_int_clr[0] is slaveregister:inst_slaveregister|int_clr[0] at LC3_6_L1
--operation mode is normal

M1_int_clr[0]_lut_out = !M1_i2180 & JF1L53Q & VF1_MASTERHWDATA[0] & M1L3521;
M1_int_clr[0] = DFFE(M1_int_clr[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--K1_RM_rate_update is rate_meters:inst_rate_meters|RM_rate_update at LC10_4_L1
--operation mode is normal

K1_RM_rate_update_lut_out = K1_second_cnt[26];
K1_RM_rate_update = DFFE(K1_RM_rate_update_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_int_clr[1] is slaveregister:inst_slaveregister|int_clr[1] at LC6_5_L1
--operation mode is normal

M1_int_clr[1]_lut_out = M1L3521 & VF1_MASTERHWDATA[1] & JF1L53Q & !M1_i2180;
M1_int_clr[1] = DFFE(M1_int_clr[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_int_enable[2] is slaveregister:inst_slaveregister|int_enable[2] at LC10_9_L1
--operation mode is normal

M1_int_enable[2]_lut_out = VF1_MASTERHWDATA[2];
M1_int_enable[2] = DFFE(M1_int_enable[2]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--K1_sn_rate_update is rate_meters:inst_rate_meters|sn_rate_update at LC9_12_S1
--operation mode is normal

K1_sn_rate_update_lut_out = K1_sn_t_cnt[0] & K1_sn_t_cnt[1] & K1_delay_bit & !W74_sload_path[15];
K1_sn_rate_update = DFFE(K1_sn_rate_update_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_int_clr[2] is slaveregister:inst_slaveregister|int_clr[2] at LC2_6_L1
--operation mode is normal

M1_int_clr[2]_lut_out = VF1_MASTERHWDATA[2] & JF1L53Q & !M1_i2180 & M1L3521;
M1_int_clr[2] = DFFE(M1_int_clr[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--P1L3Q is sld_hub:sld_hub_inst|HUB_TDO~reg0 at LC1_7_D4
--operation mode is normal

P1L3Q = AMPP_FUNCTION(RF6L1Q, P1L83, P1_jtag_debug_mode_usr1, P1L73, !GLOBAL(A1L6), !SF1_state[8], P1_i299);


--BC1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC4_14_L4
--operation mode is normal

BC1L2Q_lut_out = DB5_dffs[0];
BC1L2Q = DFFE(BC1L2Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L5);


--BC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC9_14_L4
--operation mode is normal

BC1L6Q_lut_out = DB5_dffs[3];
BC1L6Q = DFFE(BC1L6Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L5);


--BC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC5_1_A4
--operation mode is normal

BC1L01Q_lut_out = VCC;
BC1L01Q = DFFE(BC1L01Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L9);


--BC1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC6_14_L4
--operation mode is normal

BC1L4Q_lut_out = DB5_dffs[2];
BC1L4Q = DFFE(BC1L4Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L5);


--BC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~24 at LC3_13_L4
--operation mode is normal

BC1L61 = BC1L01Q & DC1_CTRL_OK & BC1L4Q;


--BC1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC1_14_L4
--operation mode is normal

BC1L3Q_lut_out = DB5_dffs[1];
BC1L3Q = DFFE(BC1L3Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L5);


--TB1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE at LC7_10_L3
--operation mode is normal

TB1_REC_PULSE_lut_out = !WB1L81Q & (TB1L13 # WB1L31Q & TB1_REC_WT);
TB1_REC_PULSE = DFFE(TB1_REC_PULSE_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~166 at LC7_5_L3
--operation mode is normal

TB1L11 = TB1_REC_PULSE & NC1L92Q;


--TB1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DAT at LC5_13_L3
--operation mode is normal

TB1_SND_DAT_lut_out = TB1_SND_DAT & (TB1L8 & SC2L1 # !TB1L1) # !TB1_SND_DAT & TB1L8 & SC2L1;
TB1_SND_DAT = DFFE(TB1_SND_DAT_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_ID at LC10_5_L3
--operation mode is normal

TB1_SND_ID_lut_out = TB1L4 # !QD1L26Q & !WB1L81Q & TB1_SND_ID;
TB1_SND_ID = DFFE(TB1_SND_ID_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_TC_DAT at LC5_4_L3
--operation mode is normal

TB1_SND_TC_DAT_lut_out = TB1L7 # TB1_DRREQ_WT & BC1L81Q & !WB1L81Q;
TB1_SND_TC_DAT = DFFE(TB1_SND_TC_DAT_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~167 at LC7_4_L3
--operation mode is normal

TB1L21 = TB1_SND_TC_DAT # TB1_SND_ID # TB1_SND_DAT;


--TB1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE at LC4_14_L3
--operation mode is normal

TB1_SND_IDLE_lut_out = !WB1L81Q & (TB1_CLR_BUF # TB1L44);
TB1_SND_IDLE = DFFE(TB1_SND_IDLE_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRNB at LC7_9_L1
--operation mode is normal

TB1_SND_MRNB_lut_out = TB1L5 # TB1L74 & (ZB1L121 # ZB1L221);
TB1_SND_MRNB = DFFE(TB1_SND_MRNB_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB at LC6_9_L1
--operation mode is normal

TB1_SND_MRWB_lut_out = TB1L6 # !ZB1L121 & TB1L74 & !ZB1L221;
TB1_SND_MRWB = DFFE(TB1_SND_MRWB_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRAND at LC2_14_L3
--operation mode is normal

TB1_SND_DRAND_lut_out = TB1L2 # !M1_COMM_ctrl_local.reboot_req & !SC2L1 & TB1L8;
TB1_SND_DRAND = DFFE(TB1_SND_DRAND_lut_out, GLOBAL(HF1_outclock0), , , );


--TB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~33 at LC8_13_L3
--operation mode is normal

TB1L53 = !TB1_SND_IDLE & !TB1_SND_MRWB & !TB1_SND_MRNB & !TB1_SND_DRAND;


--TB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~168 at LC8_5_L3
--operation mode is normal

TB1L31 = TB1L11 # QD1L26Q & (TB1L21 # !TB1L53);


--XD1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC3_14_R3
--operation mode is normal

XD1_TXCNT_lut_out = XD1L2 # XD1L9Q # !W12L11 & XD1_TXSHFT;
XD1_TXCNT = DFFE(XD1_TXCNT_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--XD1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC6_14_R3
--operation mode is normal

XD1_TXSHFT_lut_out = W02_sload_path[4] & KB22L3 & !W02_sload_path[0] & XD1_TXCNT;
XD1_TXSHFT = DFFE(XD1_TXSHFT_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--XD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC7_14_R3
--operation mode is normal

XD1L3 = XD1L9Q # XD1_TXCNT # !W12L11 & XD1_TXSHFT;


--QD1L63Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC10_13_I3
--operation mode is normal

QD1L63Q_lut_out = QD1L2 # !QD1L3 & !QD1_SEND_IDLE # !QD1L4;
QD1L63Q = DFFE(QD1L63Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC4_6_I3
--operation mode is normal

QD1L15Q_lut_out = QD1L05 # QD1_BYT0 # QD1L7 & !QD1L99;
QD1L15Q = DFFE(QD1L15Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--XD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33 at LC1_15_R3
--operation mode is normal

XD1L5 = !QD1L15Q & !QD1L63Q;


--KB42_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_12_R3
--operation mode is normal

KB42_aeb_out = KB32_aeb_out & KB22_aeb_out;


--NC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC4_10_K4
--operation mode is normal

NC1L11Q_lut_out = NC1L1 & !DB5_dffs[6] & NC1L2 & NC1L5;
NC1L11Q = DFFE(NC1L11Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--DC1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC8_15_K4
--operation mode is normal

DC1_EOF_WAIT_lut_out = !NC1L92Q & (DC1L1 # DC1_EOF_WAIT & !NC1L11Q);
DC1_EOF_WAIT = DFFE(DC1_EOF_WAIT_lut_out, GLOBAL(HF1_outclock0), , , );


--WC1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC3_4_G4
--operation mode is normal

WC1_SRG[27]_lut_out = HC1_crc32_en & WC1_SRG[26] # !HC1_crc32_en & WC1_SRG[27] # !DC1L61;
WC1_SRG[27] = DFFE(WC1_SRG[27]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC8_4_G4
--operation mode is normal

WC1_SRG[28]_lut_out = HC1_crc32_en & WC1_SRG[27] # !HC1_crc32_en & WC1_SRG[28] # !DC1L61;
WC1_SRG[28] = DFFE(WC1_SRG[28]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC9_4_G4
--operation mode is normal

WC1_SRG[29]_lut_out = HC1_crc32_en & WC1_SRG[28] # !HC1_crc32_en & WC1_SRG[29] # !DC1L61;
WC1_SRG[29] = DFFE(WC1_SRG[29]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC5_4_G4
--operation mode is normal

WC1_SRG[30]_lut_out = HC1_crc32_en & WC1_SRG[29] # !HC1_crc32_en & WC1_SRG[30] # !DC1L61;
WC1_SRG[30] = DFFE(WC1_SRG[30]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC4_4_G4
--operation mode is normal

HC1L8 = WC1_SRG[28] # WC1_SRG[29] # WC1_SRG[30] # WC1_SRG[27];


--WC1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC2_2_G4
--operation mode is normal

WC1_SRG[23]_lut_out = HC1_crc32_en & WC1_i16 # !HC1_crc32_en & WC1_SRG[23] # !DC1L61;
WC1_SRG[23] = DFFE(WC1_SRG[23]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC6_3_G4
--operation mode is normal

WC1_SRG[24]_lut_out = HC1_crc32_en & WC1_SRG[23] # !HC1_crc32_en & WC1_SRG[24] # !DC1L61;
WC1_SRG[24] = DFFE(WC1_SRG[24]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC7_4_G4
--operation mode is normal

WC1_SRG[25]_lut_out = HC1_crc32_en & WC1_SRG[24] # !HC1_crc32_en & WC1_SRG[25] # !DC1L61;
WC1_SRG[25] = DFFE(WC1_SRG[25]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC10_3_G4
--operation mode is normal

WC1_SRG[26]_lut_out = HC1_crc32_en & WC1_i17 # !HC1_crc32_en & WC1_SRG[26] # !DC1L61;
WC1_SRG[26] = DFFE(WC1_SRG[26]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC8_3_G4
--operation mode is normal

HC1L9 = WC1_SRG[26] # WC1_SRG[24] # WC1_SRG[23] # WC1_SRG[25];


--WC1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC3_11_G4
--operation mode is normal

WC1_SRG[19]_lut_out = HC1_crc32_en & WC1_SRG[18] # !HC1_crc32_en & WC1_SRG[19] # !DC1L61;
WC1_SRG[19] = DFFE(WC1_SRG[19]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC5_10_G4
--operation mode is normal

WC1_SRG[20]_lut_out = HC1_crc32_en & WC1_SRG[19] # !HC1_crc32_en & WC1_SRG[20] # !DC1L61;
WC1_SRG[20] = DFFE(WC1_SRG[20]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC6_11_G4
--operation mode is normal

WC1_SRG[21]_lut_out = HC1_crc32_en & WC1_SRG[20] # !HC1_crc32_en & WC1_SRG[21] # !DC1L61;
WC1_SRG[21] = DFFE(WC1_SRG[21]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC9_10_G4
--operation mode is normal

WC1_SRG[22]_lut_out = HC1_crc32_en & WC1_i15 # !HC1_crc32_en & WC1_SRG[22] # !DC1L61;
WC1_SRG[22] = DFFE(WC1_SRG[22]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC6_10_G4
--operation mode is normal

HC1L01 = WC1_SRG[20] # WC1_SRG[21] # WC1_SRG[22] # WC1_SRG[19];


--WC1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC2_11_G4
--operation mode is normal

WC1_SRG[15]_lut_out = HC1_crc32_en & WC1_SRG[14] # !HC1_crc32_en & WC1_SRG[15] # !DC1L61;
WC1_SRG[15] = DFFE(WC1_SRG[15]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC2_10_G4
--operation mode is normal

WC1_SRG[16]_lut_out = HC1_crc32_en & WC1_i14 # !HC1_crc32_en & WC1_SRG[16] # !DC1L61;
WC1_SRG[16] = DFFE(WC1_SRG[16]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC4_10_G4
--operation mode is normal

WC1_SRG[17]_lut_out = HC1_crc32_en & WC1_SRG[16] # !HC1_crc32_en & WC1_SRG[17] # !DC1L61;
WC1_SRG[17] = DFFE(WC1_SRG[17]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC7_10_G4
--operation mode is normal

WC1_SRG[18]_lut_out = HC1_crc32_en & WC1_SRG[17] # !HC1_crc32_en & WC1_SRG[18] # !DC1L61;
WC1_SRG[18] = DFFE(WC1_SRG[18]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC3_10_G4
--operation mode is normal

HC1L11 = WC1_SRG[18] # WC1_SRG[15] # WC1_SRG[16] # WC1_SRG[17];


--HC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC4_3_G4
--operation mode is normal

HC1L21 = HC1L9 # HC1L01 # HC1L11 # HC1L8;


--WC1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC7_11_G4
--operation mode is normal

WC1_SRG[11]_lut_out = HC1_crc32_en & WC1_i12 # !HC1_crc32_en & WC1_SRG[11] # !DC1L61;
WC1_SRG[11] = DFFE(WC1_SRG[11]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC8_11_G4
--operation mode is normal

WC1_SRG[12]_lut_out = HC1_crc32_en & WC1_i13 # !HC1_crc32_en & WC1_SRG[12] # !DC1L61;
WC1_SRG[12] = DFFE(WC1_SRG[12]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC9_11_G4
--operation mode is normal

WC1_SRG[13]_lut_out = HC1_crc32_en & WC1_SRG[12] # !HC1_crc32_en & WC1_SRG[13] # !DC1L61;
WC1_SRG[13] = DFFE(WC1_SRG[13]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC4_11_G4
--operation mode is normal

WC1_SRG[14]_lut_out = HC1_crc32_en & WC1_SRG[13] # !HC1_crc32_en & WC1_SRG[14] # !DC1L61;
WC1_SRG[14] = DFFE(WC1_SRG[14]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC5_11_G4
--operation mode is normal

HC1L31 = WC1_SRG[11] # WC1_SRG[13] # WC1_SRG[12] # WC1_SRG[14];


--WC1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC4_2_G4
--operation mode is normal

WC1_SRG[7]_lut_out = HC1_crc32_en & WC1_i9 # !HC1_crc32_en & WC1_SRG[7] # !DC1L61;
WC1_SRG[7] = DFFE(WC1_SRG[7]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC5_3_G4
--operation mode is normal

WC1_SRG[8]_lut_out = HC1_crc32_en & WC1_i10 # !HC1_crc32_en & WC1_SRG[8] # !DC1L61;
WC1_SRG[8] = DFFE(WC1_SRG[8]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC1_4_G4
--operation mode is normal

WC1_SRG[9]_lut_out = HC1_crc32_en & WC1_SRG[8] # !HC1_crc32_en & WC1_SRG[9] # !DC1L61;
WC1_SRG[9] = DFFE(WC1_SRG[9]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC10_4_G4
--operation mode is normal

WC1_SRG[10]_lut_out = HC1_crc32_en & WC1_i11 # !HC1_crc32_en & WC1_SRG[10] # !DC1L61;
WC1_SRG[10] = DFFE(WC1_SRG[10]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC2_3_G4
--operation mode is normal

HC1L41 = WC1_SRG[8] # WC1_SRG[10] # WC1_SRG[7] # WC1_SRG[9];


--WC1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC6_2_G4
--operation mode is normal

WC1_SRG[3]_lut_out = HC1_crc32_en & WC1_SRG[2] # !HC1_crc32_en & WC1_SRG[3] # !DC1L61;
WC1_SRG[3] = DFFE(WC1_SRG[3]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC5_2_G4
--operation mode is normal

WC1_SRG[4]_lut_out = HC1_crc32_en & WC1_i7 # !HC1_crc32_en & WC1_SRG[4] # !DC1L61;
WC1_SRG[4] = DFFE(WC1_SRG[4]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC8_2_G4
--operation mode is normal

WC1_SRG[5]_lut_out = HC1_crc32_en & WC1_i8 # !HC1_crc32_en & WC1_SRG[5] # !DC1L61;
WC1_SRG[5] = DFFE(WC1_SRG[5]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC3_2_G4
--operation mode is normal

WC1_SRG[6]_lut_out = HC1_crc32_en & WC1_SRG[5] # !HC1_crc32_en & WC1_SRG[6] # !DC1L61;
WC1_SRG[6] = DFFE(WC1_SRG[6]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC10_2_G4
--operation mode is normal

HC1L51 = WC1_SRG[4] # WC1_SRG[3] # WC1_SRG[5] # WC1_SRG[6];


--WC1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC7_3_G4
--operation mode is normal

WC1_SRG[31]_lut_out = HC1_crc32_en & WC1_SRG[30] # !HC1_crc32_en & WC1_SRG[31] # !DC1L61;
WC1_SRG[31] = DFFE(WC1_SRG[31]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC9_12_G4
--operation mode is normal

WC1_SRG[0]_lut_out = HC1_crc32_en & WC1_i4 # !HC1_crc32_en & WC1_SRG[0] # !DC1L61;
WC1_SRG[0] = DFFE(WC1_SRG[0]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC10_12_G4
--operation mode is normal

WC1_SRG[1]_lut_out = HC1_crc32_en & WC1_i5 # !HC1_crc32_en & WC1_SRG[1] # !DC1L61;
WC1_SRG[1] = DFFE(WC1_SRG[1]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC4_12_G4
--operation mode is normal

WC1_SRG[2]_lut_out = HC1_crc32_en & WC1_i6 # !HC1_crc32_en & WC1_SRG[2] # !DC1L61;
WC1_SRG[2] = DFFE(WC1_SRG[2]_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--HC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC1_12_G4
--operation mode is normal

HC1L61 = WC1_SRG[0] # WC1_SRG[2] # WC1_SRG[31] # WC1_SRG[1];


--HC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC10_11_G4
--operation mode is normal

HC1L71 = HC1L41 # HC1L61 # HC1L51 # HC1L31;


--HC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC3_16_K4
--operation mode is normal

HC1L7 = HC1L21 # HC1L71;


--DC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC8_4_A4
--operation mode is normal

DC1L1 = BC1L01Q & DC1_DCMD_SEQ1 & NC1L01Q;


--TB1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT at LC3_1_L3
--operation mode is normal

TB1_CRES_WAIT_lut_out = !WB1L81Q & (TB1L32 # TB1_PON & W74_sload_path[5]);
TB1_CRES_WAIT = DFFE(TB1_CRES_WAIT_lut_out, GLOBAL(HF1_outclock0), , , );


--QD1L79Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC4_16_I3
--operation mode is normal

QD1L79Q_lut_out = QD1_TCWFM_L # QD1L69 # QD1L59 # !QD1L93;
QD1L79Q = DFFE(QD1L79Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~840 at LC6_5_J3
--operation mode is normal

KD1L51 = RB92L2 & (QD1L79Q # RB82L2) # !RB92L2 & !QD1L79Q & RB82L2;


--DB8_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC2_10_H3
--operation mode is normal

DB8_dffs[2]_lut_out = XD1L9Q & KD1L61 # !XD1L9Q & DB8_dffs[3];
DB8_dffs[2] = DFFE(DB8_dffs[2]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--KB22L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC4_14_R3
--operation mode is normal

KB22L3 = !W02_sload_path[3] & !W02_sload_path[2] & W02_sload_path[1];


--XD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC2_14_R3
--operation mode is normal

XD1L1 = W02_sload_path[4] & KB22L3 & !W02_sload_path[0] & XD1_TXCNT;


--XD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35 at LC5_15_R3
--operation mode is normal

XD1L6 = XD1_TXSHFT & W12L11 # !XD1L7Q;


--YC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC5_9_L3
--operation mode is normal

YC1L5Q_lut_out = YC1L9Q & !KB91_agb_out;
YC1L5Q = DFFE(YC1L5Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--TB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT~12 at LC6_9_L3
--operation mode is normal

TB1L83 = TB1_REC_PULSE & !NC1L92Q & YC1L5Q;


--WB1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg at LC6_4_O3
--operation mode is normal

WB1L31Q_lut_out = !W92_sload_path[1] & W92_sload_path[2] & !W92_sload_path[4] & WB1L01;
WB1L31Q = DFFE(WB1L31Q_lut_out, GLOBAL(HF1_outclock0), !TB1L25, , );


--BC1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC8_13_L4
--operation mode is normal

BC1L42Q_lut_out = BC1L3Q & BC1L6Q & BC1L61 & !BC1L2Q;
BC1L42Q = DFFE(BC1L42Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--TB1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT~11 at LC9_9_L3
--operation mode is normal

TB1L33 = TB1_CMD_WAIT & BC1L42Q;


--WB1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg at LC9_10_L3
--operation mode is normal

WB1L61Q_lut_out = TB1_SND_PULSE & WB1L6;
WB1L61Q = DFFE(WB1L61Q_lut_out, GLOBAL(HF1_outclock0), !TB1L25, , );


--TB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE~11 at LC6_10_L3
--operation mode is normal

TB1L94 = TB1_SND_PULSE & !WB1L61Q;


--D1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0 at LC5_6_W2
--operation mode is normal

D1L7Q_lut_out = !D1L821 & !D1_i81 & M1_CS_ctrl_local.CS_enable[5] & !D1L921;
D1L7Q = DFFE(D1L7Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--DF1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|update~reg0 at LC9_14_W4
--operation mode is normal

DF1L51Q_lut_out = DF1L41Q & (DF1L51Q # DF1L1);
DF1L51Q = DFFE(DF1L51Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L12 is daq:inst_daq|trigger:inst_trigger|i109~47 at LC6_5_W2
--operation mode is normal

JE1L12 = M1_DAQ_ctrl_local.trigger_enable[7] & (D1L7Q # M1_DAQ_ctrl_local.trigger_enable[9] & DF1L51Q) # !M1_DAQ_ctrl_local.trigger_enable[7] & M1_DAQ_ctrl_local.trigger_enable[9] & DF1L51Q;


--D1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0 at LC7_6_W2
--operation mode is normal

D1L5Q_lut_out = !D1L821 & !D1_i81 & M1_CS_ctrl_local.CS_enable[3] & !D1L921;
D1L5Q = DFFE(D1L5Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--DF2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|update~reg0 at LC3_8_W3
--operation mode is normal

DF2L51Q_lut_out = DF2L41Q & (DF2L1 # DF2L51Q);
DF2L51Q = DFFE(DF2L51Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L22 is daq:inst_daq|trigger:inst_trigger|i109~48 at LC4_5_W2
--operation mode is normal

JE1L22 = M1_DAQ_ctrl_local.trigger_enable[8] & (DF2L51Q # D1L5Q & M1_DAQ_ctrl_local.trigger_enable[5]) # !M1_DAQ_ctrl_local.trigger_enable[8] & D1L5Q & M1_DAQ_ctrl_local.trigger_enable[5];


--D1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0 at LC8_15_W1
--operation mode is normal

D1L4Q_lut_out = !D1L821 & !D1_i81 & M1_CS_ctrl_local.CS_enable[2] & !D1L921;
D1L4Q = DFFE(D1L4Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--D1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0 at LC2_15_W1
--operation mode is normal

D1L3Q_lut_out = !D1L821 & !D1L921 & M1_CS_ctrl_local.CS_enable[1] & !D1_i81;
D1L3Q = DFFE(D1L3Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--JE1L32 is daq:inst_daq|trigger:inst_trigger|i109~49 at LC10_13_W1
--operation mode is normal

JE1L32 = D1L4Q & (M1_DAQ_ctrl_local.trigger_enable[4] # M1_DAQ_ctrl_local.trigger_enable[3] & D1L3Q) # !D1L4Q & M1_DAQ_ctrl_local.trigger_enable[3] & D1L3Q;


--D1L2Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0 at LC5_15_W1
--operation mode is normal

D1L2Q_lut_out = M1_CS_ctrl_local.CS_enable[0] & !D1L921 & !D1L821 & !D1_i81;
D1L2Q = DFFE(D1L2Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--D1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0 at LC7_15_W1
--operation mode is normal

D1L6Q_lut_out = M1_CS_ctrl_local.CS_enable[4] & !D1_i81 & !D1L821 & !D1L921;
D1L6Q = DFFE(D1L6Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--JE1L42 is daq:inst_daq|trigger:inst_trigger|i109~50 at LC9_15_W1
--operation mode is normal

JE1L42 = D1L6Q & (M1_DAQ_ctrl_local.trigger_enable[6] # D1L2Q & M1_DAQ_ctrl_local.trigger_enable[2]) # !D1L6Q & D1L2Q & M1_DAQ_ctrl_local.trigger_enable[2];


--JE1L52 is daq:inst_daq|trigger:inst_trigger|i109~51 at LC3_4_W2
--operation mode is normal

JE1L52 = JE1L32 # JE1L22 # JE1L42 # JE1L12;


--JE1L62 is daq:inst_daq|trigger:inst_trigger|i118~17 at LC3_3_W2
--operation mode is normal

JE1L62 = !M1_DAQ_ctrl_local.trigger_enable[0] & !JE1L52;


--PE1L48Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC9_12_P4
--operation mode is normal

PE1L48Q_lut_out = PE1L38Q # PE1L76 # !TriggerComplete_0 & PE1L48Q;
PE1L48Q = DFFE(PE1L48Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L38Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC3_6_E2
--operation mode is normal

PE1L38Q_lut_out = PE1L98Q & (NE1L032 # NE1_rd_ptr[0] $ NE1_wr_ptr[0]);
PE1L38Q = DFFE(PE1L38Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L72 is daq:inst_daq|trigger:inst_trigger|i119~44 at LC7_3_W2
--operation mode is normal

JE1L72 = !PE1L38Q & !PE1L48Q;

--JE1L92 is daq:inst_daq|trigger:inst_trigger|i119~51 at LC7_3_W2
--operation mode is normal

JE1L92 = !PE1L38Q & !PE1L48Q;


--JE1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse at LC1_3_V3
--operation mode is normal

JE1_discMPE_pulse_lut_out = !JE1_discMPE_latch;
JE1_discMPE_pulse = DFFE(JE1_discMPE_pulse_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch at LC4_3_V3
--operation mode is normal

JE1_discMPE_latch_lut_out = !JE1_discMPE;
JE1_discMPE_latch = DFFE(JE1_discMPE_latch_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_i81 is daq:inst_daq|trigger:inst_trigger|i81 at LC5_2_V3
--operation mode is normal

JE1_i81 = !JE1_discMPE_latch & !JE1_discMPE_pulse;


--JE1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse at LC3_2_Q3
--operation mode is normal

JE1_discSPE_pulse_lut_out = !JE1_discSPE_latch;
JE1_discSPE_pulse = DFFE(JE1_discSPE_pulse_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch at LC5_2_Q3
--operation mode is normal

JE1_discSPE_latch_lut_out = !JE1_discSPE;
JE1_discSPE_latch = DFFE(JE1_discSPE_latch_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_i69 is daq:inst_daq|trigger:inst_trigger|i69 at LC5_1_Q3
--operation mode is normal

JE1_i69 = !JE1_discSPE_latch & !JE1_discSPE_pulse;


--L1L3Q is ROC:inst_ROC|RST_state~12 at LC3_7_R2
--operation mode is normal

L1L3Q_lut_out = L1L2Q # L1L3Q;
L1L3Q = DFFE(L1L3Q_lut_out, GLOBAL(HF1_outclock0), , , );


--PE1L68Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25 at LC7_10_E4
--operation mode is normal

PE1L68Q_lut_out = PE1L86 # PE1L68Q & (SE1L2Q # RE1L1Q);
PE1L68Q = DFFE(PE1L68Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L172 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482 at LC5_8_O4
--operation mode is normal

SE1L172 = SE1L772 & SE1L672 & SE1L972 & SE1L872;


--PE1L78Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26 at LC6_16_E4
--operation mode is normal

PE1L78Q_lut_out = PE1L96 # PE1L78Q & (SE1L2Q # RE1L1Q);
PE1L78Q = DFFE(PE1L78Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L58Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24 at LC2_16_E4
--operation mode is normal

PE1L58Q_lut_out = PE1L17 # PE1L58Q & (SE1L2Q # RE1L1Q);
PE1L58Q = DFFE(PE1L58Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--RE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161 at LC6_14_E4
--operation mode is normal

RE1L6 = !PE1L58Q & !PE1L78Q;


--SE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537 at LC9_8_O4
--operation mode is normal

SE1L57 = SE1L323Q & (PE1L68Q # SE1L172 # !RE1L6);


--PE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~772 at LC7_2_K1
--operation mode is normal

PE1L07 = !PE1L78Q & !PE1L58Q & !PE1L68Q;


--SE1L82 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483 at LC5_11_M4
--operation mode is normal

SE1L82 = SE1L53 & SE1L43 & SE1L63 & SE1L33;


--M1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1] at LC7_9_Z4
--operation mode is normal

M1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = VF1_MASTERHWDATA[13];
M1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(M1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--M1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0] at LC5_9_Z4
--operation mode is normal

M1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = VF1_MASTERHWDATA[12];
M1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(M1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L381);


--SE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC8_12_P4
--operation mode is normal

SE1_overflow_lut_out = !SE1L613Q & (SE1_overflow # SE1L31Q & SE1L96);
SE1_overflow = DFFE(SE1_overflow_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188 at LC2_12_P4
--operation mode is normal

SE1L86 = M1_DAQ_ctrl_local.ATWD_mode[0] & SE1_channel[0] & SE1_channel[1] # !M1_DAQ_ctrl_local.ATWD_mode[0] & (!SE1_channel[0] & SE1_channel[1] # !SE1_overflow);


--SE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC3_12_P4
--operation mode is normal

SE1L38 = SE1L223Q & (!M1_DAQ_ctrl_local.ATWD_mode[1] & SE1L86 # !PE1L07);


--PE1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC6_13_E4
--operation mode is normal

PE1_enable_lut_out = PE1_enable & (PE1L27 # PE1L37) # !PE1L18Q;
PE1_enable = DFFE(PE1_enable_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6942 at LC8_11_E4
--operation mode is normal

SE1L142 = JE1_ATWDTrigger_A_sig & PE1_enable & !M1_DAQ_ctrl_local.DAQ_mode[0] & !M1_DAQ_ctrl_local.DAQ_mode[1];


--SE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC3_13_P4
--operation mode is normal

SE1L67 = SE1L123Q & !SE1L062 & !PE1L68Q & RE1L6;


--SE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6944 at LC5_7_P4
--operation mode is normal

SE1L242 = !SE1L323Q & !SE1L423Q;


--SE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6945 at LC10_7_P4
--operation mode is normal

SE1L342 = !SE1L023Q & SE1L242 & !SE1L713Q & !SE1L913Q;


--SE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6946 at LC7_6_P4
--operation mode is normal

SE1L442 = SE1_counterclk_high & (SE1L513Q # !SE1L342) # !SE1L132;


--SE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6947 at LC8_7_P4
--operation mode is normal

SE1L542 = SE1L313Q # SE1L223Q # SE1L413Q # !SE1L213Q;


--PE2L38Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC5_14_G2
--operation mode is normal

PE2L38Q_lut_out = PE2L28Q # PE2L66 # !TriggerComplete_1 & PE2L38Q;
PE2L38Q = DFFE(PE2L38Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L28Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC5_3_R2
--operation mode is normal

PE2L28Q_lut_out = PE2L88Q & (NE2L922 # NE2_rd_ptr[0] $ NE2_wr_ptr[0]);
PE2L28Q = DFFE(PE2L28Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L03 is daq:inst_daq|trigger:inst_trigger|i131~47 at LC9_3_W2
--operation mode is normal

JE1L03 = !PE2L28Q & !PE2L38Q;

--JE1L13 is daq:inst_daq|trigger:inst_trigger|i131~50 at LC9_3_W2
--operation mode is normal

JE1L13 = !PE2L28Q & !PE2L38Q;


--PE2L58Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25 at LC6_12_G1
--operation mode is normal

PE2L58Q_lut_out = PE2L76 # PE2L58Q & (SE2L2Q # RE2L1Q);
PE2L58Q = DFFE(PE2L58Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L372 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482 at LC6_8_N4
--operation mode is normal

SE2L372 = SE2L972 & SE2L082 & SE2L872 & SE2L182;


--PE2L68Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26 at LC10_12_G1
--operation mode is normal

PE2L68Q_lut_out = PE2L86 # PE2L68Q & (SE2L2Q # RE2L1Q);
PE2L68Q = DFFE(PE2L68Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L48Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24 at LC9_12_G1
--operation mode is normal

PE2L48Q_lut_out = PE2L07 # PE2L48Q & (SE2L2Q # RE2L1Q);
PE2L48Q = DFFE(PE2L48Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--RE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161 at LC1_12_G1
--operation mode is normal

RE2L6 = !PE2L48Q & !PE2L68Q;


--SE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537 at LC3_16_N4
--operation mode is normal

SE2L47 = SE2L323Q & (SE2L372 # PE2L58Q # !RE2L6);


--PE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~832 at LC7_13_G2
--operation mode is normal

PE2L96 = !PE2L58Q & !PE2L68Q & !PE2L48Q;


--SE2L82 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483 at LC5_6_T4
--operation mode is normal

SE2L82 = SE2L53 & SE2L43 & SE2L63 & SE2L33;


--PE2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC8_13_G1
--operation mode is normal

PE2_enable_lut_out = PE2_enable & (PE2L27 # PE2L17) # !PE2L08Q;
PE2_enable = DFFE(PE2_enable_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6987 at LC1_16_G1
--operation mode is normal

SE2L932 = PE2_enable & !M1_DAQ_ctrl_local.DAQ_mode[1] & !M1_DAQ_ctrl_local.DAQ_mode[0] & JE1_ATWDTrigger_B_sig;


--SE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC9_10_Z4
--operation mode is normal

SE2_overflow_lut_out = !SE2L713Q & (SE2_overflow # SE2L31Q & SE2L96);
SE2_overflow = DFFE(SE2_overflow_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188 at LC3_9_Z4
--operation mode is normal

SE2L86 = M1_DAQ_ctrl_local.ATWD_mode[0] & SE2_channel[1] & SE2_channel[0] # !M1_DAQ_ctrl_local.ATWD_mode[0] & (SE2_channel[1] & !SE2_channel[0] # !SE2_overflow);


--SE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC6_9_Z4
--operation mode is normal

SE2L28 = SE2L223Q & (SE2L86 & !M1_DAQ_ctrl_local.ATWD_mode[1] # !PE2L96);


--SE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC3_13_Z4
--operation mode is normal

SE2L57 = !PE2L58Q & SE2L123Q & !SE2L262 & RE2L6;


--SE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6989 at LC10_14_Z4
--operation mode is normal

SE2L042 = SE2_counterclk_high & (SE2L613Q # !SE2L832) # !SE2L132;


--SE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6990 at LC3_8_Z4
--operation mode is normal

SE2L142 = SE2L223Q # SE2L413Q # SE2L513Q # !SE1L213Q;


--M1L7041 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~42 at LC3_15_P1
--operation mode is normal

M1L7041 = M1_i602 & (M1_i306 # !JF1L73Q # !M1L692);


--M1L402 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~32 at LC10_16_P1
--operation mode is normal

M1L402 = !M1_i1169 & !JF1L53Q & !JF1L63Q & M1_i952;


--M1L202 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0 at LC9_15_P1
--operation mode is normal

M1L202 = !M1L689 & M1L402 & M1L302 & M1L7041;


--D1L521 is calibration_sources:inst_calibration_sources|i~588 at LC2_6_W2
--operation mode is normal

D1L521 = !D1_now_cnt[1] & !D1_now_cnt[0];


--D1L121 is calibration_sources:inst_calibration_sources|i~8 at LC10_6_W2
--operation mode is normal

D1L121 = D1L521 & !D1_now_cnt[2] & !D1_now_cnt[4] & D1_now_cnt[3];


--D1L39 is calibration_sources:inst_calibration_sources|i293~54 at LC10_1_W2
--operation mode is normal

D1L39 = !W7_sload_path[3] & !W7_sload_path[4];


--D1L49 is calibration_sources:inst_calibration_sources|i293~55 at LC7_1_W2
--operation mode is normal

D1L49 = W7_sload_path[3] & W7_sload_path[2] & W7_sload_path[4] & W7_sload_path[1];


--D1L59 is calibration_sources:inst_calibration_sources|i293~56 at LC10_2_W2
--operation mode is normal

D1L59 = !D1L49 & (W7_sload_path[2] # !D1L29 # !D1L39);


--D1L69 is calibration_sources:inst_calibration_sources|i300~138 at LC8_1_W2
--operation mode is normal

D1L69 = M1_CS_ctrl_local.CS_enable[3] # M1_CS_ctrl_local.CS_enable[2];


--D1L79 is calibration_sources:inst_calibration_sources|i300~139 at LC9_2_W2
--operation mode is normal

D1L79 = !D1L59 & (!M1_CS_ctrl_local.CS_enable[1] & !D1L69 # !D1_now_action);


--NB12_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7] at EC6_1_S4
NB12_q[7]_data_in = VF1_MASTERHWDATA[7];
NB12_q[7]_write_enable = M1L2621;
NB12_q[7]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[7]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[7]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[7] = MEMORY_SEGMENT(NB12_q[7]_data_in, NB12_q[7]_write_enable, NB12_q[7]_clock_0, , , , , , VCC, NB12_q[7]_write_address, NB12_q[7]_read_address);


--D1L001 is calibration_sources:inst_calibration_sources|i336~112 at LC4_3_S4
--operation mode is normal

D1L001 = D1L66Q # !D1_i445;


--D1L621 is calibration_sources:inst_calibration_sources|i~589 at LC10_15_S4
--operation mode is normal

D1L621 = !W6_q[7] # !W6_q[6];


--D1L721 is calibration_sources:inst_calibration_sources|i~590 at LC9_16_S4
--operation mode is normal

D1L721 = !W6_q[0] # !W6_q[1] # !W6_q[3] # !W6_q[2];


--D1L221 is calibration_sources:inst_calibration_sources|i~91 at LC8_3_S4
--operation mode is normal

D1L221 = D1L721 # D1L621 # !W6_q[5] # !W6_q[4];

--D1L431 is calibration_sources:inst_calibration_sources|i~609 at LC8_3_S4
--operation mode is normal

D1L431 = D1L721 # D1L621 # !W6_q[5] # !W6_q[4];


--D1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R at LC3_2_S4
--operation mode is normal

D1_fe_R2R_lut_out = D1L221 & (D1_fe_R2R # D1_now_action & M1_CS_ctrl_local.CS_enable[4]);
D1_fe_R2R = DFFE(D1_fe_R2R_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1L99 is calibration_sources:inst_calibration_sources|i331~50 at LC2_3_S4
--operation mode is normal

D1L99 = D1_fe_R2R # M1_CS_ctrl_local.CS_enable[4] & D1_now_action;


--NB12_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6] at EC7_1_S4
NB12_q[6]_data_in = VF1_MASTERHWDATA[6];
NB12_q[6]_write_enable = M1L2621;
NB12_q[6]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[6]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[6]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[6] = MEMORY_SEGMENT(NB12_q[6]_data_in, NB12_q[6]_write_enable, NB12_q[6]_clock_0, , , , , , VCC, NB12_q[6]_write_address, NB12_q[6]_read_address);


--D1L101 is calibration_sources:inst_calibration_sources|i338~112 at LC6_2_S4
--operation mode is normal

D1L101 = D1L56Q # !D1_i445;


--NB12_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5] at EC3_1_S4
NB12_q[5]_data_in = VF1_MASTERHWDATA[5];
NB12_q[5]_write_enable = M1L2621;
NB12_q[5]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[5]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[5]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[5] = MEMORY_SEGMENT(NB12_q[5]_data_in, NB12_q[5]_write_enable, NB12_q[5]_clock_0, , , , , , VCC, NB12_q[5]_write_address, NB12_q[5]_read_address);


--D1L201 is calibration_sources:inst_calibration_sources|i340~112 at LC3_3_S4
--operation mode is normal

D1L201 = D1L46Q # !D1_i445;


--NB12_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4] at EC2_1_S4
NB12_q[4]_data_in = VF1_MASTERHWDATA[4];
NB12_q[4]_write_enable = M1L2621;
NB12_q[4]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[4]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[4]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[4] = MEMORY_SEGMENT(NB12_q[4]_data_in, NB12_q[4]_write_enable, NB12_q[4]_clock_0, , , , , , VCC, NB12_q[4]_write_address, NB12_q[4]_read_address);


--D1L301 is calibration_sources:inst_calibration_sources|i342~112 at LC3_11_S4
--operation mode is normal

D1L301 = D1L36Q # !D1_i445;


--NB12_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3] at EC5_1_S4
NB12_q[3]_data_in = VF1_MASTERHWDATA[3];
NB12_q[3]_write_enable = M1L2621;
NB12_q[3]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[3]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[3]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[3] = MEMORY_SEGMENT(NB12_q[3]_data_in, NB12_q[3]_write_enable, NB12_q[3]_clock_0, , , , , , VCC, NB12_q[3]_write_address, NB12_q[3]_read_address);


--D1L401 is calibration_sources:inst_calibration_sources|i348~112 at LC5_11_S4
--operation mode is normal

D1L401 = D1L26Q # !D1_i445;


--NB12_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2] at EC8_1_S4
NB12_q[2]_data_in = VF1_MASTERHWDATA[2];
NB12_q[2]_write_enable = M1L2621;
NB12_q[2]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[2]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[2]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[2] = MEMORY_SEGMENT(NB12_q[2]_data_in, NB12_q[2]_write_enable, NB12_q[2]_clock_0, , , , , , VCC, NB12_q[2]_write_address, NB12_q[2]_read_address);


--D1L501 is calibration_sources:inst_calibration_sources|i350~112 at LC6_11_S4
--operation mode is normal

D1L501 = D1L16Q # !D1_i445;


--NB12_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1] at EC4_1_S4
NB12_q[1]_data_in = VF1_MASTERHWDATA[1];
NB12_q[1]_write_enable = M1L2621;
NB12_q[1]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[1]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[1]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[1] = MEMORY_SEGMENT(NB12_q[1]_data_in, NB12_q[1]_write_enable, NB12_q[1]_clock_0, , , , , , VCC, NB12_q[1]_write_address, NB12_q[1]_read_address);


--D1L601 is calibration_sources:inst_calibration_sources|i352~112 at LC4_10_S4
--operation mode is normal

D1L601 = D1L06Q # !D1_i445;


--NB12_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0] at EC1_1_S4
NB12_q[0]_data_in = VF1_MASTERHWDATA[0];
NB12_q[0]_write_enable = M1L2621;
NB12_q[0]_clock_0 = GLOBAL(HF1_outclock0);
NB12_q[0]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q);
NB12_q[0]_read_address = RD_ADDR(W6_q[0], W6_q[1], W6_q[2], W6_q[3], W6_q[4], W6_q[5], W6_q[6], W6_q[7]);
NB12_q[0] = MEMORY_SEGMENT(NB12_q[0]_data_in, NB12_q[0]_write_enable, NB12_q[0]_clock_0, , , , , , VCC, NB12_q[0]_write_address, NB12_q[0]_read_address);


--D1L701 is calibration_sources:inst_calibration_sources|i354~112 at LC4_4_S4
--operation mode is normal

D1L701 = D1L95Q # !D1_i445;


--JF1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~107 at LC9_10_C4
--operation mode is normal

JF1L5 = VF1_MASTERHTRANS[1] & JF1L15Q;


--JF1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~37 at LC7_8_C4
--operation mode is normal

JF1L1 = !VF1_MASTERHSIZE[0] & !VF1_MASTERHBURST[2] & !VF1_MASTERHBURST[1] & VF1_MASTERHSIZE[1];

--JF1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~39 at LC7_8_C4
--operation mode is normal

JF1L2 = !VF1_MASTERHSIZE[0] & !VF1_MASTERHBURST[2] & !VF1_MASTERHBURST[1] & VF1_MASTERHSIZE[1];


--JF1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587 at LC3_9_C4
--operation mode is normal

JF1L11 = !VF1_MASTERHTRANS[0] & !JF1L94Q & JF1L1 & VF1_MASTERHTRANS[1];


--JF1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7 at LC7_10_C4
--operation mode is normal

JF1L4 = !VF1_MASTERHBURST[2] & !VF1_MASTERHBURST[1] & VF1_MASTERHBURST[0];


--JF1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6588 at LC4_9_C4
--operation mode is normal

JF1L21 = VF1_MASTERHTRANS[1] & JF1L05Q & JF1L4;


--JF1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589 at LC7_9_C4
--operation mode is normal

JF1L31 = JF1L35Q # JF1L5 # JF1L11 # JF1L21;


--JF1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590 at LC10_8_C4
--operation mode is normal

JF1L41 = !JF1L25Q & (VF1_MASTERHTRANS[1] # !JF1L15Q);


--JF1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591 at LC9_8_C4
--operation mode is normal

JF1L51 = !JF1L94Q & (VF1_MASTERHTRANS[0] # !VF1_MASTERHTRANS[1] # !JF1L1);


--JF1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6592 at LC6_8_C4
--operation mode is normal

JF1L61 = JF1L41 & !JF1L51 & (!JF1L05Q # !JF1L3);


--JF1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6605 at LC1_9_C4
--operation mode is normal

JF1L71 = JF1L35Q # JF1L15Q & VF1_MASTERHTRANS[1];


--JF1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185 at LC8_10_C4
--operation mode is normal

JF1L6 = VF1_MASTERHTRANS[1] # VF1_MASTERHTRANS[0];


--JF1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186 at LC5_11_C4
--operation mode is normal

JF1L7 = !VF1_MASTERHTRANS[0] & VF1_MASTERHTRANS[1];

--JF1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6634 at LC5_11_C4
--operation mode is normal

JF1L23 = !VF1_MASTERHTRANS[0] & VF1_MASTERHTRANS[1];


--JF1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6606 at LC3_10_C4
--operation mode is normal

JF1L81 = !JF1L94Q & JF1L1 & (JF1L74Q # JF1L7);


--JF1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6607 at LC1_11_C4
--operation mode is normal

JF1L91 = JF1L05Q & (JF1L4 # !VF1_MASTERHTRANS[1] & VF1_MASTERHTRANS[0]);


--JF1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6609 at LC8_9_C4
--operation mode is normal

JF1L02 = VF1_MASTERHWRITE & (JF1L21 # JF1L11 # JF1L5);


--EF2L4Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[0]~reg0 at LC6_2_Q3
--operation mode is normal

EF2L4Q_lut_out = JE1_discSPE_latch & EF2L3 # !JE1_discSPE_latch & (JE1_discSPE_pulse & EF2L3 # !JE1_discSPE_pulse & M1_LC_ctrl_local.lc_length[0]);
EF2L4Q = DFFE(EF2L4Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--GF2L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~24 at LC3_3_Q3
--operation mode is normal

GF2L21Q_lut_out = GF2L11Q;
GF2L21Q = DFFE(GF2L21Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~23 at LC10_4_Q3
--operation mode is normal

GF2L11Q_lut_out = GF2L01Q;
GF2L11Q = DFFE(GF2L11Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~294 at LC1_3_Q3
--operation mode is normal

GF2L3 = EF2L4Q & (GF2L11Q # GF2L21Q);


--GF2L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~21 at LC6_4_Q3
--operation mode is normal

GF2L9Q_lut_out = EF2L6Q & M1_LC_ctrl_local.lc_tx_enable[0] & !GF2L8Q;
GF2L9Q = DFFE(GF2L9Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~22 at LC7_4_Q3
--operation mode is normal

GF2L01Q_lut_out = GF2L9Q;
GF2L01Q = DFFE(GF2L01Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~295 at LC9_3_Q3
--operation mode is normal

GF2L4 = !EF2L4Q & (GF2L01Q # GF2L9Q);


--EF2L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[1]~reg0 at LC9_2_Q3
--operation mode is normal

EF2L5Q_lut_out = JE1_discSPE_latch & EF2L2 # !JE1_discSPE_latch & (JE1_discSPE_pulse & EF2L2 # !JE1_discSPE_pulse & M1_LC_ctrl_local.lc_length[1]);
EF2L5Q = DFFE(EF2L5Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--GF2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~28 at LC5_3_Q3
--operation mode is normal

GF2L61Q_lut_out = GF2L51Q;
GF2L61Q = DFFE(GF2L61Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~27 at LC4_3_Q3
--operation mode is normal

GF2L51Q_lut_out = GF2L41Q;
GF2L51Q = DFFE(GF2L51Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~296 at LC8_3_Q3
--operation mode is normal

GF2L5 = EF2L5Q & (GF2L61Q # GF2L51Q);


--GF2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~25 at LC2_3_Q3
--operation mode is normal

GF2L31Q_lut_out = GF2L21Q;
GF2L31Q = DFFE(GF2L31Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~26 at LC7_3_Q3
--operation mode is normal

GF2L41Q_lut_out = GF2L31Q;
GF2L41Q = DFFE(GF2L41Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~297 at LC8_2_Q3
--operation mode is normal

GF2L6 = !EF2L5Q & (GF2L41Q # GF2L31Q);


--GF2L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~31 at LC3_5_Q3
--operation mode is normal

GF2L91Q_lut_out = GF2L81Q;
GF2L91Q = DFFE(GF2L91Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~30 at LC9_6_Q3
--operation mode is normal

GF2L81Q_lut_out = GF2L71Q;
GF2L81Q = DFFE(GF2L81Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~32 at LC7_5_Q3
--operation mode is normal

GF2L02Q_lut_out = GF2L91Q;
GF2L02Q = DFFE(GF2L02Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~29 at LC5_5_Q3
--operation mode is normal

GF2L71Q_lut_out = GF2L61Q;
GF2L71Q = DFFE(GF2L71Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~20 at LC10_5_Q3
--operation mode is normal

GF2L8Q_lut_out = !GF2L02Q & (GF2L8Q # EF2L6Q & M1_LC_ctrl_local.lc_tx_enable[0]);
GF2L8Q = DFFE(GF2L8Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF2L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~299 at LC8_5_Q3
--operation mode is normal

GF2L7 = GF2L71Q # !GF2L8Q;


--EF1L4Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[0]~reg0 at LC7_2_Q3
--operation mode is normal

EF1L4Q_lut_out = JE1_discSPE_latch & EF1L3 # !JE1_discSPE_latch & (JE1_discSPE_pulse & EF1L3 # !JE1_discSPE_pulse & M1_LC_ctrl_local.lc_length[0]);
EF1L4Q = DFFE(EF1L4Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--GF1L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~24 at LC8_6_Q3
--operation mode is normal

GF1L21Q_lut_out = GF1L11Q;
GF1L21Q = DFFE(GF1L21Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~23 at LC3_7_Q3
--operation mode is normal

GF1L11Q_lut_out = GF1L01Q;
GF1L11Q = DFFE(GF1L11Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~294 at LC4_7_Q3
--operation mode is normal

GF1L3 = EF1L4Q & (GF1L21Q # GF1L11Q);


--GF1L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~21 at LC5_8_Q3
--operation mode is normal

GF1L9Q_lut_out = EF1L6Q & M1_LC_ctrl_local.lc_tx_enable[1] & !GF1L8Q;
GF1L9Q = DFFE(GF1L9Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~22 at LC7_8_Q3
--operation mode is normal

GF1L01Q_lut_out = GF1L9Q;
GF1L01Q = DFFE(GF1L01Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~295 at LC9_7_Q3
--operation mode is normal

GF1L4 = !EF1L4Q & (GF1L9Q # GF1L01Q);


--EF1L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[1]~reg0 at LC4_2_Q3
--operation mode is normal

EF1L5Q_lut_out = JE1_discSPE_latch & EF1L2 # !JE1_discSPE_latch & (JE1_discSPE_pulse & EF1L2 # !JE1_discSPE_pulse & M1_LC_ctrl_local.lc_length[1]);
EF1L5Q = DFFE(EF1L5Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--GF1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~28 at LC3_6_Q3
--operation mode is normal

GF1L61Q_lut_out = GF1L51Q;
GF1L61Q = DFFE(GF1L61Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~27 at LC2_6_Q3
--operation mode is normal

GF1L51Q_lut_out = GF1L41Q;
GF1L51Q = DFFE(GF1L51Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~296 at LC10_6_Q3
--operation mode is normal

GF1L5 = EF1L5Q & (GF1L51Q # GF1L61Q);


--GF1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~25 at LC5_6_Q3
--operation mode is normal

GF1L31Q_lut_out = GF1L21Q;
GF1L31Q = DFFE(GF1L31Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~26 at LC7_6_Q3
--operation mode is normal

GF1L41Q_lut_out = GF1L31Q;
GF1L41Q = DFFE(GF1L41Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~297 at LC4_6_Q3
--operation mode is normal

GF1L6 = !EF1L5Q & (GF1L41Q # GF1L31Q);


--GF1L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~31 at LC3_8_Q3
--operation mode is normal

GF1L91Q_lut_out = GF1L81Q;
GF1L91Q = DFFE(GF1L91Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~30 at LC8_7_Q3
--operation mode is normal

GF1L81Q_lut_out = GF1L71Q;
GF1L81Q = DFFE(GF1L81Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~32 at LC2_8_Q3
--operation mode is normal

GF1L02Q_lut_out = GF1L91Q;
GF1L02Q = DFFE(GF1L02Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~29 at LC10_7_Q3
--operation mode is normal

GF1L71Q_lut_out = GF1L61Q;
GF1L71Q = DFFE(GF1L71Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~20 at LC10_8_Q3
--operation mode is normal

GF1L8Q_lut_out = !GF1L02Q & (GF1L8Q # M1_LC_ctrl_local.lc_tx_enable[1] & EF1L6Q);
GF1L8Q = DFFE(GF1L8Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--GF1L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~299 at LC9_8_Q3
--operation mode is normal

GF1L7 = GF1L71Q # !GF1L8Q;


--NC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC10_6_X4
--operation mode is normal

NC1L31 = !W8_sload_path[1] & W8_sload_path[0];


--NC1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC3_7_X4
--operation mode is normal

NC1_rxcteq5 = !W8_sload_path[3] & !W8_sload_path[4] & NC1L31 & W8_sload_path[2];


--NC1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC8_8_X4
--operation mode is normal

NC1L12Q_lut_out = !NC1_rxcteq5 & (NC1L12Q # UC1L51Q & NC1L52Q);
NC1L12Q = DFFE(NC1L12Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|rxd~reg at LC10_6_B3
--operation mode is normal

UC1L51Q_lut_out = EC1L95Q & (UC1L32 # !W11_sload_path[4] & UC1L02Q);
UC1L51Q = DFFE(UC1L51Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC7_8_X4
--operation mode is normal

NC1L52Q_lut_out = NC1L81 # NC1_rxcteq9 & NC1L82Q & W9_sload_path[3];
NC1L52Q = DFFE(NC1L52Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--MC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~reg at LC6_1_L3
--operation mode is normal

MC1L5Q_lut_out = VCC;
MC1L5Q = DFFE(MC1L5Q_lut_out, GLOBAL(HF1_outclock0), !TB1L82, , MC1L4);


--BC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC10_4_A4
--operation mode is normal

BC1L5 = DC1_DCMD_SEQ1 & NC1L01Q;


--DC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC2_10_K4
--operation mode is normal

DC1L2 = !NC1L11Q & !NC1L92Q;


--BC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC6_4_A4
--operation mode is normal

BC1L21Q_lut_out = VCC;
BC1L21Q = DFFE(BC1L21Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L11);


--DC1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC9_16_K4
--operation mode is normal

DC1_IDLE_lut_out = !DC1L82 & (HC1L7 # !NC1L11Q # !DC1L92);
DC1_IDLE = DFFE(DC1_IDLE_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--DC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167 at LC5_15_K4
--operation mode is normal

DC1L3 = BC1L21Q & !DC1_IDLE;


--DC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC9_3_A4
--operation mode is normal

DC1L5 = !NC1L11Q & DC1_BYTE0 & (!DC1_DAT_MSG # !NC1L01Q);


--DC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC6_3_A4
--operation mode is normal

DC1L6 = DC1_BYTE3 # DC1_DCMD_SEQ1 & BC1L21Q;


--NC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC4_7_X4
--operation mode is normal

NC1L41 = !W8_sload_path[3] & !W8_sload_path[1] & W8_sload_path[0] & !W8_sload_path[4];


--NC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC9_8_X4
--operation mode is normal

NC1L1 = W8_sload_path[2] & !UC1L51Q & NC1L41 & NC1L52Q;


--NC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC6_1_K4
--operation mode is normal

NC1L2 = !DB5_dffs[2] & DB5_dffs[7] & DB5_dffs[0];


--NC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC3_10_K4
--operation mode is normal

NC1L3 = DB5_dffs[1] & !DB5_dffs[4] & DB5_dffs[5] & DB5_dffs[6];


--DC1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC6_2_A4
--operation mode is normal

DC1_LEN0_lut_out = !NC1L92Q & (DC1_START # !NC1L01Q & DC1_LEN0);
DC1_LEN0 = DFFE(DC1_LEN0_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC7_15_K4
--operation mode is normal

DC1_STF_WAIT_lut_out = DC1L83 & !NC1L92Q;
DC1_STF_WAIT = DFFE(DC1_STF_WAIT_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START at LC6_5_A4
--operation mode is normal

DC1_START_lut_out = NC1L92Q;
DC1_START = DFFE(DC1_START_lut_out, GLOBAL(HF1_outclock0), , , );


--DC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC9_2_A4
--operation mode is normal

DC1L01 = DC1_START # DC1_BYTE0 # DC1_STF_WAIT # DC1_LEN0;


--NC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC6_10_K4
--operation mode is normal

NC1L9Q_lut_out = DC1L2 & !NC1L8 & (NC1L9Q # UC1L51Q);
NC1L9Q = DFFE(NC1L9Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC8_7_X4
--operation mode is normal

NC1L02Q_lut_out = NC1_rxcteq5 & (NC1L72Q # NC1L32Q);
NC1L02Q = DFFE(NC1L02Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC1_7_X4
--operation mode is normal

NC1L91Q_lut_out = NC1_rxcteq5 & (NC1L72Q # UC1L51Q & NC1L32Q);
NC1L91Q = DFFE(NC1L91Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--DC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC5_14_K4
--operation mode is normal

DC1L51 = HC1L21 # HC1L71 # !DC1_BYTE0;


--QD1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC7_14_I3
--operation mode is normal

QD1_BYT3_lut_out = QD1_BYT2;
QD1_BYT3 = DFFE(QD1_BYT3_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--HE1L534Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28 at LC8_5_U2
--operation mode is normal

HE1L534Q_lut_out = HE1L013 # HE1L534Q & (FE1L512Q # !HE1L91);
HE1L534Q = DFFE(HE1L534Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6] at LC7_2_U2
--operation mode is normal

HE1_rdaddr[6]_lut_out = HE1_rdaddr[6] & (HE1L683 # HE1L983 & HE1L853) # !HE1_rdaddr[6] & HE1L983 & HE1L853;
HE1_rdaddr[6] = DFFE(HE1_rdaddr[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i327 is daq:inst_daq|mem_interface:inst_mem_interface|i327 at LC6_6_U2
--operation mode is normal

HE1_i327 = HE1_rdaddr[6] $ (HE1_AnB & NE1L422 # !HE1_AnB & NE2L322);


--HE1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7] at LC3_2_U2
--operation mode is normal

HE1_rdaddr[7]_lut_out = HE1_rdaddr[7] & (HE1L683 # HE1L983 & HE1L063) # !HE1_rdaddr[7] & HE1L983 & HE1L063;
HE1_rdaddr[7] = DFFE(HE1_rdaddr[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i328 is daq:inst_daq|mem_interface:inst_mem_interface|i328 at LC4_5_U2
--operation mode is normal

HE1_i328 = HE1_rdaddr[7] $ (HE1_AnB & NE1L322 # !HE1_AnB & NE2L222);


--HE1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i~4777 at LC9_5_U2
--operation mode is normal

HE1L363 = HE1L534Q & HE1L12 & !HE1_i328 & !HE1_i327;


--HE1L334Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26 at LC3_12_U2
--operation mode is normal

HE1L334Q_lut_out = HE1L334Q & (HE1L234Q # !VF1_SLAVEHREADYO) # !HE1L334Q & HE1L234Q & VF1_SLAVEHREADYO;
HE1L334Q = DFFE(HE1L334Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--NE1_header_1.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[1] at LC3_11_U2
--operation mode is normal

NE1_header_1.eventtype[1]_lut_out = PE1_eventtype[1];
NE1_header_1.eventtype[1] = DFFE(NE1_header_1.eventtype[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC9_11_U2
--operation mode is normal

NE1_header_1.eventtype[0]_lut_out = !PE1_eventtype[0];
NE1_header_1.eventtype[0] = DFFE(NE1_header_1.eventtype[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--HE1L6 is daq:inst_daq|mem_interface:inst_mem_interface|i177~583 at LC5_11_U2
--operation mode is normal

HE1L6 = NE1_rd_ptr[0] & (!NE1_header_1.eventtype[1] # !NE1_header_1.eventtype[0]);


--NE1_header_0.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[1] at LC10_11_U2
--operation mode is normal

NE1_header_0.eventtype[1]_lut_out = PE1_eventtype[1];
NE1_header_0.eventtype[1] = DFFE(NE1_header_0.eventtype[1]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC7_11_U2
--operation mode is normal

NE1_header_0.eventtype[0]_lut_out = !PE1_eventtype[0];
NE1_header_0.eventtype[0] = DFFE(NE1_header_0.eventtype[0]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i177~584 at LC6_11_U2
--operation mode is normal

HE1L7 = !NE1_rd_ptr[0] & (!NE1_header_0.eventtype[1] # !NE1_header_0.eventtype[0]);


--HE1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i177~585 at LC4_11_U2
--operation mode is normal

HE1L8 = HE1_AnB & NE1L222 & (HE1L7 # HE1L6);


--NE2_header_1.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[1] at LC3_13_R2
--operation mode is normal

NE2_header_1.eventtype[1]_lut_out = PE2_eventtype[1];
NE2_header_1.eventtype[1] = DFFE(NE2_header_1.eventtype[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC10_13_R2
--operation mode is normal

NE2_header_1.eventtype[0]_lut_out = !PE2_eventtype[0];
NE2_header_1.eventtype[0] = DFFE(NE2_header_1.eventtype[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--HE1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i177~586 at LC4_13_R2
--operation mode is normal

HE1L9 = NE2_rd_ptr[0] & (!NE2_header_1.eventtype[1] # !NE2_header_1.eventtype[0]);


--NE2_header_0.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[1] at LC6_13_R2
--operation mode is normal

NE2_header_0.eventtype[1]_lut_out = PE2_eventtype[1];
NE2_header_0.eventtype[1] = DFFE(NE2_header_0.eventtype[1]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC5_13_R2
--operation mode is normal

NE2_header_0.eventtype[0]_lut_out = !PE2_eventtype[0];
NE2_header_0.eventtype[0] = DFFE(NE2_header_0.eventtype[0]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i177~587 at LC9_13_R2
--operation mode is normal

HE1L01 = !NE2_rd_ptr[0] & (!NE2_header_0.eventtype[1] # !NE2_header_0.eventtype[0]);


--HE1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i177~588 at LC9_12_R2
--operation mode is normal

HE1L11 = NE2L122 & !HE1_AnB & (HE1L01 # HE1L9);


--HE1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i~4778 at LC7_10_U2
--operation mode is normal

HE1L463 = VF1_SLAVEHREADYO & !HE1L11 & HE1L334Q & !HE1L8;


--WE2_compr_size[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8] at LC8_9_U2
--operation mode is normal

WE2_compr_size[8]_lut_out = !WE2_i888 & (WE2L961 & WE2L902 # !WE2L961 & WE2_compr_size[8]);
WE2_compr_size[8] = DFFE(WE2_compr_size[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8] at LC7_8_U2
--operation mode is normal

WE1_compr_size[8]_lut_out = !WE1_i888 & (WE1L561 & WE1L502 # !WE1L561 & WE1_compr_size[8]);
WE1_compr_size[8] = DFFE(WE1_compr_size[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[8] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[8] at LC9_2_U2
--operation mode is normal

HE1_rdaddr[8]_lut_out = HE1_rdaddr[8] & (HE1L683 # HE1L983 & HE1L263) # !HE1_rdaddr[8] & HE1L983 & HE1L263;
HE1_rdaddr[8] = DFFE(HE1_rdaddr[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i448 is daq:inst_daq|mem_interface:inst_mem_interface|i448 at LC4_8_U2
--operation mode is normal

HE1_i448 = HE1_rdaddr[8] $ (HE1_AnB & WE1_compr_size[8] # !HE1_AnB & WE2_compr_size[8]);


--WE2_compr_size[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6] at LC5_7_U2
--operation mode is normal

WE2_compr_size[6]_lut_out = !WE2_i888 & (WE2L961 & WE2L502 # !WE2L961 & WE2_compr_size[6]);
WE2_compr_size[6] = DFFE(WE2_compr_size[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6] at LC3_7_U2
--operation mode is normal

WE1_compr_size[6]_lut_out = !WE1_i888 & (WE1L561 & WE1L102 # !WE1L561 & WE1_compr_size[6]);
WE1_compr_size[6] = DFFE(WE1_compr_size[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_i446 is daq:inst_daq|mem_interface:inst_mem_interface|i446 at LC10_7_U2
--operation mode is normal

HE1_i446 = HE1_rdaddr[6] $ (HE1_AnB & WE1_compr_size[6] # !HE1_AnB & WE2_compr_size[6]);


--WE2_compr_size[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2] at LC4_7_U2
--operation mode is normal

WE2_compr_size[2]_lut_out = !WE2_i888 & (WE2L961 & WE2L791 # !WE2L961 & WE2_compr_size[2]);
WE2_compr_size[2] = DFFE(WE2_compr_size[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2] at LC2_7_U2
--operation mode is normal

WE1_compr_size[2]_lut_out = !WE1_i888 & (WE1L561 & WE1L391 # !WE1L561 & WE1_compr_size[2]);
WE1_compr_size[2] = DFFE(WE1_compr_size[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2] at LC8_2_U2
--operation mode is normal

HE1_rdaddr[2]_lut_out = HE1_rdaddr[2] & (HE1L683 # HE1L983 & HE1L053) # !HE1_rdaddr[2] & HE1L983 & HE1L053;
HE1_rdaddr[2] = DFFE(HE1_rdaddr[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i442 is daq:inst_daq|mem_interface:inst_mem_interface|i442 at LC6_7_U2
--operation mode is normal

HE1_i442 = HE1_rdaddr[2] $ (HE1_AnB & WE1_compr_size[2] # !HE1_AnB & WE2_compr_size[2]);


--WE2_compr_size[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7] at LC6_8_U2
--operation mode is normal

WE2_compr_size[7]_lut_out = !WE2_i888 & (WE2L961 & WE2L702 # !WE2L961 & WE2_compr_size[7]);
WE2_compr_size[7] = DFFE(WE2_compr_size[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7] at LC7_7_U2
--operation mode is normal

WE1_compr_size[7]_lut_out = !WE1_i888 & (WE1L561 & WE1L302 # !WE1L561 & WE1_compr_size[7]);
WE1_compr_size[7] = DFFE(WE1_compr_size[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_i447 is daq:inst_daq|mem_interface:inst_mem_interface|i447 at LC9_7_U2
--operation mode is normal

HE1_i447 = HE1_rdaddr[7] $ (HE1_AnB & WE1_compr_size[7] # !HE1_AnB & WE2_compr_size[7]);


--HE1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i~4779 at LC1_7_U2
--operation mode is normal

HE1L563 = HE1_i447 # HE1_i448 # HE1_i442 # HE1_i446;


--WE2_compr_size[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5] at LC1_10_U2
--operation mode is normal

WE2_compr_size[5]_lut_out = !WE2_i888 & (WE2L961 & WE2L302 # !WE2L961 & WE2_compr_size[5]);
WE2_compr_size[5] = DFFE(WE2_compr_size[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5] at LC2_9_U2
--operation mode is normal

WE1_compr_size[5]_lut_out = !WE1_i888 & (WE1L561 & WE1L991 # !WE1L561 & WE1_compr_size[5]);
WE1_compr_size[5] = DFFE(WE1_compr_size[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5] at LC10_2_U2
--operation mode is normal

HE1_rdaddr[5]_lut_out = HE1_rdaddr[5] & (HE1L683 # HE1L983 & HE1L653) # !HE1_rdaddr[5] & HE1L983 & HE1L653;
HE1_rdaddr[5] = DFFE(HE1_rdaddr[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i445 is daq:inst_daq|mem_interface:inst_mem_interface|i445 at LC10_9_U2
--operation mode is normal

HE1_i445 = HE1_rdaddr[5] $ (HE1_AnB & WE1_compr_size[5] # !HE1_AnB & WE2_compr_size[5]);


--WE2_compr_size[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0] at LC3_9_U2
--operation mode is normal

WE2_compr_size[0]_lut_out = WE2_i888 # WE2L961 & WE2L391 # !WE2L961 & WE2_compr_size[0];
WE2_compr_size[0] = DFFE(WE2_compr_size[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0] at LC5_9_U2
--operation mode is normal

WE1_compr_size[0]_lut_out = WE1_i888 # WE1L561 & WE1L981 # !WE1L561 & WE1_compr_size[0];
WE1_compr_size[0] = DFFE(WE1_compr_size[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0] at LC4_2_U2
--operation mode is normal

HE1_rdaddr[0]_lut_out = HE1_rdaddr[0] & (HE1L683 # HE1L983 & HE1L643) # !HE1_rdaddr[0] & HE1L983 & HE1L643;
HE1_rdaddr[0] = DFFE(HE1_rdaddr[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i440 is daq:inst_daq|mem_interface:inst_mem_interface|i440 at LC4_9_U2
--operation mode is normal

HE1_i440 = HE1_rdaddr[0] $ (HE1_AnB & WE1_compr_size[0] # !HE1_AnB & WE2_compr_size[0]);


--WE2_compr_size[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3] at LC9_9_U2
--operation mode is normal

WE2_compr_size[3]_lut_out = !WE2_i888 & (WE2L961 & WE2L991 # !WE2L961 & WE2_compr_size[3]);
WE2_compr_size[3] = DFFE(WE2_compr_size[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3] at LC2_8_U2
--operation mode is normal

WE1_compr_size[3]_lut_out = !WE1_i888 & (WE1L561 & WE1L591 # !WE1L561 & WE1_compr_size[3]);
WE1_compr_size[3] = DFFE(WE1_compr_size[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3] at LC5_2_U2
--operation mode is normal

HE1_rdaddr[3]_lut_out = HE1_rdaddr[3] & (HE1L683 # HE1L983 & HE1L253) # !HE1_rdaddr[3] & HE1L983 & HE1L253;
HE1_rdaddr[3] = DFFE(HE1_rdaddr[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i443 is daq:inst_daq|mem_interface:inst_mem_interface|i443 at LC8_8_U2
--operation mode is normal

HE1_i443 = HE1_rdaddr[3] $ (HE1_AnB & WE1_compr_size[3] # !HE1_AnB & WE2_compr_size[3]);


--WE2_compr_size[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4] at LC9_10_U2
--operation mode is normal

WE2_compr_size[4]_lut_out = !WE2_i888 & (WE2L961 & WE2L102 # !WE2L961 & WE2_compr_size[4]);
WE2_compr_size[4] = DFFE(WE2_compr_size[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4] at LC7_9_U2
--operation mode is normal

WE1_compr_size[4]_lut_out = !WE1_i888 & (WE1L561 & WE1L791 # !WE1L561 & WE1_compr_size[4]);
WE1_compr_size[4] = DFFE(WE1_compr_size[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4] at LC6_2_U2
--operation mode is normal

HE1_rdaddr[4]_lut_out = HE1_rdaddr[4] & (HE1L683 # HE1L983 & HE1L453) # !HE1_rdaddr[4] & HE1L983 & HE1L453;
HE1_rdaddr[4] = DFFE(HE1_rdaddr[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i444 is daq:inst_daq|mem_interface:inst_mem_interface|i444 at LC6_9_U2
--operation mode is normal

HE1_i444 = HE1_rdaddr[4] $ (HE1_AnB & WE1_compr_size[4] # !HE1_AnB & WE2_compr_size[4]);


--HE1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i~4780 at LC5_8_U2
--operation mode is normal

HE1L663 = HE1_i443 # HE1_i445 # HE1_i444 # HE1_i440;


--WE2_compr_size[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1] at LC9_8_U2
--operation mode is normal

WE2_compr_size[1]_lut_out = !WE2_i888 & (WE2L961 & WE2L591 # !WE2L961 & WE2_compr_size[1]);
WE2_compr_size[1] = DFFE(WE2_compr_size[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_compr_size[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1] at LC3_8_U2
--operation mode is normal

WE1_compr_size[1]_lut_out = !WE1_i888 & (WE1L561 & WE1L191 # !WE1L561 & WE1_compr_size[1]);
WE1_compr_size[1] = DFFE(WE1_compr_size[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1] at LC7_3_U2
--operation mode is normal

HE1_rdaddr[1]_lut_out = HE1L843 & (HE1L983 # HE1_rdaddr[1] & HE1L683) # !HE1L843 & HE1_rdaddr[1] & HE1L683;
HE1_rdaddr[1] = DFFE(HE1_rdaddr[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1_i441 is daq:inst_daq|mem_interface:inst_mem_interface|i441 at LC8_7_U2
--operation mode is normal

HE1_i441 = HE1_rdaddr[1] $ (HE1_AnB & WE1_compr_size[1] # !HE1_AnB & WE2_compr_size[1]);


--HE1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i~4781 at LC9_6_U2
--operation mode is normal

HE1L763 = HE1L834Q & !HE1_i441 & !HE1L663 & !HE1L563;


--HE1L234Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25 at LC9_12_P2
--operation mode is normal

HE1L234Q_lut_out = HE1L134Q & (HE1L234Q # VF1_SLAVEHREADYO) # !HE1L134Q & HE1L234Q & !VF1_SLAVEHREADYO;
HE1L234Q = DFFE(HE1L234Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L134Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24 at LC7_12_P2
--operation mode is normal

HE1L134Q_lut_out = HE1L134Q & (HE1L034Q # !VF1_SLAVEHREADYO) # !HE1L134Q & HE1L034Q & VF1_SLAVEHREADYO;
HE1L134Q = DFFE(HE1L134Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L824Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21 at LC6_14_U2
--operation mode is normal

HE1L824Q_lut_out = !HE1L724Q & (WE1_i1279 # WE2_bfr_dav_out & !WE2_lbm_read_done);
HE1L824Q = DFFE(HE1L824Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L034Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23 at LC5_14_U2
--operation mode is normal

HE1L034Q_lut_out = HE1L034Q & (!HE1L5 & HE1L924Q # !VF1_SLAVEHREADYO) # !HE1L034Q & !HE1L5 & HE1L924Q;
HE1L034Q = DFFE(HE1L034Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L734Q is daq:inst_daq|mem_interface:inst_mem_interface|state~30 at LC2_14_U2
--operation mode is normal

HE1L734Q_lut_out = HE1L634Q # HE1L42 & HE1L734Q & !HE1L73;
HE1L734Q = DFFE(HE1L734Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i~4782 at LC6_13_U2
--operation mode is normal

HE1L863 = !HE1L824Q & !HE1L034Q & !HE1L134Q & !HE1L734Q;


--HE1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i~4783 at LC7_13_U2
--operation mode is normal

HE1L963 = !HE1L534Q & !HE1L334Q;


--HE1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i~4784 at LC5_12_U2
--operation mode is normal

HE1L073 = HE1L1Q & (HE1L234Q # !HE1L863 # !HE1L963);


--HE1L934Q is daq:inst_daq|mem_interface:inst_mem_interface|state~33 at LC7_16_U2
--operation mode is normal

HE1L934Q_lut_out = HE1L834Q & !FE1L512Q & !HE1L283;
HE1L934Q = DFFE(HE1L934Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L634Q is daq:inst_daq|mem_interface:inst_mem_interface|state~29 at LC3_5_U2
--operation mode is normal

HE1L634Q_lut_out = HE1L463 # HE1L113 # !FE1L512Q & HE1L363;
HE1L634Q = DFFE(HE1L634Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L044Q is daq:inst_daq|mem_interface:inst_mem_interface|state~34 at LC7_15_U2
--operation mode is normal

HE1L044Q_lut_out = HE1L934Q # HE1L213 # HE1L044Q & !HE1L73;
HE1L044Q = DFFE(HE1L044Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i~4785 at LC1_5_U2
--operation mode is normal

HE1L173 = HE1L934Q # HE1L044Q # HE1L634Q;


--HE1L434Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27 at LC8_10_U2
--operation mode is normal

HE1L434Q_lut_out = HE1L334Q & (HE1L21 # HE1L434Q & !HE1L41) # !HE1L334Q & HE1L434Q & !HE1L41;
HE1L434Q = DFFE(HE1L434Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i~4786 at LC5_6_U2
--operation mode is normal

HE1L273 = HE1L434Q & (HE1_AnB & !NE1L122 # !HE1_AnB & !NE2L022);


--HE1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i330~173 at LC5_10_U2
--operation mode is normal

HE1L81 = HE1_rdaddr[0] & HE1_rdaddr[2] & HE1_rdaddr[3] & HE1_rdaddr[5];

--HE1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i330~181 at LC5_10_U2
--operation mode is normal

HE1L22 = HE1_rdaddr[0] & HE1_rdaddr[2] & HE1_rdaddr[3] & HE1_rdaddr[5];


--HE1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i~1 at LC4_10_U2
--operation mode is normal

HE1L903 = !HE1L81 # !HE1_rdaddr[6] # !HE1_rdaddr[4] # !HE1_rdaddr[1];


--HE1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i~4787 at LC7_6_U2
--operation mode is normal

HE1L373 = HE1L073 # HE1L173 # !HE1L903 & HE1L273;


--HE1L924Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22 at LC10_14_U2
--operation mode is normal

HE1L924Q_lut_out = HE1L824Q;
HE1L924Q = DFFE(HE1L924Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i~4789 at LC2_13_U2
--operation mode is normal

HE1L473 = !HE1L824Q & !HE1L734Q;


--HE1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i~4790 at LC3_14_U2
--operation mode is normal

HE1L573 = HE1L924Q # HE1L034Q # !HE1L473 & HE1L024Q;


--HE1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24] at LC10_6_N3
--operation mode is normal

HE1_start_address[24]_lut_out = !M1_DAQ_ctrl_local.LBM_ptr_RST & (HE1L14 # !HE1L973 & HE1L933);
HE1_start_address[24] = DFFE(HE1_start_address[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i520~33 at LC1_14_P1
--operation mode is normal

HE1L73 = !FE1L512Q & (M1_DAQ_ctrl_local.LBM_mode[1] # !HE1_start_address[24] # !M1_DAQ_ctrl_local.LBM_mode[0]);


--HE1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i387~1 at LC6_15_U2
--operation mode is normal

HE1L32 = M1_COMPR_ctrl_local.COMPR_mode[1] $ M1_COMPR_ctrl_local.COMPR_mode[0];


--WE1_bfr_dav_out is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out at LC8_4_F2
--operation mode is normal

WE1_bfr_dav_out_lut_out = WE1_bfr_dav_out & WE1L172 # !WE1L272;
WE1_bfr_dav_out = DFFE(WE1_bfr_dav_out_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done at LC4_16_U2
--operation mode is normal

WE1_lbm_read_done_lut_out = HE1_AnB & (HE1_read_done # WE1_lbm_read_done & !WE1L971) # !HE1_AnB & WE1_lbm_read_done & !WE1L971;
WE1_lbm_read_done = DFFE(WE1_lbm_read_done_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_i1279 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1279 at LC2_15_U2
--operation mode is normal

WE1_i1279 = WE1_bfr_dav_out & !WE1_lbm_read_done;


--WE2_bfr_dav_out is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out at LC10_8_Z2
--operation mode is normal

WE2_bfr_dav_out_lut_out = WE2_bfr_dav_out & WE2L672 # !WE2L772;
WE2_bfr_dav_out = DFFE(WE2_bfr_dav_out_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done at LC10_15_U2
--operation mode is normal

WE2_lbm_read_done_lut_out = WE2L381 & HE1_read_done & !HE1_AnB # !WE2L381 & (WE2_lbm_read_done # HE1_read_done & !HE1_AnB);
WE2_lbm_read_done = DFFE(WE2_lbm_read_done_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_i1282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1282 at LC9_14_U2
--operation mode is normal

WE2_i1282 = WE2_bfr_dav_out & !WE2_lbm_read_done;


--HE1L42 is daq:inst_daq|mem_interface:inst_mem_interface|i388~72 at LC4_14_U2
--operation mode is normal

HE1L42 = HE1L32 & (HE1_AnB & WE1_i1279 # !HE1_AnB & WE2_i1282);


--FE1L012 is daq:inst_daq|ahb_master:inst_ahb_master|i~9685 at LC3_12_P2
--operation mode is normal

FE1L012 = FE1L612Q & HE1L1Q & (VF1_SLAVEHRESP[1] # !VF1_SLAVEHRESP[0]);


--JF1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6611 at LC5_9_C4
--operation mode is normal

JF1L12 = VF1_MASTERHTRANS[1] & (JF1L15Q # JF1L05Q & JF1L4);


--JF1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6612 at LC2_10_C4
--operation mode is normal

JF1L22 = !JF1L94Q & JF1L1 & (VF1_MASTERHTRANS[0] # VF1_MASTERHTRANS[1]);


--JF1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6614 at LC4_11_C4
--operation mode is normal

JF1L32 = VF1_MASTERHTRANS[0] & !VF1_MASTERHTRANS[1];


--JF1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6615 at LC1_10_C4
--operation mode is normal

JF1L42 = JF1L35Q # JF1L32 & (JF1L15Q # JF1L05Q);


--JF1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6616 at LC3_11_C4
--operation mode is normal

JF1L52 = JF1L05Q & JF1L4 & (VF1_MASTERHTRANS[1] # VF1_MASTERHTRANS[0]);


--JF1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6623 at LC9_11_C4
--operation mode is normal

JF1L62 = !JF1L6 & (JF1L15Q # JF1L05Q # !JF1L94Q);


--JF1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6624 at LC5_7_C4
--operation mode is normal

JF1L72 = JF1L05Q & (VF1_MASTERHBURST[2] # VF1_MASTERHBURST[1] # !VF1_MASTERHBURST[0]);


--JF1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625 at LC10_11_C4
--operation mode is normal

JF1L82 = JF1L1 & (JF1L72 & !JF1L32 # !JF1L94Q) # !JF1L1 & JF1L72 & !JF1L32;


--HE1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i~4792 at LC8_13_U2
--operation mode is normal

HE1L673 = HE1L534Q # HE1L834Q # HE1L334Q # HE1L924Q;


--HE1L724Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20 at LC8_14_U2
--operation mode is normal

HE1L724Q_lut_out = HE1L044Q & !HE1L73 & (HE1L724Q # !HE1L093) # !HE1L044Q & (HE1L724Q # !HE1L093);
HE1L724Q = DFFE(HE1L724Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i~4793 at LC10_13_U2
--operation mode is normal

HE1L773 = HE1L724Q & !HE1L044Q;


--HE1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i~4794 at LC6_12_U2
--operation mode is normal

HE1L873 = HE1L673 # HE1L234Q # !HE1L863 # !HE1L773;


--HE1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i678~159 at LC6_4_N3
--operation mode is normal

HE1L45 = HE1_start_address[11] & (HE1L873 # HE1L434Q);


--HE1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i~4795 at LC3_6_U2
--operation mode is normal

HE1L973 = !HE1L634Q & !HE1L934Q;


--M1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST at LC9_2_P1
--operation mode is normal

M1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = M1_i150 & VF1_MASTERHWDATA[0] & M1L4131 & !M1_i433;
M1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(M1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--HE1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i677~159 at LC7_2_N3
--operation mode is normal

HE1L35 = HE1_start_address[12] & (HE1L434Q # HE1L873);


--HE1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i676~159 at LC7_1_N3
--operation mode is normal

HE1L25 = HE1_start_address[13] & (HE1L434Q # HE1L873);


--HE1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i675~159 at LC8_1_N3
--operation mode is normal

HE1L15 = HE1_start_address[14] & (HE1L434Q # HE1L873);


--HE1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i674~159 at LC3_4_N3
--operation mode is normal

HE1L05 = HE1_start_address[15] & (HE1L873 # HE1L434Q);


--HE1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i673~159 at LC1_2_N3
--operation mode is normal

HE1L94 = HE1_start_address[16] & (HE1L434Q # HE1L873);


--HE1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i672~159 at LC9_1_N3
--operation mode is normal

HE1L84 = HE1_start_address[17] & (HE1L434Q # HE1L873);


--HE1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i671~159 at LC5_2_N3
--operation mode is normal

HE1L74 = HE1_start_address[18] & (HE1L434Q # HE1L873);


--HE1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i670~159 at LC3_6_N3
--operation mode is normal

HE1L64 = HE1_start_address[19] & (HE1L873 # HE1L434Q);


--HE1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i669~159 at LC7_4_N3
--operation mode is normal

HE1L54 = HE1_start_address[20] & (HE1L434Q # HE1L873);


--HE1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i668~159 at LC3_1_N3
--operation mode is normal

HE1L44 = HE1_start_address[21] & (HE1L873 # HE1L434Q);


--HE1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i667~159 at LC7_6_N3
--operation mode is normal

HE1L34 = HE1_start_address[22] & (HE1L873 # HE1L434Q);


--HE1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i666~159 at LC10_5_N3
--operation mode is normal

HE1L24 = HE1_start_address[23] & (HE1L434Q # HE1L873);


--PE1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC8_4_I2
--operation mode is normal

PE1_HEADER_data.trigger_word[0]~reg0_lut_out = JE1L04Q;
PE1_HEADER_data.trigger_word[0]~reg0 = DFFE(PE1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--NE1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0] at LC6_7_E2
--operation mode is normal

NE1_wr_ptr[0]_lut_out = !NE1_wr_ptr[0];
NE1_wr_ptr[0] = DFFE(NE1_wr_ptr[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , PE1L38Q);


--NE1L38 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail~0 at LC5_7_E2
--operation mode is normal

NE1L38 = PE1L38Q & NE1_wr_ptr[0] & !L1L4Q;


--NE1L2 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail~0 at LC6_6_E2
--operation mode is normal

NE1L2 = PE1L38Q & !NE1_wr_ptr[0] & !L1L4Q;


--VE1_compr_done_strb is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb at LC4_16_Y2
--operation mode is normal

VE1_compr_done_strb_lut_out = VE1L7311Q & (VE1_compr_done_strb & VE1L637 # !VE1_compr_done) # !VE1L7311Q & VE1_compr_done_strb & VE1L637;
VE1_compr_done_strb = DFFE(VE1_compr_done_strb_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1_compr_mode[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0] at LC5_5_R2
--operation mode is normal

VE1_compr_mode[0]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[0];
VE1_compr_mode[0] = DFFE(VE1_compr_mode[0]_lut_out, GLOBAL(HF1_outclock0), , , VE1L02);


--VE1_compr_done_strb_clk40 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40 at LC3_15_O2
--operation mode is normal

VE1_compr_done_strb_clk40_lut_out = VE1_compr_done_strb;
VE1_compr_done_strb_clk40 = DFFE(VE1_compr_done_strb_clk40_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_compr_mode[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1] at LC7_5_R2
--operation mode is normal

VE1_compr_mode[1]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[1];
VE1_compr_mode[1] = DFFE(VE1_compr_mode[1]_lut_out, GLOBAL(HF1_outclock0), , , VE1L02);


--VE1L327 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2662~119 at LC4_15_O2
--operation mode is normal

VE1L327 = !VE1_compr_mode[1] & VE1_compr_mode[0] & VE1_compr_done_strb & !VE1_compr_done_strb_clk40;


--HE1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done at LC5_4_V2
--operation mode is normal

HE1_read_done_lut_out = HE1L044Q & !HE1_done_pulse_done_last;
HE1_read_done = DFFE(HE1_read_done_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L427 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2662~120 at LC10_15_O2
--operation mode is normal

VE1L427 = HE1_AnB & HE1_read_done & (VE1_compr_mode[1] # !VE1_compr_mode[0]);


--VE1L527 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2662~121 at LC5_14_O2
--operation mode is normal

VE1L527 = !L1L4Q & (VE1L427 # VE1L327);


--PE2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC3_2_I2
--operation mode is normal

PE2_HEADER_data.trigger_word[0]~reg0_lut_out = JE1L04Q;
PE2_HEADER_data.trigger_word[0]~reg0 = DFFE(PE2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--NE2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0] at LC5_2_R2
--operation mode is normal

NE2_wr_ptr[0]_lut_out = !NE2_wr_ptr[0];
NE2_wr_ptr[0] = DFFE(NE2_wr_ptr[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , PE2L28Q);


--NE2L38 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail~0 at LC7_14_G2
--operation mode is normal

NE2L38 = NE2_wr_ptr[0] & PE2L28Q & !L1L4Q;


--NE2L2 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail~0 at LC6_14_G2
--operation mode is normal

NE2L2 = !NE2_wr_ptr[0] & PE2L28Q & !L1L4Q;


--VE2_compr_done_strb is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb at LC7_5_R3
--operation mode is normal

VE2_compr_done_strb_lut_out = VE2_compr_done_strb & (VE2L637 # VE2L8311Q & !VE2_compr_done) # !VE2_compr_done_strb & VE2L8311Q & !VE2_compr_done;
VE2_compr_done_strb = DFFE(VE2_compr_done_strb_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2_compr_mode[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0] at LC3_5_R2
--operation mode is normal

VE2_compr_mode[0]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[0];
VE2_compr_mode[0] = DFFE(VE2_compr_mode[0]_lut_out, GLOBAL(HF1_outclock0), , , VE2L02);


--VE2_compr_done_strb_clk40 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40 at LC10_4_R2
--operation mode is normal

VE2_compr_done_strb_clk40_lut_out = VE2_compr_done_strb;
VE2_compr_done_strb_clk40 = DFFE(VE2_compr_done_strb_clk40_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_compr_mode[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1] at LC6_5_R2
--operation mode is normal

VE2_compr_mode[1]_lut_out = M1_COMPR_ctrl_local.COMPR_mode[1];
VE2_compr_mode[1] = DFFE(VE2_compr_mode[1]_lut_out, GLOBAL(HF1_outclock0), , , VE2L02);


--VE2L327 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2662~119 at LC5_4_R2
--operation mode is normal

VE2L327 = !VE2_compr_done_strb_clk40 & VE2_compr_done_strb & !VE2_compr_mode[1] & VE2_compr_mode[0];


--VE2L427 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2662~120 at LC7_4_R2
--operation mode is normal

VE2L427 = HE1_read_done & !HE1_AnB & (VE2_compr_mode[1] # !VE2_compr_mode[0]);


--VE2L527 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2662~121 at LC6_4_R2
--operation mode is normal

VE2L527 = !L1L4Q & (VE2L427 # VE2L327);


--SE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC6_11_P4
--operation mode is normal

SE1L41Q_lut_out = SE1L123Q # SE1L41Q & (SE1L613Q # !SE1L032);
SE1L41Q = DFFE(SE1L41Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC5_14_P4
--operation mode is normal

SE1_readout_cnt[0]_lut_out = SE1L722 # SE1L07 # SE1_readout_cnt[0] & SE1L17;
SE1_readout_cnt[0] = DFFE(SE1_readout_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--NE1_i930 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i930 at LC9_11_P4
--operation mode is normal

NE1_i930 = !SE1_readout_cnt[0] & SE1L41Q;


--SE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC9_16_P4
--operation mode is normal

SE1_readout_cnt[1]_lut_out = SE1L07 # SE1L622 # SE1L17 & SE1_readout_cnt[1];
SE1_readout_cnt[1] = DFFE(SE1_readout_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC8_16_P4
--operation mode is normal

SE1_readout_cnt[2]_lut_out = SE1L07 # SE1L28 # SE1L023Q & SE1L412;
SE1_readout_cnt[2] = DFFE(SE1_readout_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC5_16_P4
--operation mode is normal

SE1_readout_cnt[3]_lut_out = SE1L07 # SE1L18 # SE1L023Q & SE1L612;
SE1_readout_cnt[3] = DFFE(SE1_readout_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC4_16_P4
--operation mode is normal

SE1_readout_cnt[4]_lut_out = SE1L07 # SE1L08 # SE1L023Q & SE1L812;
SE1_readout_cnt[4] = DFFE(SE1_readout_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC2_16_P4
--operation mode is normal

SE1_readout_cnt[5]_lut_out = SE1L07 # SE1L97 # SE1L023Q & SE1L022;
SE1_readout_cnt[5] = DFFE(SE1_readout_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC10_16_P4
--operation mode is normal

SE1_readout_cnt[6]_lut_out = SE1L07 # SE1L87 # SE1L023Q & SE1L222;
SE1_readout_cnt[6] = DFFE(SE1_readout_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--VE1L707 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2631~106 at LC8_15_O2
--operation mode is normal

VE1L707 = VE1_compr_mode[0] & VE1_compr_mode[1] # !VE1_compr_mode[0] & (WE1_bfr_dav_out & !WE1_lbm_read_done # !VE1_compr_mode[1]);


--VE1L517 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2639~184 at LC6_14_O2
--operation mode is normal

VE1L517 = !L1L4Q & (VE1L707 & HE1_rdaddr[0] # !VE1L707 & !W23_counter_cell[2]);


--VE1L417 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2638~184 at LC6_15_O2
--operation mode is normal

VE1L417 = !L1L4Q & (VE1L707 & HE1_rdaddr[1] # !VE1L707 & !W23_counter_cell[3]);


--VE1L317 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2637~184 at LC3_16_O2
--operation mode is normal

VE1L317 = !L1L4Q & (VE1L707 & HE1_rdaddr[2] # !VE1L707 & !W23_counter_cell[4]);


--VE1L217 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2636~184 at LC9_15_O2
--operation mode is normal

VE1L217 = !L1L4Q & (VE1L707 & HE1_rdaddr[3] # !VE1L707 & !W23_counter_cell[5]);


--VE1L117 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2635~184 at LC3_13_O2
--operation mode is normal

VE1L117 = !L1L4Q & (VE1L707 & HE1_rdaddr[4] # !VE1L707 & !W23_counter_cell[6]);


--VE1L017 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2634~184 at LC8_14_O2
--operation mode is normal

VE1L017 = !L1L4Q & (VE1L707 & HE1_rdaddr[5] # !VE1L707 & !W23_counter_cell[7]);


--VE1L907 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2633~184 at LC5_16_O2
--operation mode is normal

VE1L907 = !L1L4Q & (VE1L707 & HE1_rdaddr[6] # !VE1L707 & !W23_counter_cell[8]);


--VE1L807 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2632~183 at LC4_7_O2
--operation mode is normal

VE1L807 = !L1L4Q & (VE1L707 & HE1_rdaddr[7] # !VE1L707 & !W23_counter_cell[9]);


--SE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC3_14_Z2
--operation mode is normal

SE2L41Q_lut_out = SE2L123Q # SE2L41Q & !SE2L442;
SE2L41Q = DFFE(SE2L41Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC2_16_Z4
--operation mode is normal

SE2_readout_cnt[0]_lut_out = SE2L542 # SE2_readout_cnt[0] & (SE2L423Q # !SE2L642);
SE2_readout_cnt[0] = DFFE(SE2_readout_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--NE2_i930 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i930 at LC9_15_Z2
--operation mode is normal

NE2_i930 = SE2L41Q & !SE2_readout_cnt[0];


--SE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC2_15_Z4
--operation mode is normal

SE2_readout_cnt[1]_lut_out = SE2L742 # SE2_readout_cnt[1] & (SE2L423Q # !SE2L642);
SE2_readout_cnt[1] = DFFE(SE2_readout_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC8_16_Z4
--operation mode is normal

SE2_readout_cnt[2]_lut_out = SE2L18 # SE2L023Q & SE2L312 # !SE2L842;
SE2_readout_cnt[2] = DFFE(SE2_readout_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC6_16_Z4
--operation mode is normal

SE2_readout_cnt[3]_lut_out = SE2L08 # SE2L512 & SE2L023Q # !SE2L842;
SE2_readout_cnt[3] = DFFE(SE2_readout_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC7_16_Z4
--operation mode is normal

SE2_readout_cnt[4]_lut_out = SE2L97 # SE2L023Q & SE2L712 # !SE2L842;
SE2_readout_cnt[4] = DFFE(SE2_readout_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC9_16_Z4
--operation mode is normal

SE2_readout_cnt[5]_lut_out = SE2L87 # SE2L912 & SE2L023Q # !SE2L842;
SE2_readout_cnt[5] = DFFE(SE2_readout_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC5_16_Z4
--operation mode is normal

SE2_readout_cnt[6]_lut_out = SE2L77 # SE2L023Q & SE2L122 # !SE2L842;
SE2_readout_cnt[6] = DFFE(SE2_readout_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--VE2L707 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2631~106 at LC9_5_R2
--operation mode is normal

VE2L707 = VE2_compr_mode[1] & (VE2_compr_mode[0] # WE2_bfr_dav_out & !WE2_lbm_read_done) # !VE2_compr_mode[1] & !VE2_compr_mode[0];


--VE2L517 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2639~184 at LC1_13_X1
--operation mode is normal

VE2L517 = !L1L4Q & (VE2L707 & HE1_rdaddr[0] # !VE2L707 & !W83_counter_cell[2]);


--VE2L417 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2638~184 at LC2_15_X1
--operation mode is normal

VE2L417 = !L1L4Q & (VE2L707 & HE1_rdaddr[1] # !VE2L707 & !W83_counter_cell[3]);


--VE2L317 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2637~184 at LC1_16_X1
--operation mode is normal

VE2L317 = !L1L4Q & (VE2L707 & HE1_rdaddr[2] # !VE2L707 & !W83_counter_cell[4]);


--VE2L217 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2636~184 at LC4_13_X1
--operation mode is normal

VE2L217 = !L1L4Q & (VE2L707 & HE1_rdaddr[3] # !VE2L707 & !W83_counter_cell[5]);


--VE2L117 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2635~184 at LC8_16_X1
--operation mode is normal

VE2L117 = !L1L4Q & (VE2L707 & HE1_rdaddr[4] # !VE2L707 & !W83_counter_cell[6]);


--VE2L017 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2634~184 at LC4_16_X1
--operation mode is normal

VE2L017 = !L1L4Q & (VE2L707 & HE1_rdaddr[5] # !VE2L707 & !W83_counter_cell[7]);


--VE2L907 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2633~184 at LC6_16_X1
--operation mode is normal

VE2L907 = !L1L4Q & (VE2L707 & HE1_rdaddr[6] # !VE2L707 & !W83_counter_cell[8]);


--VE2L807 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2632~191 at LC7_16_X1
--operation mode is normal

VE2L807 = !L1L4Q & (VE2L707 & HE1_rdaddr[7] # !VE2L707 & !W83_counter_cell[9]);


--WE1_ram_data_in[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0] at LC3_16_B2
--operation mode is normal

WE1_ram_data_in[0]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[0] # !WE1_header_write & VE1_h_compr_data[0]);
WE1_ram_data_in[0] = DFFE(WE1_ram_data_in[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_we3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3 at LC8_14_F2
--operation mode is normal

WE1_ram_we3_lut_out = WE1L21Q & WE1_ram_address[1] & WE1L661;
WE1_ram_we3 = DFFE(WE1_ram_we3_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2] at LC3_16_F2
--operation mode is normal

WE1_ram_address[2]_lut_out = !WE1_i888 & (WE1L61Q & WE1L252 # !WE1L61Q & WE1L372);
WE1_ram_address[2] = DFFE(WE1_ram_address[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3] at LC7_16_F2
--operation mode is normal

WE1_ram_address[3]_lut_out = WE1_i888 # WE1L61Q & WE1L452 # !WE1L61Q & WE1L472;
WE1_ram_address[3] = DFFE(WE1_ram_address[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4] at LC2_8_F2
--operation mode is normal

WE1_ram_address[4]_lut_out = !WE1_i888 & (WE1L61Q & WE1L652 # !WE1L61Q & WE1L572);
WE1_ram_address[4] = DFFE(WE1_ram_address[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5] at LC10_16_F2
--operation mode is normal

WE1_ram_address[5]_lut_out = !WE1_i888 & (WE1L61Q & WE1L852 # !WE1L61Q & WE1L672);
WE1_ram_address[5] = DFFE(WE1_ram_address[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6] at LC10_15_F2
--operation mode is normal

WE1_ram_address[6]_lut_out = !WE1_i888 & (WE1L61Q & WE1L062 # !WE1L61Q & WE1L772);
WE1_ram_address[6] = DFFE(WE1_ram_address[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7] at LC8_15_F2
--operation mode is normal

WE1_ram_address[7]_lut_out = !WE1_i888 & (WE1L61Q & WE1L262 # !WE1L61Q & WE1L872);
WE1_ram_address[7] = DFFE(WE1_ram_address[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8] at LC6_16_F2
--operation mode is normal

WE1_ram_address[8]_lut_out = !WE1_i888 & (WE1L61Q & WE1L462 # !WE1L61Q & WE1L972);
WE1_ram_address[8] = DFFE(WE1_ram_address[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9] at LC7_12_F2
--operation mode is normal

WE1_ram_address[9]_lut_out = !WE1_i888 & (WE1L61Q & WE1L662 # !WE1L61Q & WE1L082);
WE1_ram_address[9] = DFFE(WE1_ram_address[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10] at LC6_12_F2
--operation mode is normal

WE1_ram_address[10]_lut_out = !WE1_i888 & (WE1L61Q & WE1L862 # !WE1L61Q & WE1L182);
WE1_ram_address[10] = DFFE(WE1_ram_address[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0] at LC6_6_Z2
--operation mode is normal

WE2_ram_data_in[0]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[0] # !WE2_header_write & VE2_h_compr_data[0]);
WE2_ram_data_in[0] = DFFE(WE2_ram_data_in[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_we3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3 at LC7_16_Z2
--operation mode is normal

WE2_ram_we3_lut_out = WE2L21Q & WE2_ram_address[1] & WE2L071;
WE2_ram_we3 = DFFE(WE2_ram_we3_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2] at LC5_12_T2
--operation mode is normal

WE2_ram_address[2]_lut_out = !WE2_i888 & (WE2L61Q & WE2L652 # !WE2L61Q & WE2L872);
WE2_ram_address[2] = DFFE(WE2_ram_address[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3] at LC4_16_T2
--operation mode is normal

WE2_ram_address[3]_lut_out = WE2_i888 # WE2L61Q & WE2L852 # !WE2L61Q & WE2L972;
WE2_ram_address[3] = DFFE(WE2_ram_address[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4] at LC5_16_T2
--operation mode is normal

WE2_ram_address[4]_lut_out = !WE2_i888 & (WE2L61Q & WE2L062 # !WE2L61Q & WE2L082);
WE2_ram_address[4] = DFFE(WE2_ram_address[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5] at LC6_11_T2
--operation mode is normal

WE2_ram_address[5]_lut_out = !WE2_i888 & (WE2L61Q & WE2L262 # !WE2L61Q & WE2L182);
WE2_ram_address[5] = DFFE(WE2_ram_address[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6] at LC6_16_T2
--operation mode is normal

WE2_ram_address[6]_lut_out = !WE2_i888 & (WE2L61Q & WE2L462 # !WE2L61Q & WE2L282);
WE2_ram_address[6] = DFFE(WE2_ram_address[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7] at LC9_10_T2
--operation mode is normal

WE2_ram_address[7]_lut_out = !WE2_i888 & (WE2L61Q & WE2L662 # !WE2L61Q & WE2L382);
WE2_ram_address[7] = DFFE(WE2_ram_address[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8] at LC8_16_T2
--operation mode is normal

WE2_ram_address[8]_lut_out = !WE2_i888 & (WE2L61Q & WE2L862 # !WE2L61Q & WE2L482);
WE2_ram_address[8] = DFFE(WE2_ram_address[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9] at LC9_14_T2
--operation mode is normal

WE2_ram_address[9]_lut_out = !WE2_i888 & (WE2L61Q & WE2L072 # !WE2L61Q & WE2L582);
WE2_ram_address[9] = DFFE(WE2_ram_address[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10] at LC10_14_T2
--operation mode is normal

WE2_ram_address[10]_lut_out = !WE2_i888 & (WE2L61Q & WE2L272 # !WE2L61Q & WE2L682);
WE2_ram_address[10] = DFFE(WE2_ram_address[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--HE1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i121~73 at LC3_13_U2
--operation mode is normal

HE1L4 = !M1_COMPR_ctrl_local.COMPR_mode[1] & M1_COMPR_ctrl_local.COMPR_mode[0];


--HE1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i121~74 at LC8_15_U2
--operation mode is normal

HE1L5 = HE1L4 & (HE1_AnB & WE1_i1279 # !HE1_AnB & WE2_i1282);


--HE1L52 is daq:inst_daq|mem_interface:inst_mem_interface|i388~73 at LC3_16_U2
--operation mode is normal

HE1L52 = HE1_AnB & WE1_bfr_dav_out & !WE1_lbm_read_done;


--HE1L62 is daq:inst_daq|mem_interface:inst_mem_interface|i388~74 at LC9_16_U2
--operation mode is normal

HE1L62 = !HE1_AnB & !WE2_lbm_read_done & WE2_bfr_dav_out;


--HE1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i~4796 at LC6_16_U2
--operation mode is normal

HE1L083 = HE1L734Q & HE1L32 & (HE1L62 # HE1L52);


--HE1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i~4797 at LC5_16_U2
--operation mode is normal

HE1L183 = HE1L924Q & (HE1L5 # HE1L083 & HE1L73) # !HE1L924Q & HE1L083 & HE1L73;


--HE1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1187~6 at LC10_8_U2
--operation mode is normal

HE1L16 = HE1_AnB & WE1_compr_size[1] # !HE1_AnB & WE2_compr_size[1];


--HE1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i~4798 at LC8_16_U2
--operation mode is normal

HE1L283 = HE1L663 # HE1L563 # HE1_rdaddr[1] $ HE1L16;


--GE1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0 at LC5_12_G1
--operation mode is normal

GE1L1Q_lut_out = FLASH_AD_D[2];
GE1L1Q = DFFE(GE1L1Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--RE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC3_14_E4
--operation mode is normal

RE1L1Q_lut_out = RE1L6 & RE1L7 & (RE1L2 # RE1L4);
RE1L1Q = DFFE(RE1L1Q_lut_out, !GLOBAL(HF1_outclock1), , , !L1L4Q);


--NE1_i951 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i951 at LC7_14_E4
--operation mode is normal

NE1_i951 = !W13_sload_path[0] & RE1L1Q;


--VE1L227 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2660~184 at LC4_14_O2
--operation mode is normal

VE1L227 = !L1L4Q & (VE1L707 & HE1_rdaddr[0] # !VE1L707 & !W43_counter_cell[2]);


--VE1L127 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2659~184 at LC5_15_O2
--operation mode is normal

VE1L127 = !L1L4Q & (VE1L707 & HE1_rdaddr[1] # !VE1L707 & !W43_counter_cell[3]);


--VE1L027 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2658~184 at LC2_13_O2
--operation mode is normal

VE1L027 = !L1L4Q & (VE1L707 & HE1_rdaddr[2] # !VE1L707 & !W43_counter_cell[4]);


--VE1L917 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2657~184 at LC7_15_O2
--operation mode is normal

VE1L917 = !L1L4Q & (VE1L707 & HE1_rdaddr[3] # !VE1L707 & !W43_counter_cell[5]);


--VE1L817 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2656~184 at LC1_13_O2
--operation mode is normal

VE1L817 = !L1L4Q & (VE1L707 & HE1_rdaddr[4] # !VE1L707 & !W43_counter_cell[6]);


--VE1L717 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2655~184 at LC10_14_O2
--operation mode is normal

VE1L717 = !L1L4Q & (VE1L707 & HE1_rdaddr[5] # !VE1L707 & !W43_counter_cell[7]);


--VE1L617 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2654~184 at LC10_12_O2
--operation mode is normal

VE1L617 = !L1L4Q & (VE1L707 & HE1_rdaddr[6] # !VE1L707 & !W43_counter_cell[8]);


--RE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC3_12_G1
--operation mode is normal

RE2L1Q_lut_out = RE2L6 & RE2L7 & (RE2L2 # RE2L4);
RE2L1Q = DFFE(RE2L1Q_lut_out, !GLOBAL(HF1_outclock1), , , !L1L4Q);


--NE2_i951 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i951 at LC6_11_G1
--operation mode is normal

NE2_i951 = !W73_sload_path[0] & RE2L1Q;


--VE2L227 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2660~184 at LC3_12_R1
--operation mode is normal

VE2L227 = !L1L4Q & (VE2L707 & HE1_rdaddr[0] # !VE2L707 & !W04_counter_cell[2]);


--VE2L127 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2659~184 at LC3_8_R1
--operation mode is normal

VE2L127 = !L1L4Q & (VE2L707 & HE1_rdaddr[1] # !VE2L707 & !W04_counter_cell[3]);


--VE2L027 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2658~184 at LC10_12_R1
--operation mode is normal

VE2L027 = !L1L4Q & (VE2L707 & HE1_rdaddr[2] # !VE2L707 & !W04_counter_cell[4]);


--VE2L917 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2657~184 at LC6_12_R1
--operation mode is normal

VE2L917 = !L1L4Q & (VE2L707 & HE1_rdaddr[3] # !VE2L707 & !W04_counter_cell[5]);


--VE2L817 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2656~184 at LC6_15_R1
--operation mode is normal

VE2L817 = !L1L4Q & (VE2L707 & HE1_rdaddr[4] # !VE2L707 & !W04_counter_cell[6]);


--VE2L717 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2655~184 at LC4_12_R1
--operation mode is normal

VE2L717 = !L1L4Q & (VE2L707 & HE1_rdaddr[5] # !VE2L707 & !W04_counter_cell[7]);


--VE2L617 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2654~184 at LC9_12_R1
--operation mode is normal

VE2L617 = !L1L4Q & (VE2L707 & HE1_rdaddr[6] # !VE2L707 & !W04_counter_cell[8]);


--PE1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC3_5_J2
--operation mode is normal

PE1_HEADER_data.timestamp[0]~reg0_lut_out = W74_sload_path[0];
PE1_HEADER_data.timestamp[0]~reg0 = DFFE(PE1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC5_2_J2
--operation mode is normal

PE2_HEADER_data.timestamp[0]~reg0_lut_out = W74_sload_path[0];
PE2_HEADER_data.timestamp[0]~reg0 = DFFE(PE2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC5_13_I2
--operation mode is normal

PE1_HEADER_data.timestamp[16]~reg0_lut_out = W74_sload_path[16];
PE1_HEADER_data.timestamp[16]~reg0 = DFFE(PE1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC6_2_H2
--operation mode is normal

PE2_HEADER_data.timestamp[16]~reg0_lut_out = W74_sload_path[16];
PE2_HEADER_data.timestamp[16]~reg0 = DFFE(PE2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC5_8_A2
--operation mode is normal

PE1_HEADER_data.trigger_word[1]~reg0_lut_out = JE1L14Q;
PE1_HEADER_data.trigger_word[1]~reg0 = DFFE(PE1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC3_2_H2
--operation mode is normal

PE2_HEADER_data.trigger_word[1]~reg0_lut_out = JE1L14Q;
PE2_HEADER_data.trigger_word[1]~reg0 = DFFE(PE2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1] at LC9_10_F2
--operation mode is normal

WE1_ram_data_in[1]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[1] # !WE1_header_write & VE1_h_compr_data[1]);
WE1_ram_data_in[1] = DFFE(WE1_ram_data_in[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1] at LC9_1_Z3
--operation mode is normal

WE2_ram_data_in[1]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[1] # !WE2_header_write & VE2_h_compr_data[1]);
WE2_ram_data_in[1] = DFFE(WE2_ram_data_in[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0 at LC7_12_I1
--operation mode is normal

GE1L2Q_lut_out = FLASH_AD_D[3];
GE1L2Q = DFFE(GE1L2Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC3_16_E2
--operation mode is normal

PE1_HEADER_data.timestamp[1]~reg0_lut_out = W74_sload_path[1];
PE1_HEADER_data.timestamp[1]~reg0 = DFFE(PE1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC5_7_Y2
--operation mode is normal

PE2_HEADER_data.timestamp[1]~reg0_lut_out = W74_sload_path[1];
PE2_HEADER_data.timestamp[1]~reg0 = DFFE(PE2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC6_9_K2
--operation mode is normal

PE1_HEADER_data.timestamp[17]~reg0_lut_out = W74_sload_path[17];
PE1_HEADER_data.timestamp[17]~reg0 = DFFE(PE1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC5_1_K2
--operation mode is normal

PE2_HEADER_data.timestamp[17]~reg0_lut_out = W74_sload_path[17];
PE2_HEADER_data.timestamp[17]~reg0 = DFFE(PE2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC5_3_L2
--operation mode is normal

PE1_HEADER_data.trigger_word[2]~reg0_lut_out = D1L2Q;
PE1_HEADER_data.trigger_word[2]~reg0 = DFFE(PE1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC6_2_R2
--operation mode is normal

PE2_HEADER_data.trigger_word[2]~reg0_lut_out = D1L2Q;
PE2_HEADER_data.trigger_word[2]~reg0 = DFFE(PE2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2] at LC9_16_B2
--operation mode is normal

WE1_ram_data_in[2]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[2] # !WE1_header_write & VE1_h_compr_data[2]);
WE1_ram_data_in[2] = DFFE(WE1_ram_data_in[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2] at LC9_1_Z2
--operation mode is normal

WE2_ram_data_in[2]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[2] # !WE2_header_write & VE2_h_compr_data[2]);
WE2_ram_data_in[2] = DFFE(WE2_ram_data_in[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0 at LC7_7_D1
--operation mode is normal

GE1L3Q_lut_out = FLASH_AD_D[4];
GE1L3Q = DFFE(GE1L3Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC6_3_E2
--operation mode is normal

PE1_HEADER_data.timestamp[2]~reg0_lut_out = W74_sload_path[2];
PE1_HEADER_data.timestamp[2]~reg0 = DFFE(PE1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC2_5_T2
--operation mode is normal

PE2_HEADER_data.timestamp[2]~reg0_lut_out = W74_sload_path[2];
PE2_HEADER_data.timestamp[2]~reg0 = DFFE(PE2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC6_11_I2
--operation mode is normal

PE1_HEADER_data.timestamp[18]~reg0_lut_out = W74_sload_path[18];
PE1_HEADER_data.timestamp[18]~reg0 = DFFE(PE1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC9_2_H2
--operation mode is normal

PE2_HEADER_data.timestamp[18]~reg0_lut_out = W74_sload_path[18];
PE2_HEADER_data.timestamp[18]~reg0 = DFFE(PE2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC7_14_D2
--operation mode is normal

PE1_HEADER_data.trigger_word[3]~reg0_lut_out = D1L3Q;
PE1_HEADER_data.trigger_word[3]~reg0 = DFFE(PE1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC3_12_Q2
--operation mode is normal

PE2_HEADER_data.trigger_word[3]~reg0_lut_out = D1L3Q;
PE2_HEADER_data.trigger_word[3]~reg0 = DFFE(PE2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3] at LC5_16_B2
--operation mode is normal

WE1_ram_data_in[3]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[3] # !WE1_header_write & VE1_h_compr_data[3]);
WE1_ram_data_in[3] = DFFE(WE1_ram_data_in[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3] at LC5_1_Z2
--operation mode is normal

WE2_ram_data_in[3]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[3] # !WE2_header_write & VE2_h_compr_data[3]);
WE2_ram_data_in[3] = DFFE(WE2_ram_data_in[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0 at LC6_14_H1
--operation mode is normal

GE1L4Q_lut_out = FLASH_AD_D[5];
GE1L4Q = DFFE(GE1L4Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC6_5_J2
--operation mode is normal

PE1_HEADER_data.timestamp[3]~reg0_lut_out = W74_sload_path[3];
PE1_HEADER_data.timestamp[3]~reg0 = DFFE(PE1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC9_2_T2
--operation mode is normal

PE2_HEADER_data.timestamp[3]~reg0_lut_out = W74_sload_path[3];
PE2_HEADER_data.timestamp[3]~reg0 = DFFE(PE2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC9_1_D2
--operation mode is normal

PE1_HEADER_data.timestamp[19]~reg0_lut_out = W74_sload_path[19];
PE1_HEADER_data.timestamp[19]~reg0 = DFFE(PE1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC7_9_T2
--operation mode is normal

PE2_HEADER_data.timestamp[19]~reg0_lut_out = W74_sload_path[19];
PE2_HEADER_data.timestamp[19]~reg0 = DFFE(PE2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC6_7_M2
--operation mode is normal

PE1_HEADER_data.trigger_word[4]~reg0_lut_out = D1L4Q;
PE1_HEADER_data.trigger_word[4]~reg0 = DFFE(PE1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC1_3_X2
--operation mode is normal

PE2_HEADER_data.trigger_word[4]~reg0_lut_out = D1L4Q;
PE2_HEADER_data.trigger_word[4]~reg0 = DFFE(PE2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4] at LC7_16_B2
--operation mode is normal

WE1_ram_data_in[4]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[4] # !WE1_header_write & VE1_h_compr_data[4]);
WE1_ram_data_in[4] = DFFE(WE1_ram_data_in[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4] at LC6_1_Z3
--operation mode is normal

WE2_ram_data_in[4]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[4] # !WE2_header_write & VE2_h_compr_data[4]);
WE2_ram_data_in[4] = DFFE(WE2_ram_data_in[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0 at LC5_3_O1
--operation mode is normal

GE1L5Q_lut_out = FLASH_AD_D[6];
GE1L5Q = DFFE(GE1L5Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC3_4_L2
--operation mode is normal

PE1_HEADER_data.timestamp[4]~reg0_lut_out = W74_sload_path[4];
PE1_HEADER_data.timestamp[4]~reg0 = DFFE(PE1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC7_3_X2
--operation mode is normal

PE2_HEADER_data.timestamp[4]~reg0_lut_out = W74_sload_path[4];
PE2_HEADER_data.timestamp[4]~reg0 = DFFE(PE2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC6_3_L2
--operation mode is normal

PE1_HEADER_data.timestamp[20]~reg0_lut_out = W74_sload_path[20];
PE1_HEADER_data.timestamp[20]~reg0 = DFFE(PE1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC3_1_J2
--operation mode is normal

PE2_HEADER_data.timestamp[20]~reg0_lut_out = W74_sload_path[20];
PE2_HEADER_data.timestamp[20]~reg0 = DFFE(PE2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC9_14_D2
--operation mode is normal

PE1_HEADER_data.trigger_word[5]~reg0_lut_out = D1L5Q;
PE1_HEADER_data.trigger_word[5]~reg0 = DFFE(PE1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC3_11_W2
--operation mode is normal

PE2_HEADER_data.trigger_word[5]~reg0_lut_out = D1L5Q;
PE2_HEADER_data.trigger_word[5]~reg0 = DFFE(PE2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5] at LC3_13_F2
--operation mode is normal

WE1_ram_data_in[5]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[5] # !WE1_header_write & VE1_h_compr_data[5]);
WE1_ram_data_in[5] = DFFE(WE1_ram_data_in[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5] at LC7_11_Z2
--operation mode is normal

WE2_ram_data_in[5]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[5] # !WE2_header_write & VE2_h_compr_data[5]);
WE2_ram_data_in[5] = DFFE(WE2_ram_data_in[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0 at LC3_5_D1
--operation mode is normal

GE1L6Q_lut_out = FLASH_AD_D[7];
GE1L6Q = DFFE(GE1L6Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC7_9_J2
--operation mode is normal

PE1_HEADER_data.timestamp[5]~reg0_lut_out = W74_sload_path[5];
PE1_HEADER_data.timestamp[5]~reg0 = DFFE(PE1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC6_3_X2
--operation mode is normal

PE2_HEADER_data.timestamp[5]~reg0_lut_out = W74_sload_path[5];
PE2_HEADER_data.timestamp[5]~reg0 = DFFE(PE2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC6_14_D2
--operation mode is normal

PE1_HEADER_data.timestamp[21]~reg0_lut_out = W74_sload_path[21];
PE1_HEADER_data.timestamp[21]~reg0 = DFFE(PE1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC7_15_D2
--operation mode is normal

PE2_HEADER_data.timestamp[21]~reg0_lut_out = W74_sload_path[21];
PE2_HEADER_data.timestamp[21]~reg0 = DFFE(PE2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC5_15_D2
--operation mode is normal

PE1_HEADER_data.trigger_word[6]~reg0_lut_out = D1L6Q;
PE1_HEADER_data.trigger_word[6]~reg0 = DFFE(PE1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC5_3_Z2
--operation mode is normal

PE2_HEADER_data.trigger_word[6]~reg0_lut_out = D1L6Q;
PE2_HEADER_data.trigger_word[6]~reg0 = DFFE(PE2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6] at LC4_13_F2
--operation mode is normal

WE1_ram_data_in[6]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[6] # !WE1_header_write & VE1_h_compr_data[6]);
WE1_ram_data_in[6] = DFFE(WE1_ram_data_in[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6] at LC10_1_Z3
--operation mode is normal

WE2_ram_data_in[6]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[6] # !WE2_header_write & VE2_h_compr_data[6]);
WE2_ram_data_in[6] = DFFE(WE2_ram_data_in[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0 at LC5_15_Z2
--operation mode is normal

GE1L7Q_lut_out = FLASH_AD_D[8];
GE1L7Q = DFFE(GE1L7Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC3_3_L2
--operation mode is normal

PE1_HEADER_data.timestamp[6]~reg0_lut_out = W74_sload_path[6];
PE1_HEADER_data.timestamp[6]~reg0 = DFFE(PE1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC6_1_K2
--operation mode is normal

PE2_HEADER_data.timestamp[6]~reg0_lut_out = W74_sload_path[6];
PE2_HEADER_data.timestamp[6]~reg0 = DFFE(PE2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC5_1_K1
--operation mode is normal

PE1_HEADER_data.timestamp[22]~reg0_lut_out = W74_sload_path[22];
PE1_HEADER_data.timestamp[22]~reg0 = DFFE(PE1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC6_15_X1
--operation mode is normal

PE2_HEADER_data.timestamp[22]~reg0_lut_out = W74_sload_path[22];
PE2_HEADER_data.timestamp[22]~reg0 = DFFE(PE2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC5_8_E2
--operation mode is normal

PE1_HEADER_data.trigger_word[7]~reg0_lut_out = D1L7Q;
PE1_HEADER_data.trigger_word[7]~reg0 = DFFE(PE1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC3_14_X2
--operation mode is normal

PE2_HEADER_data.trigger_word[7]~reg0_lut_out = D1L7Q;
PE2_HEADER_data.trigger_word[7]~reg0 = DFFE(PE2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_data_in[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7] at LC10_12_F2
--operation mode is normal

WE1_ram_data_in[7]_lut_out = !WE1L81Q & (WE1_header_write & WE1_ram_data_hdr_dly[7] # !WE1_header_write & VE1_h_compr_data[7]);
WE1_ram_data_in[7] = DFFE(WE1_ram_data_in[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_in[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7] at LC3_6_Z2
--operation mode is normal

WE2_ram_data_in[7]_lut_out = !WE2L81Q & (WE2_header_write & WE2_ram_data_hdr_dly[7] # !WE2_header_write & VE2_h_compr_data[7]);
WE2_ram_data_in[7] = DFFE(WE2_ram_data_in[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0 at LC5_12_I1
--operation mode is normal

GE1L8Q_lut_out = FLASH_AD_D[9];
GE1L8Q = DFFE(GE1L8Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC6_5_E2
--operation mode is normal

PE1_HEADER_data.timestamp[7]~reg0_lut_out = W74_sload_path[7];
PE1_HEADER_data.timestamp[7]~reg0 = DFFE(PE1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC3_9_Z2
--operation mode is normal

PE2_HEADER_data.timestamp[7]~reg0_lut_out = W74_sload_path[7];
PE2_HEADER_data.timestamp[7]~reg0 = DFFE(PE2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC6_8_E2
--operation mode is normal

PE1_HEADER_data.timestamp[23]~reg0_lut_out = W74_sload_path[23];
PE1_HEADER_data.timestamp[23]~reg0 = DFFE(PE1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC3_2_S2
--operation mode is normal

PE2_HEADER_data.timestamp[23]~reg0_lut_out = W74_sload_path[23];
PE2_HEADER_data.timestamp[23]~reg0 = DFFE(PE2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0 at LC9_11_I2
--operation mode is normal

PE1_HEADER_data.trigger_word[8]~reg0_lut_out = DF2L51Q;
PE1_HEADER_data.trigger_word[8]~reg0 = DFFE(PE1_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0 at LC3_1_I2
--operation mode is normal

PE2_HEADER_data.trigger_word[8]~reg0_lut_out = DF2L51Q;
PE2_HEADER_data.trigger_word[8]~reg0 = DFFE(PE2_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_we2 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2 at LC2_14_F2
--operation mode is normal

WE1_ram_we2_lut_out = WE1L21Q & (WE1_ram_address[1] & WE1L761 # !WE1_ram_address[1] & WE1L861);
WE1_ram_we2 = DFFE(WE1_ram_we2_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_we2 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2 at LC9_16_Z2
--operation mode is normal

WE2_ram_we2_lut_out = WE2L21Q & (WE2_ram_address[1] & WE2L171 # !WE2_ram_address[1] & WE2L271);
WE2_ram_we2 = DFFE(WE2_ram_we2_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--GE1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0 at LC6_16_A1
--operation mode is normal

GE1L9Q_lut_out = FLASH_AD_D[10];
GE1L9Q = DFFE(GE1L9Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC6_13_I2
--operation mode is normal

PE1_HEADER_data.timestamp[8]~reg0_lut_out = W74_sload_path[8];
PE1_HEADER_data.timestamp[8]~reg0 = DFFE(PE1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC6_10_S2
--operation mode is normal

PE2_HEADER_data.timestamp[8]~reg0_lut_out = W74_sload_path[8];
PE2_HEADER_data.timestamp[8]~reg0 = DFFE(PE2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC3_7_E2
--operation mode is normal

PE1_HEADER_data.timestamp[24]~reg0_lut_out = W74_sload_path[24];
PE1_HEADER_data.timestamp[24]~reg0 = DFFE(PE1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC9_14_Q2
--operation mode is normal

PE2_HEADER_data.timestamp[24]~reg0_lut_out = W74_sload_path[24];
PE2_HEADER_data.timestamp[24]~reg0 = DFFE(PE2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0 at LC7_3_E2
--operation mode is normal

PE1_HEADER_data.trigger_word[9]~reg0_lut_out = DF1L51Q;
PE1_HEADER_data.trigger_word[9]~reg0 = DFFE(PE1_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0 at LC5_1_I2
--operation mode is normal

PE2_HEADER_data.trigger_word[9]~reg0_lut_out = DF1L51Q;
PE2_HEADER_data.trigger_word[9]~reg0 = DFFE(PE2_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--GE1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0 at LC3_14_M1
--operation mode is normal

GE1L01Q_lut_out = FLASH_AD_D[11];
GE1L01Q = DFFE(GE1L01Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC5_2_K2
--operation mode is normal

PE1_HEADER_data.timestamp[9]~reg0_lut_out = W74_sload_path[9];
PE1_HEADER_data.timestamp[9]~reg0 = DFFE(PE1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC3_9_S2
--operation mode is normal

PE2_HEADER_data.timestamp[9]~reg0_lut_out = W74_sload_path[9];
PE2_HEADER_data.timestamp[9]~reg0 = DFFE(PE2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_1_K2
--operation mode is normal

PE1_HEADER_data.timestamp[25]~reg0_lut_out = W74_sload_path[25];
PE1_HEADER_data.timestamp[25]~reg0 = DFFE(PE1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_14_Q2
--operation mode is normal

PE2_HEADER_data.timestamp[25]~reg0_lut_out = W74_sload_path[25];
PE2_HEADER_data.timestamp[25]~reg0 = DFFE(PE2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC3_2_K2
--operation mode is normal

PE1_HEADER_data.timestamp[26]~reg0_lut_out = W74_sload_path[26];
PE1_HEADER_data.timestamp[26]~reg0 = DFFE(PE1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC5_14_Q2
--operation mode is normal

PE2_HEADER_data.timestamp[26]~reg0_lut_out = W74_sload_path[26];
PE2_HEADER_data.timestamp[26]~reg0 = DFFE(PE2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--GE1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0 at LC5_16_G1
--operation mode is normal

GE1L11Q_lut_out = FLASH_NCO;
GE1L11Q = DFFE(GE1L11Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC7_13_I2
--operation mode is normal

PE1_HEADER_data.timestamp[10]~reg0_lut_out = W74_sload_path[10];
PE1_HEADER_data.timestamp[10]~reg0 = DFFE(PE1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC5_10_S2
--operation mode is normal

PE2_HEADER_data.timestamp[10]~reg0_lut_out = W74_sload_path[10];
PE2_HEADER_data.timestamp[10]~reg0 = DFFE(PE2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC9_15_M1
--operation mode is normal

PE1_HEADER_data.timestamp[27]~reg0_lut_out = W74_sload_path[27];
PE1_HEADER_data.timestamp[27]~reg0 = DFFE(PE1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC3_2_T2
--operation mode is normal

PE2_HEADER_data.timestamp[27]~reg0_lut_out = W74_sload_path[27];
PE2_HEADER_data.timestamp[27]~reg0 = DFFE(PE2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC3_7_J2
--operation mode is normal

PE1_HEADER_data.timestamp[11]~reg0_lut_out = W74_sload_path[11];
PE1_HEADER_data.timestamp[11]~reg0 = DFFE(PE1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC3_1_T2
--operation mode is normal

PE2_HEADER_data.timestamp[11]~reg0_lut_out = W74_sload_path[11];
PE2_HEADER_data.timestamp[11]~reg0 = DFFE(PE2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC5_9_L2
--operation mode is normal

PE1_HEADER_data.timestamp[28]~reg0_lut_out = W74_sload_path[28];
PE1_HEADER_data.timestamp[28]~reg0 = DFFE(PE1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC9_12_X2
--operation mode is normal

PE2_HEADER_data.timestamp[28]~reg0_lut_out = W74_sload_path[28];
PE2_HEADER_data.timestamp[28]~reg0 = DFFE(PE2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC3_7_M2
--operation mode is normal

PE1_HEADER_data.timestamp[12]~reg0_lut_out = W74_sload_path[12];
PE1_HEADER_data.timestamp[12]~reg0 = DFFE(PE1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC3_4_T2
--operation mode is normal

PE2_HEADER_data.timestamp[12]~reg0_lut_out = W74_sload_path[12];
PE2_HEADER_data.timestamp[12]~reg0 = DFFE(PE2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC5_9_K2
--operation mode is normal

PE1_HEADER_data.timestamp[29]~reg0_lut_out = W74_sload_path[29];
PE1_HEADER_data.timestamp[29]~reg0 = DFFE(PE1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC10_6_S2
--operation mode is normal

PE2_HEADER_data.timestamp[29]~reg0_lut_out = W74_sload_path[29];
PE2_HEADER_data.timestamp[29]~reg0 = DFFE(PE2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC5_1_D1
--operation mode is normal

PE1_HEADER_data.timestamp[13]~reg0_lut_out = W74_sload_path[13];
PE1_HEADER_data.timestamp[13]~reg0 = DFFE(PE1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC6_2_T2
--operation mode is normal

PE2_HEADER_data.timestamp[13]~reg0_lut_out = W74_sload_path[13];
PE2_HEADER_data.timestamp[13]~reg0 = DFFE(PE2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC3_2_J2
--operation mode is normal

PE1_HEADER_data.timestamp[30]~reg0_lut_out = W74_sload_path[30];
PE1_HEADER_data.timestamp[30]~reg0 = DFFE(PE1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC6_12_X2
--operation mode is normal

PE2_HEADER_data.timestamp[30]~reg0_lut_out = W74_sload_path[30];
PE2_HEADER_data.timestamp[30]~reg0 = DFFE(PE2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC6_2_J2
--operation mode is normal

PE1_HEADER_data.timestamp[14]~reg0_lut_out = W74_sload_path[14];
PE1_HEADER_data.timestamp[14]~reg0 = DFFE(PE1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC5_14_X2
--operation mode is normal

PE2_HEADER_data.timestamp[14]~reg0_lut_out = W74_sload_path[14];
PE2_HEADER_data.timestamp[14]~reg0 = DFFE(PE2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC3_3_E2
--operation mode is normal

PE1_HEADER_data.timestamp[15]~reg0_lut_out = W74_sload_path[15];
PE1_HEADER_data.timestamp[15]~reg0 = DFFE(PE1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC3_4_S2
--operation mode is normal

PE2_HEADER_data.timestamp[15]~reg0_lut_out = W74_sload_path[15];
PE2_HEADER_data.timestamp[15]~reg0 = DFFE(PE2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC5_13_L1
--operation mode is normal

PE1_HEADER_data.timestamp[31]~reg0_lut_out = W74_sload_path[31];
PE1_HEADER_data.timestamp[31]~reg0 = DFFE(PE1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC5_12_Q2
--operation mode is normal

PE2_HEADER_data.timestamp[31]~reg0_lut_out = W74_sload_path[31];
PE2_HEADER_data.timestamp[31]~reg0 = DFFE(PE2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC4_12_O2
--operation mode is normal

PE2_HEADER_data.timestamp[32]~reg0_lut_out = W74_sload_path[32];
PE2_HEADER_data.timestamp[32]~reg0 = DFFE(PE2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--NE1L822 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i953~8 at LC3_13_E4
--operation mode is normal

NE1L822 = W13_sload_path[0] & RE1L1Q;


--NE2L722 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i953~8 at LC8_11_G1
--operation mode is normal

NE2L722 = W73_sload_path[0] & RE2L1Q;


--NE1_i932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i932 at LC10_11_P4
--operation mode is normal

NE1_i932 = SE1_readout_cnt[0] & SE1L41Q;


--NE2_i932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i932 at LC6_13_Z2
--operation mode is normal

NE2_i932 = SE2_readout_cnt[0] & SE2L41Q;


--WE1_ram_we1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1 at LC1_14_F2
--operation mode is normal

WE1_ram_we1_lut_out = WE1L21Q & !WE1_ram_address[1] & WE1L661;
WE1_ram_we1 = DFFE(WE1_ram_we1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_we1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1 at LC8_16_Z2
--operation mode is normal

WE2_ram_we1_lut_out = WE2L21Q & !WE2_ram_address[1] & WE2L071;
WE2_ram_we1 = DFFE(WE2_ram_we1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC6_15_D2
--operation mode is normal

PE1_HEADER_data.timestamp[32]~reg0_lut_out = W74_sload_path[32];
PE1_HEADER_data.timestamp[32]~reg0 = DFFE(PE1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC3_2_T1
--operation mode is normal

PE1_HEADER_data.timestamp[33]~reg0_lut_out = W74_sload_path[33];
PE1_HEADER_data.timestamp[33]~reg0 = DFFE(PE1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC10_9_O1
--operation mode is normal

PE2_HEADER_data.timestamp[33]~reg0_lut_out = W74_sload_path[33];
PE2_HEADER_data.timestamp[33]~reg0 = DFFE(PE2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC5_13_E4
--operation mode is normal

PE1_eventtype[0]_lut_out = !PE1L58Q & !PE1L28Q & (PE1_eventtype[0] # !PE1L47);
PE1_eventtype[0] = DFFE(PE1_eventtype[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_eventtype[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1] at LC5_12_E4
--operation mode is normal

PE1_eventtype[1]_lut_out = PE1L58Q # PE1L47 & PE1_eventtype[1];
PE1_eventtype[1] = DFFE(PE1_eventtype[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC3_12_R2
--operation mode is normal

PE2_eventtype[0]_lut_out = !PE2L48Q & !PE2L18Q & (PE2_eventtype[0] # !PE2L37);
PE2_eventtype[0] = DFFE(PE2_eventtype[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2_eventtype[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1] at LC6_12_R2
--operation mode is normal

PE2_eventtype[1]_lut_out = PE2L48Q # PE2L37 & PE2_eventtype[1];
PE2_eventtype[1] = DFFE(PE2_eventtype[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC3_5_D2
--operation mode is normal

PE1_HEADER_data.timestamp[34]~reg0_lut_out = W74_sload_path[34];
PE1_HEADER_data.timestamp[34]~reg0 = DFFE(PE1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC8_12_O2
--operation mode is normal

PE2_HEADER_data.timestamp[34]~reg0_lut_out = W74_sload_path[34];
PE2_HEADER_data.timestamp[34]~reg0 = DFFE(PE2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i566~26 at LC10_15_G1
--operation mode is normal

PE1L66 = !M1_DAQ_ctrl_local.DAQ_mode[1] & !M1_DAQ_ctrl_local.DAQ_mode[0] & (!M1_DAQ_ctrl_local.LC_mode[0] # !M1_DAQ_ctrl_local.LC_mode[1]);


--PE1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC7_9_L2
--operation mode is normal

PE1_HEADER_data.timestamp[35]~reg0_lut_out = W74_sload_path[35];
PE1_HEADER_data.timestamp[35]~reg0 = DFFE(PE1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC6_12_Q2
--operation mode is normal

PE2_HEADER_data.timestamp[35]~reg0_lut_out = W74_sload_path[35];
PE2_HEADER_data.timestamp[35]~reg0 = DFFE(PE2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--SE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC5_13_P4
--operation mode is normal

SE1L51Q_lut_out = SE1L223Q & (SE1_channel[0] # SE1L51Q & SE1L27) # !SE1L223Q & SE1L51Q & SE1L27;
SE1L51Q = DFFE(SE1L51Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC5_11_Z2
--operation mode is normal

SE2L51Q_lut_out = SE2L27 # SE2L51Q & (!SE2L132 # !SE2L442);
SE2L51Q = DFFE(SE2L51Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--PE1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC10_13_L1
--operation mode is normal

PE1_HEADER_data.timestamp[36]~reg0_lut_out = W74_sload_path[36];
PE1_HEADER_data.timestamp[36]~reg0 = DFFE(PE1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC9_9_T2
--operation mode is normal

PE2_HEADER_data.timestamp[36]~reg0_lut_out = W74_sload_path[36];
PE2_HEADER_data.timestamp[36]~reg0 = DFFE(PE2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--SE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC7_13_P4
--operation mode is normal

SE1L61Q_lut_out = SE1L61Q & (SE1L27 # SE1_channel[1] & SE1L223Q) # !SE1L61Q & SE1_channel[1] & SE1L223Q;
SE1L61Q = DFFE(SE1L61Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC9_11_Z2
--operation mode is normal

SE2L61Q_lut_out = SE2L37 # SE2L61Q & (!SE2L442 # !SE2L132);
SE2L61Q = DFFE(SE2L61Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--PE1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC7_8_A2
--operation mode is normal

PE1_HEADER_data.timestamp[37]~reg0_lut_out = W74_sload_path[37];
PE1_HEADER_data.timestamp[37]~reg0 = DFFE(PE1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC5_1_J2
--operation mode is normal

PE2_HEADER_data.timestamp[37]~reg0_lut_out = W74_sload_path[37];
PE2_HEADER_data.timestamp[37]~reg0 = DFFE(PE2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC5_4_L2
--operation mode is normal

PE1_HEADER_data.timestamp[38]~reg0_lut_out = W74_sload_path[38];
PE1_HEADER_data.timestamp[38]~reg0 = DFFE(PE1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC3_15_X2
--operation mode is normal

PE2_HEADER_data.timestamp[38]~reg0_lut_out = W74_sload_path[38];
PE2_HEADER_data.timestamp[38]~reg0 = DFFE(PE2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC1_14_D2
--operation mode is normal

PE1_HEADER_data.timestamp[39]~reg0_lut_out = W74_sload_path[39];
PE1_HEADER_data.timestamp[39]~reg0 = DFFE(PE1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC3_9_T2
--operation mode is normal

PE2_HEADER_data.timestamp[39]~reg0_lut_out = W74_sload_path[39];
PE2_HEADER_data.timestamp[39]~reg0 = DFFE(PE2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC3_11_I2
--operation mode is normal

PE1_HEADER_data.timestamp[40]~reg0_lut_out = W74_sload_path[40];
PE1_HEADER_data.timestamp[40]~reg0 = DFFE(PE1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC3_8_Y2
--operation mode is normal

PE2_HEADER_data.timestamp[40]~reg0_lut_out = W74_sload_path[40];
PE2_HEADER_data.timestamp[40]~reg0 = DFFE(PE2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--WE1_ram_we0 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0 at LC5_14_F2
--operation mode is normal

WE1_ram_we0_lut_out = WE1L21Q & (WE1_ram_address[1] & WE1L861 # !WE1_ram_address[1] & WE1L761);
WE1_ram_we0 = DFFE(WE1_ram_we0_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_we0 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0 at LC5_16_Z2
--operation mode is normal

WE2_ram_we0_lut_out = WE2L21Q & (WE2_ram_address[1] & WE2L271 # !WE2_ram_address[1] & WE2L171);
WE2_ram_we0 = DFFE(WE2_ram_we0_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC5_16_E2
--operation mode is normal

PE1_HEADER_data.timestamp[41]~reg0_lut_out = W74_sload_path[41];
PE1_HEADER_data.timestamp[41]~reg0 = DFFE(PE1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC5_8_Y2
--operation mode is normal

PE2_HEADER_data.timestamp[41]~reg0_lut_out = W74_sload_path[41];
PE2_HEADER_data.timestamp[41]~reg0 = DFFE(PE2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC1_5_E2
--operation mode is normal

PE1_HEADER_data.timestamp[42]~reg0_lut_out = W74_sload_path[42];
PE1_HEADER_data.timestamp[42]~reg0 = DFFE(PE1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC6_5_T2
--operation mode is normal

PE2_HEADER_data.timestamp[42]~reg0_lut_out = W74_sload_path[42];
PE2_HEADER_data.timestamp[42]~reg0 = DFFE(PE2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC7_5_J2
--operation mode is normal

PE1_HEADER_data.timestamp[43]~reg0_lut_out = W74_sload_path[43];
PE1_HEADER_data.timestamp[43]~reg0 = DFFE(PE1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC6_9_Y2
--operation mode is normal

PE2_HEADER_data.timestamp[43]~reg0_lut_out = W74_sload_path[43];
PE2_HEADER_data.timestamp[43]~reg0 = DFFE(PE2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC5_10_A2
--operation mode is normal

PE1_HEADER_data.timestamp[44]~reg0_lut_out = W74_sload_path[44];
PE1_HEADER_data.timestamp[44]~reg0 = DFFE(PE1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC5_16_X2
--operation mode is normal

PE2_HEADER_data.timestamp[44]~reg0_lut_out = W74_sload_path[44];
PE2_HEADER_data.timestamp[44]~reg0 = DFFE(PE2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC3_6_A2
--operation mode is normal

PE1_HEADER_data.timestamp[45]~reg0_lut_out = W74_sload_path[45];
PE1_HEADER_data.timestamp[45]~reg0 = DFFE(PE1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC3_16_X2
--operation mode is normal

PE2_HEADER_data.timestamp[45]~reg0_lut_out = W74_sload_path[45];
PE2_HEADER_data.timestamp[45]~reg0 = DFFE(PE2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--PE1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC9_2_T1
--operation mode is normal

PE1_HEADER_data.timestamp[46]~reg0_lut_out = W74_sload_path[46];
PE1_HEADER_data.timestamp[46]~reg0 = DFFE(PE1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC5_2_T2
--operation mode is normal

PE2_HEADER_data.timestamp[46]~reg0_lut_out = W74_sload_path[46];
PE2_HEADER_data.timestamp[46]~reg0 = DFFE(PE2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--M1L4821 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~0 at LC4_15_C1
--operation mode is normal

M1L4821 = JF1L74Q & M1_i38 & JF1L84Q & !M1_i1071;


--M1L4211 is slaveregister:inst_slaveregister|i5632~770 at LC10_15_P1
--operation mode is normal

M1L4211 = M1L013 & !M1_i1155 & !JF1L53Q & !JF1L63Q;


--M1L2631 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1]~0 at LC7_15_P1
--operation mode is normal

M1L2631 = M1L302 & !M1L689 & M1L4211 & M1L7041;


--M1L3131 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~0 at LC8_4_P1
--operation mode is normal

M1L3131 = JF1L53Q & M1_i426 & M1L5131 & !M1_i952;


--M1_i959 is slaveregister:inst_slaveregister|i959 at LC8_5_P1
--operation mode is normal

M1_i959 = M1_i1155 # JF1L63Q # !JF1L53Q # !M1L013;


--M1_i1285 is slaveregister:inst_slaveregister|i1285 at LC4_5_P1
--operation mode is normal

M1_i1285 = JF1L63Q # M1_i1169 # !JF1L53Q;


--M1L222 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0 at LC2_4_P1
--operation mode is normal

M1L222 = M1L5131 & !M1_i1285 & !M1L1121 & M1_i959;


--M1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1] at LC10_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_enable[1]_lut_out = VF1_MASTERHWDATA[1];
M1_RM_ctrl_local.rm_rate_enable[1] = DFFE(M1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--K1L881 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31 at LC3_16_B1
--operation mode is normal

K1L881 = M1_RM_ctrl_local.rm_rate_enable[1] & K1_second_cnt[26];


--K1L222 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31 at LC10_10_G2
--operation mode is normal

K1L222 = K1_second_cnt[26] & M1_RM_ctrl_local.rm_rate_enable[0];


--M1L4521 is slaveregister:inst_slaveregister|i14777~32 at LC8_14_L1
--operation mode is normal

M1L4521 = M1_i1840 & !JF1L53Q & M1_i1071 & !M1_i2709;

--M1L6521 is slaveregister:inst_slaveregister|i14777~38 at LC8_14_L1
--operation mode is normal

M1L6521 = M1_i1840 & !JF1L53Q & M1_i1071 & !M1_i2709;


--M1L334 is slaveregister:inst_slaveregister|i4973~98 at LC5_14_L1
--operation mode is normal

M1L334 = M1L65 & (M1_i2432 # JF1L63Q # JF1L53Q);


--M1L8521 is slaveregister:inst_slaveregister|i14794~0 at LC3_13_L1
--operation mode is normal

M1L8521 = M1L9141 & M1L4521 & M1_i1924 & M1L334;


--M1L63 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~0 at LC9_2_C1
--operation mode is normal

M1L63 = JF1L53Q & M1L3521 & !M1_i3263 & M1L83;


--UB1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39 at LC2_6_A1
--operation mode is normal

UB1_inst39 = DC1_CRC_ERR & !W01L43;


--i131 is i131 at LC3_8_M1
--operation mode is normal

i131 = DF1L51Q # DF2L51Q;


--M1_i3270 is slaveregister:inst_slaveregister|i3270 at LC5_2_C1
--operation mode is normal

M1_i3270 = M1_i2418 # !M1L753 # !JF1L53Q # !JF1L83Q;


--M1L322 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~15 at LC5_4_P1
--operation mode is normal

M1L322 = M1L5131 & (M1_i952 & M1_i426 # !JF1L53Q);

--M1L422 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~18 at LC5_4_P1
--operation mode is normal

M1L422 = M1L5131 & (M1_i952 & M1_i426 # !JF1L53Q);


--M1L2521 is slaveregister:inst_slaveregister|i14726~43 at LC9_3_C1
--operation mode is normal

M1L2521 = M1_i1653 & M1_i1169 # !JF1L53Q;


--M1L73 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~24 at LC6_3_C1
--operation mode is normal

M1L73 = M1L322 & M1L83 & !M1L244 & M1L2521;


--M1_i3655 is slaveregister:inst_slaveregister|i3655 at LC6_2_C1
--operation mode is normal

M1_i3655 = JF1L73Q # M1_i3530 # !JF1L53Q # !JF1L63Q;


--M1L611 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~0 at LC7_2_C1
--operation mode is normal

M1L611 = M1_i3457 & M1_i3270 & !M1_i3655 & M1L73;


--M1L49 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~44 at LC1_1_A1
--operation mode is normal

M1L49 = JF1L63Q & M1_i3263 & !JF1L53Q & !M1_i3537;


--M1L59 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~45 at LC6_6_P1
--operation mode is normal

M1L59 = M1L302 & M1L129 & !M1L689 & M1L49;


--M1L5521 is slaveregister:inst_slaveregister|i14777~33 at LC5_8_C1
--operation mode is normal

M1L5521 = M1_i1840 & (M1_i1155 # !M1L013 # !M1L887);


--M1L75 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~36 at LC7_10_C1
--operation mode is normal

M1L75 = M1L65 & (JF1L53Q # M1_i1653 & M1_i1917);


--M1L39 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~0 at LC2_9_C1
--operation mode is normal

M1L39 = M1L59 & M1L3 & M1L5521 & M1L75;


--M1L581 is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0]~0 at LC10_2_C1
--operation mode is normal

M1L581 = M1L83 & M1_i3270 & !M1_i3457 & M1L3521;


--M1L8041 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~45 at LC5_15_P1
--operation mode is normal

M1L8041 = M1_i602 & M1_i1576 & (!JF1L73Q # !M1L792);


--M1L9041 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~46 at LC1_15_P1
--operation mode is normal

M1L9041 = M1L302 & !M1L689 & M1L129 & M1L8041;

--M1L1141 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~49 at LC1_15_P1
--operation mode is normal

M1L1141 = M1L302 & !M1L689 & M1L129 & M1L8041;


--M1L791 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~13 at LC1_10_C1
--operation mode is normal

M1L791 = M1L75 & M1L9041 & !M1L543 & M1L3;

--M1L891 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~15 at LC1_10_C1
--operation mode is normal

M1L891 = M1L75 & M1L9041 & !M1L543 & M1L3;


--M1L691 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~0 at LC3_11_A1
--operation mode is normal

M1L691 = !M1_i3537 & !JF1L53Q & !JF1L63Q & M1L791;


--M1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0 at LC9_10_C1
--operation mode is normal

M1L2 = M1L75 & M1L9041 & M1L543 & M1L3;


--M1L0621 is slaveregister:inst_slaveregister|i14810~28 at LC5_10_C1
--operation mode is normal

M1L0621 = JF1L53Q # M1_i2432 & (M1_i1169 # !JF1L63Q);

--M1L1621 is slaveregister:inst_slaveregister|i14810~30 at LC5_10_C1
--operation mode is normal

M1L1621 = JF1L53Q # M1_i2432 & (M1_i1169 # !JF1L63Q);


--M1L9521 is slaveregister:inst_slaveregister|i14810~0 at LC10_10_C1
--operation mode is normal

M1L9521 = M1L0621 & M1L9041 & M1L75 & M1L7521;


--DC1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC4_16_K4
--operation mode is normal

DC1_DATA_OK_lut_out = NC1L11Q & DC1_BYTE0 & !NC1L92Q & !HC1L7;
DC1_DATA_OK = DFFE(DC1_DATA_OK_lut_out, GLOBAL(HF1_outclock0), , , );


--UB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29 at LC8_4_M2
--operation mode is normal

UB1L3 = DC1_DATA_OK & (!VC1_and_node[0][6] # !W21_pre_out[15] # !W21_pre_out[14]);


--UB1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44 at LC7_5_M2
--operation mode is normal

UB1_inst44_lut_out = M1_COMM_ctrl_local.rx_dpr_raddr_stb;
UB1_inst44 = DFFE(UB1_inst44_lut_out, GLOBAL(HF1_outclock0), , , );


--M1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb at LC8_10_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = M1L9041 & M1L7521 & M1L75 & M1L144;
M1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(M1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--SC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC10_6_M2
--operation mode is normal

SC1L1 = W21_pre_out[14] # SC1_or_node[0][6] # W21_pre_out[15];


--UB1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22 at LC8_5_M2
--operation mode is normal

UB1_inst22 = UB1L3 $ (M1_COMM_ctrl_local.rx_dpr_raddr_stb & SC1L1 & !UB1_inst44);


--K1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0] at LC4_13_K1
--operation mode is normal

K1_RM_sn_data_int[0]_lut_out = W64_q[0];
K1_RM_sn_data_int[0] = DFFE(K1_RM_sn_data_int[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_delay_bit is rate_meters:inst_rate_meters|delay_bit at LC6_7_S1
--operation mode is normal

K1_delay_bit_lut_out = W74_sload_path[15];
K1_delay_bit = DFFE(K1_delay_bit_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--K1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0] at LC5_16_S1
--operation mode is normal

K1_sn_t_cnt[0]_lut_out = !K1_sn_t_cnt[0];
K1_sn_t_cnt[0] = DFFE(K1_sn_t_cnt[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1_i598);


--K1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1] at LC3_12_S1
--operation mode is normal

K1_sn_t_cnt[1]_lut_out = !K1_sn_t_cnt[1];
K1_sn_t_cnt[1] = DFFE(K1_sn_t_cnt[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L792);


--K1L752 is rate_meters:inst_rate_meters|RM_sn_data[0]~31 at LC6_12_S1
--operation mode is normal

K1L752 = K1_sn_t_cnt[0] & K1_sn_t_cnt[1] & K1_delay_bit & !W74_sload_path[15];


--TB1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRBT at LC9_14_L3
--operation mode is normal

TB1_SND_DRBT_lut_out = TB1L3 # M1_COMM_ctrl_local.reboot_req & !SC2L1 & TB1L8;
TB1_SND_DRBT = DFFE(TB1_SND_DRBT_lut_out, GLOBAL(HF1_outclock0), , , );


--M1L895 is slaveregister:inst_slaveregister|i5050~966 at LC7_14_L1
--operation mode is normal

M1L895 = !JF1L53Q & M1L992 & !JF1L83Q & !M1_i2334;


--M1L5721 is slaveregister:inst_slaveregister|int_enable[0]~5 at LC5_8_L1
--operation mode is normal

M1L5721 = M1_i1924 & M1L9141 & !L1L4Q & M1L895;


--M1L7141 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0 at LC9_16_V1
--operation mode is normal

M1L7141 = !M1_i1917 & !JF1L53Q & M1L9141;


--M1L272 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0 at LC4_15_W1
--operation mode is normal

M1L272 = M1L792 & !JF1L73Q & M1L372 & M1_i38;


--M1L381 is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1]~0 at LC10_15_W1
--operation mode is normal

M1L381 = M1L792 & JF1L73Q & M1L372 & M1_i38;


--K1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1] at LC9_12_K1
--operation mode is normal

K1_RM_sn_data_int[1]_lut_out = W64_q[1];
K1_RM_sn_data_int[1] = DFFE(K1_RM_sn_data_int[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--M1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready at LC9_14_L1
--operation mode is normal

M1_COMM_ctrl_local.tx_packet_ready_lut_out = (M1L372 & M1_i38 & (M1_i1169 # !M1L887)) & CASCADE(M1L6521);
M1_COMM_ctrl_local.tx_packet_ready = DFFE(M1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VB1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44 at LC10_14_L1
--operation mode is normal

VB1_inst44_lut_out = M1_COMM_ctrl_local.tx_packet_ready;
VB1_inst44 = DFFE(VB1_inst44_lut_out, GLOBAL(HF1_outclock0), , , );


--VB1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46 at LC9_13_L1
--operation mode is normal

VB1_inst46 = !VB1_inst44 & M1_COMM_ctrl_local.tx_packet_ready;


--VB1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48 at LC10_14_F3
--operation mode is normal

VB1_inst48 = VB1_inst46 $ (QD1L26Q & SC2L1 & SD1L9Q);


--QD1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_14_I3
--operation mode is normal

QD1_EOF_WAIT_lut_out = XD1L9Q & (QD1_EOF # XD1L7Q & QD1_EOF_WAIT) # !XD1L9Q & XD1L7Q & QD1_EOF_WAIT;
QD1_EOF_WAIT = DFFE(QD1_EOF_WAIT_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--K1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2] at LC5_15_L1
--operation mode is normal

K1_RM_sn_data_int[2]_lut_out = W64_q[2];
K1_RM_sn_data_int[2] = DFFE(K1_RM_sn_data_int[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--M1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13] at LC8_10_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[13]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[13] # !M1L8521 & M1_COMM_ctrl_local.tx_head[13]);
M1_COMM_ctrl_local.tx_head[13] = DFFE(M1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14] at LC10_10_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[14]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[14] # !M1L8521 & M1_COMM_ctrl_local.tx_head[14]);
M1_COMM_ctrl_local.tx_head[14] = DFFE(M1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15] at LC5_16_M1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[15]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[15] # !M1L8521 & M1_COMM_ctrl_local.tx_head[15]);
M1_COMM_ctrl_local.tx_head[15] = DFFE(M1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--K1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4] at LC5_12_L1
--operation mode is normal

K1_RM_sn_data_int[4]_lut_out = W64_q[0];
K1_RM_sn_data_int[4] = DFFE(K1_RM_sn_data_int[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L692);


--BC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~25 at LC10_13_L4
--operation mode is normal

BC1L71 = BC1L01Q & DC1_CTRL_OK;


--BC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~13 at LC4_13_L4
--operation mode is normal

BC1L91 = BC1L3Q & BC1L2Q;


--K1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5] at LC6_12_L1
--operation mode is normal

K1_RM_sn_data_int[5]_lut_out = W64_q[1];
K1_RM_sn_data_int[5] = DFFE(K1_RM_sn_data_int[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L692);


--TB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~13 at LC8_10_L1
--operation mode is normal

TB1L02 = !TB1_DOM_REBOOT & TB1_COM_ON & !TB1_SYS_RESET;


--TB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~14 at LC9_10_L1
--operation mode is normal

TB1L12 = QD1L26Q & TB1_SND_IDLE;


--TB1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF at LC5_10_L1
--operation mode is normal

TB1_COM_OFF_lut_out = TB1L81 # TB1_COM_ON & (TB1_DOM_REBOOT # TB1_SYS_RESET);
TB1_COM_OFF = DFFE(TB1_COM_OFF_lut_out, GLOBAL(HF1_outclock0), , , );


--K1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6] at LC3_12_L1
--operation mode is normal

K1_RM_sn_data_int[6]_lut_out = W64_q[2];
K1_RM_sn_data_int[6] = DFFE(K1_RM_sn_data_int[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L692);


--K1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8] at LC2_14_K1
--operation mode is normal

K1_RM_sn_data_int[8]_lut_out = W64_q[0];
K1_RM_sn_data_int[8] = DFFE(K1_RM_sn_data_int[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L203);


--K1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10] at LC8_14_K1
--operation mode is normal

K1_RM_sn_data_int[10]_lut_out = W64_q[2];
K1_RM_sn_data_int[10] = DFFE(K1_RM_sn_data_int[10]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L203);


--K1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11] at LC9_14_K1
--operation mode is normal

K1_RM_sn_data_int[11]_lut_out = W64_q[3];
K1_RM_sn_data_int[11] = DFFE(K1_RM_sn_data_int[11]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L203);


--UB1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15] at LC3_5_A4
--operation mode is normal

UB1_inst40[15]_lut_out = W31_q[15];
UB1_inst40[15] = DFFE(UB1_inst40[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--K1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17] at LC9_14_S1
--operation mode is normal

K1_RM_sn_data_int[17]_lut_out = W74_sload_path[17];
K1_RM_sn_data_int[17] = DFFE(K1_RM_sn_data_int[17]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19] at LC10_10_B1
--operation mode is normal

K1_RM_sn_data_int[19]_lut_out = W74_sload_path[19];
K1_RM_sn_data_int[19] = DFFE(K1_RM_sn_data_int[19]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20] at LC6_9_N1
--operation mode is normal

K1_RM_sn_data_int[20]_lut_out = W74_sload_path[20];
K1_RM_sn_data_int[20] = DFFE(K1_RM_sn_data_int[20]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21] at LC3_9_N1
--operation mode is normal

K1_RM_sn_data_int[21]_lut_out = W74_sload_path[21];
K1_RM_sn_data_int[21] = DFFE(K1_RM_sn_data_int[21]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--M1L9511 is slaveregister:inst_slaveregister|i5635~635 at LC6_7_P1
--operation mode is normal

M1L9511 = !M1L792 & M1_i38 & M1_i433;


--M1L8811 is slaveregister:inst_slaveregister|i5639~701 at LC3_7_P1
--operation mode is normal

M1L8811 = !M1_i426 & JF1L53Q & HE1_start_address[24];


--M1L0611 is slaveregister:inst_slaveregister|i5635~636 at LC2_7_P1
--operation mode is normal

M1L0611 = M1_i602 & (M1_i426 # !JF1L53Q);


--M1_COMPR_ctrl_local.ATWDb3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[6] at LC7_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out = VF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDb3thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[6] at LC2_4_A1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out = VF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDb1thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L239 is slaveregister:inst_slaveregister|i5447~1384 at LC1_3_E1
--operation mode is normal

M1L239 = M1_COMPR_ctrl_local.ATWDb1thres[6] & (M1_COMPR_ctrl_local.ATWDb3thres[6] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDb1thres[6] & JF1L53Q & M1_COMPR_ctrl_local.ATWDb3thres[6];


--M1L339 is slaveregister:inst_slaveregister|i5447~1385 at LC7_4_E1
--operation mode is normal

M1L339 = M1L239 & M1L313 & M1L753 & !M1L253;


--M1L439 is slaveregister:inst_slaveregister|i5447~1386 at LC3_3_E1
--operation mode is normal

M1L439 = M1L649 # !M1L984 & (M1L339 # M1L749);


--M1L539 is slaveregister:inst_slaveregister|i5447~1387 at LC8_3_E1
--operation mode is normal

M1L539 = M1L358 & M1_i1653 & M1L799 & M1L439;


--K1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22] at LC6_2_G2
--operation mode is normal

K1_RM_rate_SPE[22]_lut_out = W54_q[22];
K1_RM_rate_SPE[22] = DFFE(K1_RM_rate_SPE[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6] at LC6_7_V1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[6]_lut_out = VF1_MASTERHWDATA[22];
M1_RM_ctrl_local.rm_rate_dead[6] = DFFE(M1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L639 is slaveregister:inst_slaveregister|i5447~1388 at LC7_2_G2
--operation mode is normal

M1L639 = M1_RM_ctrl_local.rm_rate_dead[6] & (K1_RM_rate_SPE[22] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_dead[6] & JF1L53Q & K1_RM_rate_SPE[22];


--M1L739 is slaveregister:inst_slaveregister|i5447~1389 at LC3_7_G1
--operation mode is normal

M1L739 = !JF1L63Q & !M1_i1632 & M1L323 & M1L639;


--K1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22] at LC5_13_B2
--operation mode is normal

K1_RM_rate_MPE[22]_lut_out = W44_q[22];
K1_RM_rate_MPE[22] = DFFE(K1_RM_rate_MPE[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L839 is slaveregister:inst_slaveregister|i5447~1390 at LC2_6_G1
--operation mode is normal

M1L839 = M1L849 # M1L739 # K1_RM_rate_MPE[22] & M1L556;


--M1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22] at LC3_13_M1
--operation mode is normal

M1_COMM_ctrl_local.id[22]_lut_out = VF1_MASTERHWDATA[22];
M1_COMM_ctrl_local.id[22] = DFFE(M1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L939 is slaveregister:inst_slaveregister|i5447~1391 at LC6_5_M1
--operation mode is normal

M1L939 = M1L543 & M1_COMM_ctrl_local.id[22] & M1_i1653 & M1L799;


--M1L049 is slaveregister:inst_slaveregister|i5447~1392 at LC1_6_G1
--operation mode is normal

M1L049 = M1L179 & (M1L939 # M1L839 # M1L539);


--M1_LC_ctrl_local.lc_cable_length_down[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][6] at LC6_15_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out = VF1_MASTERHWDATA[22];
M1_LC_ctrl_local.lc_cable_length_down[2][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L149 is slaveregister:inst_slaveregister|i5447~1393 at LC8_1_Q1
--operation mode is normal

M1L149 = M1_i952 & M1_LC_ctrl_local.lc_cable_length_down[2][6] & M1_i763 & !M1_i1071;


--M1L249 is slaveregister:inst_slaveregister|i5447~1394 at LC8_7_P1
--operation mode is normal

M1L249 = !M1_i1155 & M1L403 & !JF1L53Q & W74_sload_path[22];


--M1_LC_ctrl_local.lc_cable_length_up[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][6] at LC6_6_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out = VF1_MASTERHWDATA[22];
M1_LC_ctrl_local.lc_cable_length_up[2][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--D1L03Q is calibration_sources:inst_calibration_sources|cs_flash_time[22]~reg0 at LC1_7_P1
--operation mode is normal

D1L03Q_lut_out = W74_sload_path[22];
D1L03Q = DFFE(D1L03Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22] at LC8_15_S1
--operation mode is normal

M1_CS_ctrl_local.CS_time[22]_lut_out = VF1_MASTERHWDATA[22];
M1_CS_ctrl_local.CS_time[22] = DFFE(M1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L349 is slaveregister:inst_slaveregister|i5447~1395 at LC9_7_P1
--operation mode is normal

M1L349 = JF1L63Q & D1L03Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[22];


--M1L449 is slaveregister:inst_slaveregister|i5447~1396 at LC5_7_P1
--operation mode is normal

M1L449 = M1_i952 & !M1_i1169 & M1L349 # !M1_i952 & M1_LC_ctrl_local.lc_cable_length_up[2][6];


--M1L549 is slaveregister:inst_slaveregister|i5447~1397 at LC4_7_P1
--operation mode is normal

M1L549 = M1L149 # M1L249 # M1L449 & M1L139;


--HE1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i664~159 at LC9_7_N3
--operation mode is normal

HE1L04 = HE1_start_address[25] & (HE1L434Q # HE1L873);


--HE1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i663~159 at LC6_1_N3
--operation mode is normal

HE1L93 = HE1_start_address[26] & (HE1L873 # HE1L434Q);


--HE1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i~4800 at LC7_14_U2
--operation mode is normal

HE1L383 = HE1L724Q & !HE1L044Q & HE1L863 & !HE1L234Q;


--HE1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i662~159 at LC5_13_U2
--operation mode is normal

HE1L83 = HE1_start_address[27] & (HE1L434Q # HE1L673 # !HE1L383);


--K1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25] at LC2_11_L1
--operation mode is normal

K1_RM_sn_data_int[25]_lut_out = W74_sload_path[25];
K1_RM_sn_data_int[25] = DFFE(K1_RM_sn_data_int[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26] at LC4_11_S1
--operation mode is normal

K1_RM_sn_data_int[26]_lut_out = W74_sload_path[26];
K1_RM_sn_data_int[26] = DFFE(K1_RM_sn_data_int[26]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27] at LC3_11_S1
--operation mode is normal

K1_RM_sn_data_int[27]_lut_out = W74_sload_path[27];
K1_RM_sn_data_int[27] = DFFE(K1_RM_sn_data_int[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--M1_LC_ctrl_local.lc_cable_length_down[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][6] at LC10_1_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out = VF1_MASTERHWDATA[30];
M1_LC_ctrl_local.lc_cable_length_down[3][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L4111 is slaveregister:inst_slaveregister|i5631~703 at LC10_12_P1
--operation mode is normal

M1L4111 = M1_LC_ctrl_local.lc_cable_length_down[3][6] & M1_i952 & !M1_i1071 & M1_i763;


--M1L5111 is slaveregister:inst_slaveregister|i5631~704 at LC1_12_P1
--operation mode is normal

M1L5111 = M1L4111 # M1L2211 # W74_sload_path[30] & M1L689;


--K1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30] at LC10_11_G2
--operation mode is normal

K1_RM_rate_SPE[30]_lut_out = W54_q[30];
K1_RM_rate_SPE[30] = DFFE(K1_RM_rate_SPE[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L6111 is slaveregister:inst_slaveregister|i5631~705 at LC6_4_G1
--operation mode is normal

M1L6111 = JF1L53Q & K1_RM_rate_SPE[30] & !JF1L63Q & !M1_i1646;


--K1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30] at LC5_11_S1
--operation mode is normal

K1_RM_sn_data[30]_lut_out = K1_RM_sn_data_int[30];
K1_RM_sn_data[30] = DFFE(K1_RM_sn_data[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--K1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30] at LC2_6_B2
--operation mode is normal

K1_RM_rate_MPE[30]_lut_out = W44_q[30];
K1_RM_rate_MPE[30] = DFFE(K1_RM_rate_MPE[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L7111 is slaveregister:inst_slaveregister|i5631~706 at LC10_7_G1
--operation mode is normal

M1L7111 = K1_RM_sn_data[30] & (M1L244 # K1_RM_rate_MPE[30] & !M1_i1840) # !K1_RM_sn_data[30] & K1_RM_rate_MPE[30] & !M1_i1840;


--M1L8111 is slaveregister:inst_slaveregister|i5631~707 at LC9_13_M1
--operation mode is normal

M1L8111 = M1_i3263 & M1L083 & (W5_sload_path[30] # !JF1L53Q);


--M1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30] at LC6_12_M1
--operation mode is normal

M1_COMM_ctrl_local.id[30]_lut_out = VF1_MASTERHWDATA[30];
M1_COMM_ctrl_local.id[30] = DFFE(M1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L9111 is slaveregister:inst_slaveregister|i5631~708 at LC4_13_M1
--operation mode is normal

M1L9111 = M1L8111 # !JF1L53Q & !M1_i3263 & M1_COMM_ctrl_local.id[30];


--M1L0211 is slaveregister:inst_slaveregister|i5631~709 at LC5_3_G1
--operation mode is normal

M1L0211 = M1_i1653 & (M1L7111 # M1L799 & M1L9111);


--K1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31] at LC4_11_B1
--operation mode is normal

K1_RM_sn_data_int[31]_lut_out = W74_sload_path[31];
K1_RM_sn_data_int[31] = DFFE(K1_RM_sn_data_int[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--JF1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6627 at LC2_11_C4
--operation mode is normal

JF1L92 = !JF1L94Q & (VF1_MASTERHTRANS[0] # VF1_MASTERHTRANS[1]);


--JF1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6628 at LC7_11_C4
--operation mode is normal

JF1L03 = JF1L43Q & (VF1_MASTERHTRANS[0] # !VF1_MASTERHTRANS[1]);


--RF6L1Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~reg0 at LC3_5_H4
--operation mode is normal

RF6L1Q = AMPP_FUNCTION(RF6L2Q, SF1_state[4], P1L62, GLOBAL(A1L6), !P1_i144, P1_i210);


--RF4L1Q is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]~reg0 at LC9_2_D4
--operation mode is normal

RF4L1Q = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), !P1_i144, P1L03);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC6_8_D4
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L3), !B1_i12, P1L13);


--RF2L3Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[3]~reg0 at LC1_9_D4
--operation mode is normal

RF2L3Q = AMPP_FUNCTION(RF6L4Q, RF3L3Q, RF1L1Q, GLOBAL(A1L6), !P1_i144, P1L72);


--RF2L4Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[4]~reg0 at LC5_9_D4
--operation mode is normal

RF2L4Q = AMPP_FUNCTION(RF6L5Q, RF3L4Q, RF1L1Q, GLOBAL(A1L6), !P1_i144, P1L72);


--RF2L5Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[5]~reg0 at LC8_9_D4
--operation mode is normal

RF2L5Q = AMPP_FUNCTION(RF6L6Q, RF3L5Q, RF1L1Q, GLOBAL(A1L6), !P1_i144, P1L72);


--P1L43 is sld_hub:sld_hub_inst|i302~395 at LC4_8_D4
--operation mode is normal

P1L43 = AMPP_FUNCTION(B1_bypass_reg_out, RF2L5Q, RF2L3Q, RF2L4Q);


--DB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LC5_3_H4
--operation mode is normal

DB1_dffs[0] = AMPP_FUNCTION(DB1_dffs[1], GLOBAL(A1L3), !B1_i12, S1_i8);


--R1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC6_15_D4
--operation mode is normal

R1_WORD_SR[0] = AMPP_FUNCTION(R1_WORD_SR[1], W1_sload_path[1], A1L5, W1_sload_path[0], GLOBAL(A1L3), !R1_i4, B1L14);


--P1L53 is sld_hub:sld_hub_inst|i302~396 at LC10_9_D4
--operation mode is normal

P1L53 = AMPP_FUNCTION(R1_WORD_SR[0], RF2L5Q, DB1_dffs[0], RF2L3Q);


--DB3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC10_10_H4
--operation mode is normal

DB3_dffs[0] = AMPP_FUNCTION(T1_is_max_write_address_ff, DB3_dffs[1], A1L5, GLOBAL(A1L3), !B1_i12);


--P1L63 is sld_hub:sld_hub_inst|i302~397 at LC2_8_D4
--operation mode is normal

P1L63 = AMPP_FUNCTION(DB3_dffs[0], RF2L4Q);


--P1L73 is sld_hub:sld_hub_inst|i302~398 at LC9_8_D4
--operation mode is normal

P1L73 = AMPP_FUNCTION(P1L43, RF4L1Q, P1L63, P1L53);


--RF5L1Q is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~reg0 at LC7_2_D4
--operation mode is normal

RF5L1Q = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), P1L03);


--R2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC2_4_D4
--operation mode is normal

R2_WORD_SR[0] = AMPP_FUNCTION(R2L4, SF1_state[4], W84_sload_path[4], R2_WORD_SR[1], GLOBAL(A1L6), !R2_i4, P1_i282);


--P1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC9_6_D4
--operation mode is normal

P1_HUB_BYPASS_REG = AMPP_FUNCTION(SF1_state[4], altera_internal_jtag, GLOBAL(A1L6));


--HB81_points[0][0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][0] at LC5_11_D4
--operation mode is normal

HB81_points[0][0] = AMPP_FUNCTION(RF6L2Q, RF6L3Q, RF6L4Q, P1_i44, GLOBAL(A1L6), !P1_i144, P1L01);


--P1L83 is sld_hub:sld_hub_inst|i302~399 at LC10_5_D4
--operation mode is normal

P1L83 = AMPP_FUNCTION(RF5L1Q, HB81_points[0][0], R2_WORD_SR[0], P1_HUB_BYPASS_REG);


--P1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC9_5_D4
--operation mode is normal

P1_jtag_debug_mode_usr1 = AMPP_FUNCTION(P1L4, DB01_dffs[1], P1L5, DB01_dffs[0], GLOBAL(A1L6), SF1_state[0], SF1_state[12]);


--SF1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC10_7_D4
--operation mode is normal

SF1_state[8] = AMPP_FUNCTION(SF1_state[5], A1L8, SF1_state[7], GLOBAL(A1L6));


--SF1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC6_7_D4
--operation mode is normal

SF1_state[3] = AMPP_FUNCTION(A1L8, SF1_state[2], GLOBAL(A1L6));


--SF1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC4_7_D4
--operation mode is normal

SF1_state[4] = AMPP_FUNCTION(SF1_state[3], SF1_state[4], A1L8, SF1_state[7], GLOBAL(A1L6));


--P1_i299 is sld_hub:sld_hub_inst|i299 at LC3_7_D4
--operation mode is normal

P1_i299 = AMPP_FUNCTION(SF1_state[3], SF1_state[4]);


--BC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC5_2_A4
--operation mode is normal

BC1L8 = NC1L01Q & DC1_MTYPE_LEN1;


--NC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC9_1_A4
--operation mode is normal

NC1L4 = !DB5_dffs[4] & DB5_dffs[6] & DB5_dffs[5];


--BC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC3_1_A4
--operation mode is normal

BC1L9 = NC1L4 & BC1L8 & (A_nB $ !DB5_dffs[7]);


--TB1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE~11 at LC3_9_L3
--operation mode is normal

TB1L13 = TB1_REC_PULSE & !NC1L92Q & !YC1L5Q;


--BC1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC7_13_L4
--operation mode is normal

BC1L81Q_lut_out = (BC1L01Q & BC1L4Q & DC1_CTRL_OK & !BC1L6Q) & CASCADE(BC1L22);
BC1L81Q = DFFE(BC1L81Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--TB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~257 at LC8_14_L3
--operation mode is normal

TB1L8 = TB1_CMD_WAIT & !WB1L81Q & BC1L81Q;


--TB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~75 at LC1_14_L3
--operation mode is normal

TB1L1 = WB1L81Q # QD1L26Q;


--BC1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC9_13_L4
--operation mode is normal

BC1L12Q_lut_out = BC1L71 & !BC1L6Q & BC1L91 & !BC1L4Q;
BC1L12Q = DFFE(BC1L12Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--VB1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9 at LC9_2_L1
--operation mode is normal

VB1_inst9_lut_out = M1_id_set[1] & M1_id_set[0];
VB1_inst9 = DFFE(VB1_inst9_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--TB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~91 at LC9_5_L3
--operation mode is normal

TB1L4 = VB1_inst9 & !WB1L81Q & TB1_CMD_WAIT & BC1L12Q;


--TB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~125 at LC3_4_L3
--operation mode is normal

TB1L7 = !QD1L26Q & !WB1L81Q & TB1_SND_TC_DAT;


--TB1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT at LC10_10_L3
--operation mode is normal

TB1_DRREQ_WT_lut_out = !WB1L81Q & (TB1L62 # TB1_SND_PULSE & WB1L61Q);
TB1_DRREQ_WT = DFFE(TB1_DRREQ_WT_lut_out, GLOBAL(HF1_outclock0), , , );


--BC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC2_13_L4
--operation mode is normal

BC1L02Q_lut_out = BC1L3Q & BC1L6Q & BC1L61 & BC1L2Q;
BC1L02Q = DFFE(BC1L02Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--TB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE~53 at LC9_15_L3
--operation mode is normal

TB1L44 = QD1L26Q & TB1_CMD_WAIT & BC1L02Q # !QD1L26Q & (TB1_SND_IDLE # TB1_CMD_WAIT & BC1L02Q);


--TB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~108 at LC4_10_L1
--operation mode is normal

TB1L5 = !QD1L26Q & TB1_SND_MRNB & !WB1L81Q;


--BC1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC7_14_L4
--operation mode is normal

BC1L1Q_lut_out = BC1L6Q & !BC1L3Q & !BC1L2Q & BC1L61;
BC1L1Q = DFFE(BC1L1Q_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , );


--TB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB~21 at LC6_5_L3
--operation mode is normal

TB1L74 = !WB1L81Q & TB1_CMD_WAIT & (BC1L1Q # DC1_DATA_OK);


--TB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~117 at LC3_10_L1
--operation mode is normal

TB1L6 = !QD1L26Q & TB1_SND_MRWB & !WB1L81Q;


--TB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~82 at LC6_14_L3
--operation mode is normal

TB1L2 = !WB1L81Q & TB1_SND_DRAND & !QD1L26Q;


--M1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req at LC10_8_L1
--operation mode is normal

M1_COMM_ctrl_local.reboot_req_lut_out = VF1_MASTERHWDATA[0];
M1_COMM_ctrl_local.reboot_req = DFFE(M1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L55);


--WB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~78 at LC5_7_K4
--operation mode is normal

WB1L71 = W82_sload_path[5] & W82_sload_path[6] & W82_sload_path[7] & W82_sload_path[4];


--XD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC8_14_R3
--operation mode is normal

XD1L2 = XD1_TXCNT & (W02_sload_path[0] # !KB22L3 # !W02_sload_path[4]);


--QD1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC4_13_I3
--operation mode is normal

QD1_STF_lut_out = QD1L3 & !XD1L9Q & QD1_STF # !QD1L3 & (!XD1L9Q & QD1_STF # !QD1_SEND_IDLE);
QD1_STF = DFFE(QD1_STF_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1775 at LC2_13_I3
--operation mode is normal

QD1L2 = QD1_STF & !XD1L9Q;


--SD1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~reg at LC1_10_L3
--operation mode is normal

SD1L6Q_lut_out = VCC;
SD1L6Q = DFFE(SD1L6Q_lut_out, GLOBAL(HF1_outclock0), !TB1L43, , SD1L8);


--QD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1776 at LC6_13_I3
--operation mode is normal

QD1L3 = !TB1_SND_ID & !TB1_SND_TC_DAT & !SD1L9Q & !SD1L6Q;


--QD1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC9_14_I3
--operation mode is normal

QD1_SEND_IDLE_lut_out = !QD1L26Q & (QD1_SEND_IDLE # SD1L9Q # !QD1L8);
QD1_SEND_IDLE = DFFE(QD1_SEND_IDLE_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC4_2_I3
--operation mode is normal

QD1_EOF_lut_out = QD1_CRC0 & (XD1L9Q # QD1_EOF) # !QD1_CRC0 & !XD1L9Q & QD1_EOF;
QD1_EOF = DFFE(QD1_EOF_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC6_3_I3
--operation mode is normal

QD1_CRC0_lut_out = QD1_CRC0 & (QD1_CRC1 # !XD1L9Q) # !QD1_CRC0 & QD1_CRC1 & XD1L9Q;
QD1_CRC0 = DFFE(QD1_CRC0_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1777 at LC4_14_I3
--operation mode is normal

QD1L4 = QD1_EOF & !QD1_CRC0 & XD1L9Q # !QD1_EOF & (!XD1L9Q # !QD1_CRC0);


--QD1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC6_6_I3
--operation mode is normal

QD1_BYT0_lut_out = QD1L42 # QD1L01 & SD1L9Q & QD1L7;
QD1_BYT0 = DFFE(QD1_BYT0_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC2_2_I3
--operation mode is normal

QD1_CRC2_lut_out = QD1_CRC3;
QD1_CRC2 = DFFE(QD1_CRC2_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC10_6_L3
--operation mode is normal

QD1_TCWFM_L_lut_out = QD1L21 # QD1L11 # QD1_TXSHR8 & W62L9;
QD1_TCWFM_L = DFFE(QD1_TCWFM_L_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC10_1_I3
--operation mode is normal

QD1_CRC3_lut_out = XD1L9Q & QD1L43Q & KD1L3Q # !XD1L9Q & (QD1_CRC3 # QD1L43Q & KD1L3Q);
QD1_CRC3 = DFFE(QD1_CRC3_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC6_9_J3
--operation mode is normal

KD1L3Q_lut_out = KD1L85Q & !QD1_STF;
KD1L3Q = DFFE(KD1L3Q_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--QD1L43Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC7_15_I3
--operation mode is normal

QD1L43Q_lut_out = QD1L31 # QD1L53 # QD1L55Q & W22L43;
QD1L43Q = DFFE(QD1L43Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC7_5_I3
--operation mode is normal

QD1_BYT2_lut_out = QD1_BYT1;
QD1_BYT2 = DFFE(QD1_BYT2_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC1_12_I3
--operation mode is normal

QD1_PTYPE_SEQ0_lut_out = QD1_MTYPE_LEN1;
QD1_PTYPE_SEQ0 = DFFE(QD1_PTYPE_SEQ0_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~218 at LC4_15_I3
--operation mode is normal

QD1L83 = !QD1_BYT2 & !QD1_PTYPE_SEQ0 & (!QD1L43Q # !KD1L3Q);


--QD1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC7_16_I3
--operation mode is normal

QD1_TCWF_CHK_lut_out = QD1_TCWFM_WT;
QD1_TCWF_CHK = DFFE(QD1_TCWF_CHK_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC4_10_I3
--operation mode is normal

QD1_ID_BYTE_lut_out = QD1_ID_LOAD # QD1L61 # !XD1L9Q & QD1_ID_BYTE;
QD1_ID_BYTE = DFFE(QD1_ID_BYTE_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC3_13_I3
--operation mode is normal

QD1_ID_LOAD_lut_out = XD1L9Q & TB1_SND_ID & QD1_DCMD_SEQ1;
QD1_ID_LOAD = DFFE(QD1_ID_LOAD_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~219 at LC5_15_I3
--operation mode is normal

QD1L93 = !QD1_ID_BYTE & !QD1_ID_LOAD & (W41L41 # !QD1_TCWF_CHK);


--QD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~220 at LC10_16_I3
--operation mode is normal

QD1L04 = QD1_CRC3 # QD1_TCWFM_L # !QD1L83 # !QD1L93;


--QD1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC1_11_I3
--operation mode is normal

QD1_TC_RX_TIME_lut_out = QD1L1 # QD1L71 # QD1_TC_RX_TIME & !XD1L9Q;
QD1_TC_RX_TIME = DFFE(QD1_TC_RX_TIME_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC10_5_I3
--operation mode is normal

QD1_TC_TX_TIME_lut_out = QD1_TC_TX_TIME & !XD1L9Q # !QD1L111;
QD1_TC_TX_TIME = DFFE(QD1_TC_TX_TIME_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~221 at LC7_11_I3
--operation mode is normal

QD1L14 = !QD1_TC_TX_TIME & !QD1_TC_RX_TIME;


--QD1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC6_6_L3
--operation mode is normal

QD1_TCWFM_H_lut_out = QD1_TCWFM_L;
QD1_TCWFM_H = DFFE(QD1_TCWFM_H_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~222 at LC6_10_I3
--operation mode is normal

QD1L24 = !QD1_BYT3 & !QD1_TCWFM_H;


--QD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~223 at LC2_10_I3
--operation mode is normal

QD1L34 = !XD1L9Q & (QD1_CRC0 # !QD1L14 # !QD1L24);


--QD1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC7_10_I3
--operation mode is normal

QD1_RXSHR8_lut_out = QD1L81 # !W52L8 & !W62L9 & QD1_RXSHR8;
QD1_RXSHR8 = DFFE(QD1_RXSHR8_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC5_3_I3
--operation mode is normal

QD1_TXSHR8_lut_out = QD1L91 # !W52L8 & QD1_TXSHR8 & !W62L9;
QD1_TXSHR8 = DFFE(QD1_TXSHR8_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~224 at LC10_3_I3
--operation mode is normal

QD1L44 = W62L9 & (QD1_RXSHR8 # QD1_TXSHR8);


--QD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~225 at LC2_3_I3
--operation mode is normal

QD1L54 = QD1L34 # QD1L04 # QD1_CRC2 # QD1L44;


--QD1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC1_6_I3
--operation mode is normal

QD1_PL_INC_lut_out = QD1_STF & XD1L9Q & !QD1L01 & SD1L9Q;
QD1_PL_INC = DFFE(QD1_PL_INC_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC1_2_I3
--operation mode is normal

QD1_CRC1_lut_out = QD1_CRC2;
QD1_CRC1 = DFFE(QD1_CRC1_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~226 at LC7_3_I3
--operation mode is normal

QD1L64 = QD1_PL_INC # QD1_CRC1 # !W22L43 & QD1L55Q;


--QD1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC2_5_I3
--operation mode is normal

QD1_BYT1_lut_out = QD1_BYT1 & (QD1_BYT0 # !XD1L9Q) # !QD1_BYT1 & XD1L9Q & QD1_BYT0;
QD1_BYT1 = DFFE(QD1_BYT1_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC10_10_I3
--operation mode is normal

QD1_ID_SHR8_lut_out = QD1L02 # !W62L9 & !W52L8 & QD1_ID_SHR8;
QD1_ID_SHR8 = DFFE(QD1_ID_SHR8_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~227 at LC4_5_I3
--operation mode is normal

QD1L74 = QD1_BYT1 # QD1_ID_SHR8 & !W62L9;


--QD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~46 at LC10_4_I3
--operation mode is normal

QD1L35 = !TB1_SND_ID & !TB1_SND_TC_DAT & !SD1L6Q # !XD1L9Q;


--QD1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC8_14_I3
--operation mode is normal

QD1_DCMD_SEQ1_lut_out = XD1L9Q & (QD1_PTYPE_SEQ0 # QD1_DCMD_SEQ1 & QD1L8) # !XD1L9Q & QD1_DCMD_SEQ1;
QD1_DCMD_SEQ1 = DFFE(QD1_DCMD_SEQ1_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC2_14_I3
--operation mode is normal

QD1_LEN0_lut_out = XD1L9Q & QD1_STF & !SD1L9Q # !XD1L9Q & QD1_LEN0;
QD1_LEN0 = DFFE(QD1_LEN0_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC7_13_I3
--operation mode is normal

QD1_MTYPE_LEN1_lut_out = QD1_LEN0;
QD1_MTYPE_LEN1 = DFFE(QD1_MTYPE_LEN1_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , XD1L9Q);


--QD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~228 at LC8_4_I3
--operation mode is normal

QD1L84 = !QD1_MTYPE_LEN1 & !QD1_LEN0;


--QD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~229 at LC6_4_I3
--operation mode is normal

QD1L94 = QD1L74 # QD1_DCMD_SEQ1 & QD1L35 # !QD1L84;


--QD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1778 at LC7_4_I3
--operation mode is normal

QD1L5 = W52L8 & !W62L9;


--QD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1779 at LC8_11_I3
--operation mode is normal

QD1L6 = W52L8 & !W62L9 & QD1_TXSHR8;


--QD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC10_14_I3
--operation mode is normal

QD1L1 = TB1_SND_TC_DAT & XD1L9Q & QD1_DCMD_SEQ1;


--QD1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~345 at LC9_3_I3
--operation mode is normal

QD1L78 = !QD1L6 & !QD1L1 & (!QD1L5 # !QD1_RXSHR8);


--QD1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~230 at LC8_3_I3
--operation mode is normal

QD1L05 = QD1L64 # QD1L94 # QD1L54 # !QD1L78;


--QD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1780 at LC5_5_I3
--operation mode is normal

QD1L7 = XD1L9Q & QD1_STF;


--QD1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC8_6_I3
--operation mode is normal

QD1L99 = SD1L9Q & (WF1_portadataout[1] # WF1_portadataout[0]);


--KB22_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_12_R3
--operation mode is normal

KB22_aeb_out = !W02_sload_path[2] & !W02_sload_path[3] & W02_sload_path[0] & W02_sload_path[1];


--NC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC9_10_K4
--operation mode is normal

NC1L5 = !DB5_dffs[1] & DB5_dffs[3] & !DB5_dffs[5] & DB5_dffs[4];


--HC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC6_12_G4
--operation mode is normal

HC1_crc32_en_lut_out = HC1L34Q & !DC1_STF_WAIT & !DC1_START;
HC1_crc32_en = DFFE(HC1_crc32_en_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--DC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC7_12_G4
--operation mode is normal

DC1L61 = !DC1_STF_WAIT & !DC1_START;


--WC1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC9_2_G4
--operation mode is normal

WC1_i16 = WC1_SRG[31] $ WC1_SRG[22];


--WC1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC9_3_G4
--operation mode is normal

WC1_i17 = WC1_SRG[31] $ WC1_SRG[25];


--WC1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC8_10_G4
--operation mode is normal

WC1_i15 = WC1_SRG[31] $ WC1_SRG[21];


--WC1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC10_10_G4
--operation mode is normal

WC1_i14 = WC1_SRG[31] $ WC1_SRG[15];


--WC1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC6_1_G4
--operation mode is normal

WC1_i12 = WC1_SRG[31] $ WC1_SRG[10];


--WC1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC1_10_G4
--operation mode is normal

WC1_i13 = WC1_SRG[31] $ WC1_SRG[11];


--WC1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC7_2_G4
--operation mode is normal

WC1_i9 = WC1_SRG[31] $ WC1_SRG[6];


--WC1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC3_3_G4
--operation mode is normal

WC1_i10 = WC1_SRG[31] $ WC1_SRG[7];


--WC1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC2_4_G4
--operation mode is normal

WC1_i11 = WC1_SRG[9] $ WC1_SRG[31];


--WC1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC10_1_G4
--operation mode is normal

WC1_i7 = WC1_SRG[31] $ WC1_SRG[3];


--WC1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC3_1_G4
--operation mode is normal

WC1_i8 = WC1_SRG[31] $ WC1_SRG[4];


--HC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC9_13_G4
--operation mode is normal

HC1_crc32_data_lut_out = HC1_srg[7];
HC1_crc32_data = DFFE(HC1_crc32_data_lut_out, GLOBAL(HF1_outclock0), , , MC1L5Q);


--WC1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC5_1_G4
--operation mode is normal

WC1_i4 = WC1_SRG[31] $ HC1_crc32_data;


--WC1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC2_12_G4
--operation mode is normal

WC1_i5 = WC1_SRG[0] $ WC1_SRG[31];


--WC1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC8_12_G4
--operation mode is normal

WC1_i6 = WC1_SRG[31] $ WC1_SRG[1];


--TB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT~16 at LC8_1_L3
--operation mode is normal

TB1L32 = !BC1L7Q & TB1_CRES_WAIT;


--TB1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|PON at LC7_1_L3
--operation mode is normal

TB1_PON_lut_out = WB1L81Q # TB1_PON & !W74_sload_path[5];
TB1_PON = DFFE(TB1_PON_lut_out, GLOBAL(HF1_outclock0), , , );


--QD1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~52 at LC3_16_I3
--operation mode is normal

QD1L59 = QD1_TCWFM_H # W62L9 & QD1_TXSHR8 # !W62L9 & QD1_ID_SHR8;


--QD1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC6_16_I3
--operation mode is normal

QD1_TCWFM_WT_lut_out = QD1L311Q;
QD1_TCWFM_WT = DFFE(QD1_TCWFM_WT_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L311Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC7_6_L3
--operation mode is normal

QD1L311Q_lut_out = XD1L9Q & QD1_TCWFM_H;
QD1L311Q = DFFE(QD1L311Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~53 at LC5_16_I3
--operation mode is normal

QD1L69 = QD1L311Q # QD1_TCWFM_WT;


--KD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC3_2_H3
--operation mode is normal

KD1L61 = QD1L79Q & RB83L2 # !QD1L79Q & RB73L2;


--DB8_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC5_9_H3
--operation mode is normal

DB8_dffs[3]_lut_out = DB8_dffs[4] & (KD1L71 # !XD1L9Q) # !DB8_dffs[4] & KD1L71 & XD1L9Q;
DB8_dffs[3] = DFFE(DB8_dffs[3]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--WB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~109 at LC7_7_O3
--operation mode is normal

WB1L5 = (W92_sload_path[1] & TB1_SND_PULSE) & CASCADE(WB1L11);


--KB23_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC5_9_O3
--operation mode is normal

KB23_aeb_out = KB13_aeb_out & KB92_aeb_out & KB82_aeb_out & KB03_aeb_out;


--YC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC9_8_L3
--operation mode is normal

YC1L9Q_lut_out = YC1L9Q & (KB91_agb_out # EC1L95Q & YC1L8Q) # !YC1L9Q & EC1L95Q & YC1L8Q;
YC1L9Q = DFFE(YC1L9Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--WB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~106 at LC9_7_O3
--operation mode is normal

WB1L3 = W92_sload_path[1] & !W92_sload_path[2] & !W92_sload_path[4] & W92_sload_path[6];


--WB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~110 at LC3_7_O3
--operation mode is normal

WB1L6 = (WB1L3 & WB1L7 & WB1L8 & !W92_sload_path[0]) & CASCADE(WB1L4);


--WB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~108 at LC2_7_O3
--operation mode is normal

WB1L4 = !W92_sload_path[5] & !W92_sload_path[3];


--D1L821 is calibration_sources:inst_calibration_sources|i~591 at LC3_7_W2
--operation mode is normal

D1L821 = D1_now_cnt[3] & (M1_CS_ctrl_local.CS_offset[3] # D1_now_cnt[2] $ M1_CS_ctrl_local.CS_offset[2]) # !D1_now_cnt[3] & (D1_now_cnt[2] $ M1_CS_ctrl_local.CS_offset[2] # !M1_CS_ctrl_local.CS_offset[3]);


--D1L921 is calibration_sources:inst_calibration_sources|i~592 at LC5_7_W2
--operation mode is normal

D1L921 = D1_now_cnt[1] & (D1_now_cnt[0] $ M1_CS_ctrl_local.CS_offset[0] # !M1_CS_ctrl_local.CS_offset[1]) # !D1_now_cnt[1] & (M1_CS_ctrl_local.CS_offset[1] # D1_now_cnt[0] $ M1_CS_ctrl_local.CS_offset[0]);


--D1_i81 is calibration_sources:inst_calibration_sources|i81 at LC3_8_W2
--operation mode is normal

D1_i81 = M1_CS_ctrl_local.CS_offset[3] $ D1_now_cnt[4];


--DF1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~11 at LC9_11_W4
--operation mode is normal

DF1L41Q_lut_out = DF1L41Q & (L1L4Q # DF1L2 # !DF1L1) # !DF1L41Q & !L1L4Q & DF1L2;
DF1L41Q = DFFE(DF1L41Q_lut_out, GLOBAL(HF1_outclock1), , , );


--DF1_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1] at LC8_11_W4
--operation mode is normal

DF1_rx_decode_time_cnt[1]_lut_out = DF1L41Q & (DF1_rx_decode_time_cnt[1] $ DF1_rx_decode_time_cnt[0]);
DF1_rx_decode_time_cnt[1] = DFFE(DF1_rx_decode_time_cnt[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF1_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2] at LC10_11_W4
--operation mode is normal

DF1_rx_decode_time_cnt[2]_lut_out = DF1L41Q & (DF1_rx_decode_time_cnt[2] $ (DF1_rx_decode_time_cnt[1] & DF1_rx_decode_time_cnt[0]));
DF1_rx_decode_time_cnt[2] = DFFE(DF1_rx_decode_time_cnt[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF1_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0] at LC3_11_W4
--operation mode is normal

DF1_rx_decode_time_cnt[0]_lut_out = DF1L41Q & !DF1_rx_decode_time_cnt[0];
DF1_rx_decode_time_cnt[0] = DFFE(DF1_rx_decode_time_cnt[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF1L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~157 at LC6_11_W4
--operation mode is normal

DF1L1 = DF1_rx_decode_time_cnt[1] & DF1_rx_decode_time_cnt[2] & !DF1_rx_decode_time_cnt[0];


--DF2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~11 at LC5_14_W3
--operation mode is normal

DF2L41Q_lut_out = DF2L41Q & (L1L4Q # DF2L2 # !DF2L1) # !DF2L41Q & !L1L4Q & DF2L2;
DF2L41Q = DFFE(DF2L41Q_lut_out, GLOBAL(HF1_outclock1), , , );


--DF2_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1] at LC3_7_W3
--operation mode is normal

DF2_rx_decode_time_cnt[1]_lut_out = DF2L41Q & (DF2_rx_decode_time_cnt[1] $ DF2_rx_decode_time_cnt[0]);
DF2_rx_decode_time_cnt[1] = DFFE(DF2_rx_decode_time_cnt[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF2_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2] at LC4_7_W3
--operation mode is normal

DF2_rx_decode_time_cnt[2]_lut_out = DF2L41Q & (DF2_rx_decode_time_cnt[2] $ (DF2_rx_decode_time_cnt[1] & DF2_rx_decode_time_cnt[0]));
DF2_rx_decode_time_cnt[2] = DFFE(DF2_rx_decode_time_cnt[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF2_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0] at LC1_8_W3
--operation mode is normal

DF2_rx_decode_time_cnt[0]_lut_out = DF2L41Q & !DF2_rx_decode_time_cnt[0];
DF2_rx_decode_time_cnt[0] = DFFE(DF2_rx_decode_time_cnt[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--DF2L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~157 at LC2_7_W3
--operation mode is normal

DF2L1 = DF2_rx_decode_time_cnt[1] & !DF2_rx_decode_time_cnt[0] & DF2_rx_decode_time_cnt[2];


--SE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC6_6_P4
--operation mode is normal

SE1L2Q_lut_out = SE1L842 # SE1L2Q & (SE1L942 # !SE1L832);
SE1L2Q = DFFE(SE1L2Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--PE1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~98 at LC4_12_P4
--operation mode is normal

PE1L76 = !SE1L2Q & PE1L78Q & !RE1L1Q;


--PE1L98Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28 at LC10_12_E4
--operation mode is normal

PE1L98Q_lut_out = PE1L77 # PE1L98Q & (PE1L57 # !PE1L87);
PE1L98Q = DFFE(PE1L98Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--NE1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1] at LC7_3_F2
--operation mode is normal

NE1_wr_ptr[1]_lut_out = !NE1_wr_ptr[1];
NE1_wr_ptr[1] = DFFE(NE1_wr_ptr[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , NE1L832);


--NE1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1] at LC9_6_F2
--operation mode is normal

NE1_rd_ptr[1]_lut_out = !NE1_rd_ptr[1];
NE1_rd_ptr[1] = DFFE(NE1_rd_ptr[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , NE1L432);


--NE1L032 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~87 at LC2_6_F2
--operation mode is normal

NE1L032 = NE1_wr_ptr[1] $ NE1_rd_ptr[1] $ (NE1_wr_ptr[0] # !NE1_rd_ptr[0]);


--JE1L82 is daq:inst_daq|trigger:inst_trigger|i119~48 at LC9_11_W1
--operation mode is normal

JE1L82 = !M1_DAQ_ctrl_local.trigger_enable[0] & M1_DAQ_ctrl_local.trigger_enable[1];


--L1L2Q is ROC:inst_ROC|RST_state~11 at LC6_7_R2
--operation mode is normal

L1L2Q_lut_out = !L1L1Q;
L1L2Q = DFFE(L1L2Q_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|abort~reg0 at LC7_3_U1
--operation mode is normal

BF1L1Q_lut_out = BF1L98 # BF1L1Q & BF1L09;
BF1L1Q = DFFE(BF1L1Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L28Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC2_12_E4
--operation mode is normal

PE1L28Q_lut_out = PE1L18Q & PE1L57 & PE1_i27 # !PE1L18Q & (JE1_ATWDTrigger_A_sig # PE1L57 & PE1_i27);
PE1L28Q = DFFE(PE1L28Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~110 at LC10_11_E4
--operation mode is normal

PE1L86 = M1_DAQ_ctrl_local.LC_mode[0] & PE1L28Q & M1_DAQ_ctrl_local.LC_mode[1] & BF1L1Q;


--PE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~116 at LC9_11_E4
--operation mode is normal

PE1L96 = !M1_DAQ_ctrl_local.LC_mode[0] & PE1L28Q & M1_DAQ_ctrl_local.LC_mode[1] & BF1L1Q;


--PE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~774 at LC7_11_E4
--operation mode is normal

PE1L17 = M1_DAQ_ctrl_local.LC_mode[0] & PE1L28Q & !M1_DAQ_ctrl_local.LC_mode[1] & BF1L1Q;


--SE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC8_9_P3
--operation mode is normal

SE1L31Q_lut_out = ATWD0_D[9];
SE1L31Q = DFFE(SE1L31Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC9_9_P3
--operation mode is normal

SE1L11Q_lut_out = ATWD0_D[8];
SE1L11Q = DFFE(SE1L11Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC3_9_P3
--operation mode is normal

SE1L01Q_lut_out = ATWD0_D[7];
SE1L01Q = DFFE(SE1L01Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC6_9_P3
--operation mode is normal

SE1L96 = !SE1L01Q & SE1L123Q & (SE1L11Q $ SE1L31Q);


--PE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~775 at LC4_12_E4
--operation mode is normal

PE1L27 = PE1L68Q # PE1L78Q # PE1L58Q # PE1L38Q;


--PE1L88Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC4_11_E4
--operation mode is normal

PE1L88Q_lut_out = PE1L97 # PE1L88Q & (SE1L2Q # RE1L1Q);
PE1L88Q = DFFE(PE1L88Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~776 at LC1_12_E4
--operation mode is normal

PE1L37 = PE1L98Q # PE1L88Q;


--PE1L18Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC7_12_E4
--operation mode is normal

PE1L18Q_lut_out = TriggerComplete_0 & !PE1L48Q & (PE1L18Q # JE1_ATWDTrigger_A_sig) # !TriggerComplete_0 & (PE1L18Q # JE1_ATWDTrigger_A_sig);
PE1L18Q = DFFE(PE1L18Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC5_15_Z4
--operation mode is normal

SE2L2Q_lut_out = SE2L942 # SE2L2Q & (SE2L052 # !SE2L642);
SE2L2Q = DFFE(SE2L2Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--PE2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~99 at LC3_14_G2
--operation mode is normal

PE2L66 = !SE2L2Q & PE2L68Q & !RE2L1Q;


--PE2L88Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28 at LC5_14_G1
--operation mode is normal

PE2L88Q_lut_out = PE2L67 # PE2L88Q & (PE2L47 # !PE2L77);
PE2L88Q = DFFE(PE2L88Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--NE2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1] at LC6_16_R2
--operation mode is normal

NE2_wr_ptr[1]_lut_out = !NE2_wr_ptr[1];
NE2_wr_ptr[1] = DFFE(NE2_wr_ptr[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , NE2L732);


--NE2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1] at LC1_16_R2
--operation mode is normal

NE2_rd_ptr[1]_lut_out = !NE2_rd_ptr[1];
NE2_rd_ptr[1] = DFFE(NE2_rd_ptr[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , NE2L332);


--NE2L922 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~87 at LC1_15_R2
--operation mode is normal

NE2L922 = NE2_wr_ptr[1] $ NE2_rd_ptr[1] $ (NE2_wr_ptr[0] # !NE2_rd_ptr[0]);


--BF2L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|abort~reg0 at LC10_10_N1
--operation mode is normal

BF2L1Q_lut_out = BF2L45 # BF2L1Q & BF2L57;
BF2L1Q = DFFE(BF2L1Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L18Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC7_13_G1
--operation mode is normal

PE2L18Q_lut_out = PE2L08Q & PE2L47 & PE2_i27 # !PE2L08Q & (JE1_ATWDTrigger_B_sig # PE2L47 & PE2_i27);
PE2L18Q = DFFE(PE2L18Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~111 at LC3_9_G1
--operation mode is normal

PE2L76 = BF2L1Q & PE2L18Q & M1_DAQ_ctrl_local.LC_mode[0] & M1_DAQ_ctrl_local.LC_mode[1];


--PE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~117 at LC4_12_G1
--operation mode is normal

PE2L86 = M1_DAQ_ctrl_local.LC_mode[1] & PE2L18Q & BF2L1Q & !M1_DAQ_ctrl_local.LC_mode[0];


--PE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~834 at LC2_12_G1
--operation mode is normal

PE2L07 = !M1_DAQ_ctrl_local.LC_mode[1] & PE2L18Q & BF2L1Q & M1_DAQ_ctrl_local.LC_mode[0];


--PE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~835 at LC2_13_G2
--operation mode is normal

PE2L17 = PE2L58Q # PE2L68Q # PE2L48Q # PE2L28Q;


--PE2L78Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC4_13_G1
--operation mode is normal

PE2L78Q_lut_out = PE2L87 # PE2L78Q & (RE2L1Q # SE2L2Q);
PE2L78Q = DFFE(PE2L78Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~836 at LC10_14_G1
--operation mode is normal

PE2L27 = PE2L78Q # PE2L88Q;


--PE2L08Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC9_1_G1
--operation mode is normal

PE2L08Q_lut_out = TriggerComplete_1 & !PE2L38Q & (PE2L08Q # JE1_ATWDTrigger_B_sig) # !TriggerComplete_1 & (PE2L08Q # JE1_ATWDTrigger_B_sig);
PE2L08Q = DFFE(PE2L08Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC2_12_Z4
--operation mode is normal

SE2L31Q_lut_out = ATWD1_D[9];
SE2L31Q = DFFE(SE2L31Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC6_12_Z4
--operation mode is normal

SE2L11Q_lut_out = ATWD1_D[8];
SE2L11Q = DFFE(SE2L11Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC9_12_Z4
--operation mode is normal

SE2L01Q_lut_out = ATWD1_D[7];
SE2L01Q = DFFE(SE2L01Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48 at LC6_11_Z4
--operation mode is normal

SE2L96 = SE2L123Q & !SE2L01Q & (SE2L31Q $ SE2L11Q);


--SE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6994 at LC8_13_Z4
--operation mode is normal

SE2L242 = !SE2L223Q & !SE1L713Q & !SE2L813Q & !SE2L123Q;

--SE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7008 at LC8_13_Z4
--operation mode is normal

SE2L552 = !SE2L223Q & !SE1L713Q & !SE2L813Q & !SE2L123Q;


--SE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7007 at LC9_13_Z4
--operation mode is normal

SE2L452 = (!SE2L513Q & !SE2L713Q & !SE2L913Q) & CASCADE(SE2L552);


--D1_now is calibration_sources:inst_calibration_sources|now at LC5_7_Z1
--operation mode is normal

D1_now_lut_out = !M1_CS_ctrl_local.CS_mode[2] & (D1L331 # M1_CS_ctrl_local.CS_mode[1] & D1L131);
D1_now = DFFE(D1_now_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--D1L021 is calibration_sources:inst_calibration_sources|i~5 at LC1_6_W2
--operation mode is normal

D1L021 = D1_now_cnt[4] # D1_now_cnt[3] # D1_now_cnt[2] # !D1L521;


--D1L031 is calibration_sources:inst_calibration_sources|i~593 at LC7_14_S4
--operation mode is normal

D1L031 = !W6_q[4] # !W6_q[5];


--D1L211 is calibration_sources:inst_calibration_sources|i412~0 at LC6_15_S4
--operation mode is normal

D1L211 = W6_q[6] & (D1L031 # D1L721 # !W6_q[7]);


--D1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R at LC4_2_S4
--operation mode is normal

D1_ATWD_R2R_lut_out = D1L801;
D1_ATWD_R2R = DFFE(D1_ATWD_R2R_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1L901 is calibration_sources:inst_calibration_sources|i400~38 at LC7_2_S4
--operation mode is normal

D1L901 = D1_now_action & (M1_CS_ctrl_local.CS_enable[5] # M1_CS_ctrl_local.CS_enable[4]);


--D1L011 is calibration_sources:inst_calibration_sources|i400~39 at LC8_2_S4
--operation mode is normal

D1L011 = !D1_fe_R2R & !D1_ATWD_R2R & !D1L901 # !D1L221;


--D1L111 is calibration_sources:inst_calibration_sources|i411~0 at LC1_15_S4
--operation mode is normal

D1L111 = W6_q[7] & (D1L031 # D1L721 # !W6_q[6]);


--D1L811 is calibration_sources:inst_calibration_sources|i418~0 at LC9_15_S4
--operation mode is normal

D1L811 = W6_q[0] & (D1L621 # D1L721 # D1L031);


--D1L711 is calibration_sources:inst_calibration_sources|i417~0 at LC7_15_S4
--operation mode is normal

D1L711 = W6_q[1] & (D1L621 # D1L721 # D1L031);


--D1L611 is calibration_sources:inst_calibration_sources|i416~0 at LC8_15_S4
--operation mode is normal

D1L611 = W6_q[2] & (D1L621 # D1L721 # D1L031);


--D1L511 is calibration_sources:inst_calibration_sources|i415~0 at LC4_15_S4
--operation mode is normal

D1L511 = W6_q[3] & (D1L621 # D1L721 # D1L031);


--D1L411 is calibration_sources:inst_calibration_sources|i414~0 at LC10_16_S4
--operation mode is normal

D1L411 = W6_q[4] & (D1L721 # D1L621 # !W6_q[5]);


--D1L311 is calibration_sources:inst_calibration_sources|i413~0 at LC5_15_S4
--operation mode is normal

D1L311 = W6_q[5] & (D1L621 # D1L721 # !W6_q[4]);


--DF2L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0 at LC4_1_U3
--operation mode is normal

DF2L6Q_lut_out = !FF2L51Q & (FF2L61Q # DF2_rx_decode_edge_last);
DF2L6Q = DFFE(DF2L6Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF2L3);


--DF2L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0 at LC8_1_U3
--operation mode is normal

DF2L5Q_lut_out = DF2_rx_decode_edge_first;
DF2L5Q = DFFE(DF2L5Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF2L3);


--EF2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i14~221 at LC3_7_U3
--operation mode is normal

EF2L3 = DF2L5Q & !DF2L51Q & EF2L4Q # !DF2L5Q & (EF2L4Q # DF2L6Q & DF2L51Q);


--EF2L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|tx~reg0 at LC5_4_Q3
--operation mode is normal

EF2L6Q_lut_out = JE1_i69 # DF2L51Q & (EF2L6Q # !EF2L1);
EF2L6Q = DFFE(EF2L6Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--EF2L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i13~252 at LC8_3_U3
--operation mode is normal

EF2L2 = DF2L6Q & (DF2L51Q & DF2L5Q # !DF2L51Q & EF2L5Q) # !DF2L6Q & EF2L5Q & (!DF2L51Q # !DF2L5Q);


--DF1L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0 at LC7_15_Q4
--operation mode is normal

DF1L6Q_lut_out = !FF1L51Q & (FF1L61Q # DF1_rx_decode_edge_last);
DF1L6Q = DFFE(DF1L6Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF1L3);


--DF1L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0 at LC5_15_Q4
--operation mode is normal

DF1L5Q_lut_out = DF1_rx_decode_edge_first;
DF1L5Q = DFFE(DF1L5Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF1L3);


--EF1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i14~205 at LC6_1_Q3
--operation mode is normal

EF1L3 = DF1L5Q & !DF1L51Q & EF1L4Q # !DF1L5Q & (EF1L4Q # DF1L6Q & DF1L51Q);


--EF1L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|tx~reg0 at LC8_8_Q3
--operation mode is normal

EF1L6Q_lut_out = JE1_i69 # DF1L51Q & (EF1L6Q # !EF1L1);
EF1L6Q = DFFE(EF1L6Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--EF1L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i13~236 at LC8_1_Q3
--operation mode is normal

EF1L2 = DF1L6Q & (DF1L51Q & DF1L5Q # !DF1L51Q & EF1L5Q) # !DF1L6Q & EF1L5Q & (!DF1L5Q # !DF1L51Q);


--EC1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|hl_edge~reg at LC7_5_B3
--operation mode is normal

EC1L95Q_lut_out = EC1L25 & (EC1L741 # EC1L051 & !EC1L641);
EC1L95Q = DFFE(EC1L95Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~31 at LC2_6_B3
--operation mode is normal

UC1L71Q_lut_out = NC1L9Q & (UC1L8 # W11_sload_path[4] & UC1L12Q);
UC1L71Q = DFFE(UC1L71Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|STB~18 at LC9_5_B3
--operation mode is normal

UC1L32 = NC1L9Q & UC1L71Q;


--UC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~34 at LC2_7_B3
--operation mode is normal

UC1L02Q_lut_out = UC1L1 & (UC1L02Q # UC1L22 & W11_sload_path[2]) # !UC1L1 & UC1L22 & W11_sload_path[2];
UC1L02Q = DFFE(UC1L02Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC10_8_X4
--operation mode is normal

NC1L81 = !UC1L51Q & NC1L52Q & (!NC1L41 # !W8_sload_path[2]);


--NC1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC6_7_X4
--operation mode is normal

NC1_rxcteq9 = W8_sload_path[3] & !W8_sload_path[4] & NC1L31 & !W8_sload_path[2];

--NC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC6_7_X4
--operation mode is normal

NC1L61 = W8_sload_path[3] & !W8_sload_path[4] & NC1L31 & !W8_sload_path[2];


--NC1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC2_7_X4
--operation mode is normal

NC1L82Q_lut_out = NC1L91Q # NC1L62Q # !NC1_rxcteq9 & NC1L82Q;
NC1L82Q = DFFE(NC1L82Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--TB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~25 at LC5_1_L3
--operation mode is normal

TB1L92 = !TB1_CMD_WAIT & !TB1_CRES_WAIT;


--TB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~0 at LC9_1_L3
--operation mode is normal

TB1L82 = !TB1_DRREQ_WT & !TB1_REC_WT & !TB1_REC_PULSE & TB1L92;


--BC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC6_1_A4
--operation mode is normal

BC1L11 = !NC1L4 & BC1L8 & (A_nB $ !DB5_dffs[7]);


--DC1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC6_16_K4
--operation mode is normal

DC1_CTR_ERR_lut_out = DC1_CTR_MSG & (NC1L92Q # NC1L11Q & DC1L81);
DC1_CTR_ERR = DFFE(DC1_CTR_ERR_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--DC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC9_4_A4
--operation mode is normal

DC1L72 = !BC1L01Q & !BC1L21Q # !DC1_DCMD_SEQ1 # !NC1L01Q;


--DC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC5_16_K4
--operation mode is normal

DC1L82 = DC1_CRC_ERR # DC1_CTR_ERR # DC1L72 & !DC1_IDLE;


--DC1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC3_15_K4
--operation mode is normal

DC1_CTR_MSG_lut_out = DC1L2 & (DC1_CTR_MSG # DC1L1 & !DC1_IDLE) # !DC1L2 & DC1L1 & !DC1_IDLE;
DC1_CTR_MSG = DFFE(DC1_CTR_MSG_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--DC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC10_16_K4
--operation mode is normal

DC1L92 = DC1_CTR_MSG & (DC1_EOF_WAIT # DC1_DAT_MSG & DC1_BYTE0) # !DC1_CTR_MSG & DC1_DAT_MSG & DC1_BYTE0;


--DC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC1_15_K4
--operation mode is normal

DC1L53 = DC1_CTRL_OK # DC1_STF_WAIT # DC1_DATA_OK;


--DC1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC4_15_K4
--operation mode is normal

DC1L63 = DC1L53 # BC1L5 & !BC1L21Q & !BC1L01Q;


--DC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC3_14_K4
--operation mode is normal

DC1L73 = NC1L11Q & (DC1_BYTE0 # DC1_EOF_WAIT);


--DC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC6_14_K4
--operation mode is normal

DC1L83 = DC1L63 # DC1L73 & (HC1L71 # HC1L21);


--NC1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC1_10_K4
--operation mode is normal

NC1L22Q_lut_out = NC1L1 & (NC1L7 # NC1L6 # !NC1L2);
NC1L22Q = DFFE(NC1L22Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~25 at LC10_10_K4
--operation mode is normal

NC1L8 = NC1L01Q # NC1L22Q;


--NC1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC10_7_X4
--operation mode is normal

NC1L72Q_lut_out = !NC1_rxcteq5 & (NC1L72Q # UC1L51Q & NC1L32Q);
NC1L72Q = DFFE(NC1L72Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC9_7_X4
--operation mode is normal

NC1L32Q_lut_out = NC1L71 # !NC1_rxcteq5 & !UC1L51Q & NC1L32Q;
NC1L32Q = DFFE(NC1L32Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--HE1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i875~6 at LC4_6_U2
--operation mode is normal

HE1L75 = HE1_AnB & NE1L122 # !HE1_AnB & NE2L022;


--HE1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i875~4 at LC5_11_D2
--operation mode is normal

HE1L55 = HE1_AnB & (NE1_rd_ptr[0] & NE1_header_1.ATWDavail # !NE1_rd_ptr[0] & NE1_header_0.ATWDavail);


--HE1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i875~5 at LC4_11_R2
--operation mode is normal

HE1L65 = !HE1_AnB & (NE2_rd_ptr[0] & NE2_header_1.ATWDavail # !NE2_rd_ptr[0] & NE2_header_0.ATWDavail);


--HE1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i303~270 at LC2_11_R2
--operation mode is normal

HE1L31 = HE1L55 & VF1_SLAVEHREADYO # !HE1L55 & (HE1L65 & VF1_SLAVEHREADYO # !HE1L65 & !FE1L512Q);


--HE1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i~312 at LC8_6_U2
--operation mode is normal

HE1L013 = HE1L75 & !HE1L903 & HE1L434Q & HE1L31;


--HE1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i878~6 at LC2_6_U2
--operation mode is normal

HE1L06 = HE1_AnB & NE1L422 # !HE1_AnB & NE2L322;


--HE1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i330~177 at LC10_5_U2
--operation mode is normal

HE1L91 = HE1L12 & !HE1_i328 & (HE1_rdaddr[6] $ !HE1L06);


--HE1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i877~4 at LC2_6_L2
--operation mode is normal

HE1L85 = HE1_AnB & (NE1_rd_ptr[0] & NE1_header_1.ATWDsize[1] # !NE1_rd_ptr[0] & NE1_header_0.ATWDsize[1]);


--HE1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i877~5 at LC9_10_Q2
--operation mode is normal

HE1L95 = !HE1_AnB & (NE2_rd_ptr[0] & NE2_header_1.ATWDsize[1] # !NE2_rd_ptr[0] & NE2_header_0.ATWDsize[1]);


--HE1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i330~178 at LC5_5_U2
--operation mode is normal

HE1L02 = HE1L12 & (HE1_rdaddr[7] $ (!HE1L95 & !HE1L85));


--HE1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i~4802 at LC2_5_U2
--operation mode is normal

HE1L483 = HE1L534Q & (HE1L02 & !HE1_i327 # !VF1_SLAVEHREADYO);


--HE1L51 is daq:inst_daq|mem_interface:inst_mem_interface|i318~134 at LC3_10_R2
--operation mode is normal

HE1L51 = HE1L12 & !HE1L65 & HE1_rdaddr[6] & !HE1L55;


--HE1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~4803 at LC3_3_U2
--operation mode is normal

HE1L583 = HE1L434Q & (HE1L51 # !VF1_SLAVEHREADYO) # !HE1L383;


--HE1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i500~0 at LC10_4_U2
--operation mode is normal

HE1L63 = VF1_SLAVEHREADYO & (HE1L663 # HE1_i441 # HE1L563);


--HE1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~4804 at LC4_3_U2
--operation mode is normal

HE1L683 = HE1L583 # HE1L483 # HE1L834Q & !HE1L63;


--HE1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~4805 at LC7_5_U2
--operation mode is normal

HE1L783 = HE1L534Q & VF1_SLAVEHREADYO & (HE1_i327 # !HE1L02);


--HE1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~4806 at LC6_3_U2
--operation mode is normal

HE1L883 = HE1L903 & HE1L434Q & VF1_SLAVEHREADYO;


--HE1L983 is daq:inst_daq|mem_interface:inst_mem_interface|i~4807 at LC9_3_U2
--operation mode is normal

HE1L983 = HE1L883 # HE1L783 # HE1L834Q & HE1L63;


--WE2L61Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24 at LC6_11_R2
--operation mode is normal

WE2L61Q_lut_out = VE2_compr_active & (WE2L61Q # WE2L51Q & !WE2L661);
WE2L61Q = DFFE(WE2L61Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_ram_wr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en at LC4_16_Z2
--operation mode is normal

VE2_ram_wr_en_lut_out = VE2_ring_rd_en_dly & VE2_st_mach_init;
VE2_ram_wr_en = DFFE(VE2_ram_wr_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i999~0 at LC10_10_U2
--operation mode is normal

WE2L961 = !VE2_ram_wr_en & WE2L61Q;


--WE2L51Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23 at LC8_11_R2
--operation mode is normal

WE2L51Q_lut_out = WE2L782 # WE2L41Q & (M1_COMPR_ctrl_local.COMPR_mode[0] # M1_COMPR_ctrl_local.COMPR_mode[1]);
WE2L51Q = DFFE(WE2L51Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L31Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21 at LC9_10_R2
--operation mode is normal

WE2L31Q_lut_out = !NE2L822 & WE2L31Q & NE2L922 # !WE2L21Q;
WE2L31Q = DFFE(WE2L31Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L21Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20 at LC9_12_Z2
--operation mode is normal

WE2L21Q_lut_out = WE2_event_end_wait[2] # !WE2_event_end_wait[1] # !WE2_event_end_wait[0] # !WE2L32Q;
WE2L21Q = DFFE(WE2L21Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2_i888 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i888 at LC7_10_R2
--operation mode is normal

WE2_i888 = WE2L51Q # WE2L31Q # !WE2L21Q;


--WE1L61Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24 at LC10_7_F2
--operation mode is normal

WE1L61Q_lut_out = VE1_compr_active & (WE1L61Q # WE1L51Q & !WE1L261);
WE1L61Q = DFFE(WE1L61Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_ram_wr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en at LC10_7_B4
--operation mode is normal

VE1_ram_wr_en_lut_out = VE1_ring_rd_en_dly & VE1_st_mach_init;
VE1_ram_wr_en = DFFE(VE1_ram_wr_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i999~0 at LC1_8_U2
--operation mode is normal

WE1L561 = !VE1_ram_wr_en & WE1L61Q;


--WE1L51Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23 at LC1_7_F2
--operation mode is normal

WE1L51Q_lut_out = WE1L282 # WE1L41Q & (M1_COMPR_ctrl_local.COMPR_mode[0] # M1_COMPR_ctrl_local.COMPR_mode[1]);
WE1L51Q = DFFE(WE1L51Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L31Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21 at LC3_6_F2
--operation mode is normal

WE1L31Q_lut_out = !NE1L922 & NE1L032 & WE1L31Q # !WE1L21Q;
WE1L31Q = DFFE(WE1L31Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L21Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20 at LC10_6_F2
--operation mode is normal

WE1L21Q_lut_out = WE1_event_end_wait[2] # !WE1_event_end_wait[1] # !WE1L32Q # !WE1_event_end_wait[0];
WE1L21Q = DFFE(WE1L21Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1_i888 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i888 at LC8_6_F2
--operation mode is normal

WE1_i888 = WE1L51Q # WE1L31Q # !WE1L21Q;


--HE1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i~318 at LC10_6_U2
--operation mode is normal

HE1L113 = !HE1L75 & !HE1L903 & HE1L434Q & HE1L31;


--HE1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i~345 at LC1_15_U2
--operation mode is normal

HE1L213 = HE1L734Q & (!HE1L62 & !HE1L52 # !HE1L32);


--HE1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i177~589 at LC8_11_U2
--operation mode is normal

HE1L21 = VF1_SLAVEHREADYO & (HE1L11 # HE1L8);


--HE1L41 is daq:inst_daq|mem_interface:inst_mem_interface|i303~271 at LC3_10_U2
--operation mode is normal

HE1L41 = !HE1L903 & (HE1L75 & VF1_SLAVEHREADYO # !HE1L75 & !FE1L512Q);


--HE1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i665~159 at LC2_6_N3
--operation mode is normal

HE1L14 = HE1_start_address[24] & (HE1L873 # HE1L434Q);


--WE1L32Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31 at LC6_5_F2
--operation mode is normal

WE1L32Q_lut_out = WE1L22Q & (WE1_lbm_read_done # WE1L32Q & !WE1L971) # !WE1L22Q & WE1L32Q & !WE1L971;
WE1L32Q = DFFE(WE1L32Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2] at LC1_5_F2
--operation mode is normal

WE1_event_end_wait[2]_lut_out = WE1L32Q & (WE1_event_end_wait[2] $ (WE1_event_end_wait[0] & WE1_event_end_wait[1]));
WE1_event_end_wait[2] = DFFE(WE1_event_end_wait[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0] at LC8_5_F2
--operation mode is normal

WE1_event_end_wait[0]_lut_out = !WE1_event_end_wait[0] & WE1L32Q;
WE1_event_end_wait[0] = DFFE(WE1_event_end_wait[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1] at LC5_5_F2
--operation mode is normal

WE1_event_end_wait[1]_lut_out = WE1L32Q & (WE1_event_end_wait[0] $ WE1_event_end_wait[1]);
WE1_event_end_wait[1] = DFFE(WE1_event_end_wait[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~112 at LC4_5_F2
--operation mode is normal

WE1L381 = WE1L32Q & (WE1_event_end_wait[2] # !WE1_event_end_wait[0] # !WE1_event_end_wait[1]);


--WE1L02Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28 at LC9_4_F2
--operation mode is normal

WE1L02Q_lut_out = WE1L923 & WE1_ram_address_header[0] & WE1_ram_address_header[1] & WE1L91Q;
WE1L02Q = DFFE(WE1L02Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L91Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27 at LC5_14_B2
--operation mode is normal

WE1L91Q_lut_out = WE1L81Q # WE1L91Q & (!WE1L382 # !WE1L923);
WE1L91Q = DFFE(WE1L91Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L81Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26 at LC5_9_F2
--operation mode is normal

WE1L81Q_lut_out = WE1L71Q # WE1L61Q & !VE1_compr_active;
WE1L81Q = DFFE(WE1L81Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10580 at LC8_3_F2
--operation mode is normal

WE1L962 = WE1L81Q # WE1L91Q # WE1L02Q;


--WE1L71Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25 at LC9_7_F2
--operation mode is normal

WE1L71Q_lut_out = !NE1L222 & WE1L51Q & !NE1L122;
WE1L71Q = DFFE(WE1L71Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L41Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22 at LC7_5_F2
--operation mode is normal

WE1L41Q_lut_out = WE1L31Q & (NE1_rd_ptr[0] $ NE1_wr_ptr[0] # !NE1L032);
WE1L41Q = DFFE(WE1L41Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10581 at LC2_7_F2
--operation mode is normal

WE1L072 = !WE1L61Q & !WE1L41Q & !WE1L71Q;


--WE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i888~37 at LC8_7_F2
--operation mode is normal

WE1L461 = !WE1L51Q & !WE1L31Q;


--WE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10582 at LC3_4_F2
--operation mode is normal

WE1L172 = WE1L962 # WE1L381 # !WE1L072 # !WE1L461;


--WE1L22Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30 at LC7_4_F2
--operation mode is normal

WE1L22Q_lut_out = WE1L41Q & !M1_COMPR_ctrl_local.COMPR_mode[1] & !M1_COMPR_ctrl_local.COMPR_mode[0] # !WE1L272;
WE1L22Q = DFFE(WE1L22Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L12Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29 at LC5_4_F2
--operation mode is normal

WE1L12Q_lut_out = WE1L02Q;
WE1L12Q = DFFE(WE1L12Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10583 at LC6_4_F2
--operation mode is normal

WE1L272 = !WE1L12Q & (WE1_lbm_read_done # !WE1L22Q);


--WE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~13 at LC3_5_F2
--operation mode is normal

WE1L971 = !WE1_event_end_wait[2] & WE1_event_end_wait[0] & WE1_event_end_wait[1];


--WE2L32Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31 at LC5_12_Z2
--operation mode is normal

WE2L32Q_lut_out = WE2_lbm_read_done & (WE2L22Q # WE2L32Q & !WE2L381) # !WE2_lbm_read_done & WE2L32Q & !WE2L381;
WE2L32Q = DFFE(WE2L32Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2] at LC9_13_Z2
--operation mode is normal

WE2_event_end_wait[2]_lut_out = WE2L32Q & (WE2_event_end_wait[2] $ (WE2_event_end_wait[0] & WE2_event_end_wait[1]));
WE2_event_end_wait[2] = DFFE(WE2_event_end_wait[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0] at LC10_13_Z2
--operation mode is normal

WE2_event_end_wait[0]_lut_out = WE2L32Q & !WE2_event_end_wait[0];
WE2_event_end_wait[0] = DFFE(WE2_event_end_wait[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1] at LC7_13_Z2
--operation mode is normal

WE2_event_end_wait[1]_lut_out = WE2L32Q & (WE2_event_end_wait[1] $ WE2_event_end_wait[0]);
WE2_event_end_wait[1] = DFFE(WE2_event_end_wait[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~112 at LC6_12_Z2
--operation mode is normal

WE2L781 = WE2L32Q & (WE2_event_end_wait[2] # !WE2_event_end_wait[1] # !WE2_event_end_wait[0]);


--WE2L02Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28 at LC10_7_Z2
--operation mode is normal

WE2L02Q_lut_out = WE2_ram_address_header[1] & WE2L823 & WE2L91Q & WE2_ram_address_header[0];
WE2L02Q = DFFE(WE2L02Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L91Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27 at LC3_4_Z2
--operation mode is normal

WE2L91Q_lut_out = WE2L81Q # WE2L91Q & (!WE2L823 # !WE2L882);
WE2L91Q = DFFE(WE2L91Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L81Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26 at LC7_1_Z2
--operation mode is normal

WE2L81Q_lut_out = WE2L71Q # WE2L61Q & !VE2_compr_active;
WE2L81Q = DFFE(WE2L81Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10670 at LC7_8_Z2
--operation mode is normal

WE2L472 = WE2L91Q # WE2L02Q # WE2L81Q;


--WE2L71Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25 at LC10_11_R2
--operation mode is normal

WE2L71Q_lut_out = !NE2L122 & WE2L51Q & !NE2L022;
WE2L71Q = DFFE(WE2L71Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L41Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22 at LC6_10_R2
--operation mode is normal

WE2L41Q_lut_out = WE2L31Q & (NE2_wr_ptr[0] $ NE2_rd_ptr[0] # !NE2L922);
WE2L41Q = DFFE(WE2L41Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10671 at LC10_9_Z2
--operation mode is normal

WE2L572 = !WE2L61Q & !WE2L41Q & !WE2L71Q;


--WE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i888~37 at LC7_11_R2
--operation mode is normal

WE2L861 = !WE2L51Q & !WE2L31Q;


--WE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10672 at LC5_9_Z2
--operation mode is normal

WE2L672 = WE2L472 # WE2L781 # !WE2L861 # !WE2L572;


--WE2L22Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30 at LC5_8_Z2
--operation mode is normal

WE2L22Q_lut_out = !M1_COMPR_ctrl_local.COMPR_mode[0] & WE2L41Q & !M1_COMPR_ctrl_local.COMPR_mode[1] # !WE2L772;
WE2L22Q = DFFE(WE2L22Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L12Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29 at LC8_8_Z2
--operation mode is normal

WE2L12Q_lut_out = WE2L02Q;
WE2L12Q = DFFE(WE2L12Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10673 at LC9_9_Z2
--operation mode is normal

WE2L772 = !WE2L12Q & (WE2_lbm_read_done # !WE2L22Q);


--WE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~13 at LC3_12_Z2
--operation mode is normal

WE2L381 = WE2_event_end_wait[0] & WE2_event_end_wait[1] & !WE2_event_end_wait[2];


--JF1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633 at LC8_8_C4
--operation mode is normal

JF1L13 = (VF1_MASTERHTRANS[1] & (VF1_MASTERHTRANS[0] & !JF1L33Q # !VF1_MASTERHTRANS[0] & VF1_MASTERHWRITE) # !VF1_MASTERHTRANS[1] & !JF1L33Q) & CASCADE(JF1L2);


--FE1L312 is daq:inst_daq|ahb_master:inst_ahb_master|i~9724 at LC9_3_P2
--operation mode is normal

FE1L312 = (VF1_SLAVEHREADYO & (HE1L1Q & FE1_haddr[3] # !HE1L1Q & FE1L401) # !VF1_SLAVEHREADYO & FE1_haddr[3]) & CASCADE(FE1L412);


--HE1L093 is daq:inst_daq|mem_interface:inst_mem_interface|i~4820 at LC5_15_U2
--operation mode is normal

HE1L093 = WE2_lbm_read_done & (WE1_lbm_read_done # !WE1_bfr_dav_out) # !WE2_lbm_read_done & !WE2_bfr_dav_out & (WE1_lbm_read_done # !WE1_bfr_dav_out);


--FE1L112 is daq:inst_daq|ahb_master:inst_ahb_master|i~9692 at LC9_13_N2
--operation mode is normal

FE1L112 = FE1L601 # FE1L801 # FE1L201 # FE1L401;


--FE1L212 is daq:inst_daq|ahb_master:inst_ahb_master|i~9693 at LC10_11_N2
--operation mode is normal

FE1L212 = FE1L011 # FE1L211;


--FE1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i247~236 at LC3_11_N2
--operation mode is normal

FE1L53 = (FE1L112 # FE1L611 # FE1L411 # FE1L212) & CASCADE(FE1L33);


--JE1L04Q is daq:inst_daq|trigger:inst_trigger|trigger_word[0]~reg0 at LC3_3_I2
--operation mode is normal

JE1L04Q_lut_out = JE1_discSPE;
JE1L04Q = DFFE(JE1L04Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE1L55 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0 at LC10_8_H2
--operation mode is normal

PE1L55 = !L1L4Q & !PE1L18Q;


--VE1L2311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29 at LC5_16_Y2
--operation mode is normal

VE1L2311Q_lut_out = VE1L1311Q & NE1L122 & (!VE1_atwd_start # !VE1_atwd_done);
VE1L2311Q = DFFE(VE1L2311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L1311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28 at LC7_16_Y2
--operation mode is normal

VE1L1311Q_lut_out = VE1L0311Q;
VE1L1311Q = DFFE(VE1L1311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L4211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21 at LC7_6_F2
--operation mode is normal

VE1L4211Q_lut_out = !VE1L3211Q & (NE1_wr_ptr[0] $ NE1_rd_ptr[0] # !NE1L032);
VE1L4211Q = DFFE(VE1L4211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L637 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~6 at LC3_16_Y2
--operation mode is normal

VE1L637 = VE1L1311Q # VE1L4211Q # VE1L2311Q # !VE1L1301;


--VE1L7311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34 at LC10_5_O2
--operation mode is normal

VE1L7311Q_lut_out = VE1L6311Q # VE1L977 # VE1L7311Q & !VE1L369;
VE1L7311Q = DFFE(VE1L7311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_compr_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done at LC2_16_Y2
--operation mode is normal

VE1_compr_done_lut_out = VE1L7311Q # VE1_compr_done & (VE1L4211Q # !VE1L469);
VE1_compr_done = DFFE(VE1_compr_done_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L3211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20 at LC4_6_F2
--operation mode is normal

VE1L3211Q_lut_out = !VE1L569 & (VE1L3211Q # NE1L922 # !NE1L032);
VE1L3211Q = DFFE(VE1L3211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L02 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0 at LC9_6_R2
--operation mode is normal

VE1L02 = !L1L4Q & !VE1L3211Q;


--HE1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last at LC3_4_V2
--operation mode is normal

HE1_done_pulse_done_last_lut_out = HE1L044Q;
HE1_done_pulse_done_last = DFFE(HE1_done_pulse_done_last_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L55 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0 at LC6_6_L2
--operation mode is normal

PE2L55 = !L1L4Q & !PE2L08Q;


--VE2L3311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29 at LC8_12_R4
--operation mode is normal

VE2L3311Q_lut_out = VE2L2311Q & NE2L022 & (!VE2_atwd_done # !VE2_atwd_start);
VE2L3311Q = DFFE(VE2L3311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L2311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28 at LC7_12_R4
--operation mode is normal

VE2L2311Q_lut_out = VE2L1311Q;
VE2L2311Q = DFFE(VE2L2311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L5211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21 at LC6_1_R2
--operation mode is normal

VE2L5211Q_lut_out = !VE2L4211Q & (NE2_rd_ptr[0] $ NE2_wr_ptr[0] # !NE2L922);
VE2L5211Q = DFFE(VE2L5211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L637 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~6 at LC3_5_R3
--operation mode is normal

VE2L637 = VE2L5211Q # VE2L2311Q # VE2L3311Q # !VE2L2301;


--VE2L8311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34 at LC3_3_R2
--operation mode is normal

VE2L8311Q_lut_out = VE2L7311Q # VE2L087 # !VE2L469 & VE2L8311Q;
VE2L8311Q = DFFE(VE2L8311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_compr_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done at LC9_5_R3
--operation mode is normal

VE2_compr_done_lut_out = VE2L8311Q # VE2_compr_done & (VE2L5211Q # !VE2L569);
VE2_compr_done = DFFE(VE2_compr_done_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L4211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20 at LC5_15_R2
--operation mode is normal

VE2L4211Q_lut_out = !VE2L669 & (VE2L4211Q # NE2L822 # !NE2L922);
VE2L4211Q = DFFE(VE2L4211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L02 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0 at LC5_6_R2
--operation mode is normal

VE2L02 = !L1L4Q & !VE2L4211Q;


--NB91_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0] at EC3_1_P1
NB91_q[0]_data_in = VF1_MASTERHWDATA[0];
NB91_q[0]_write_enable = M1_i16110;
NB91_q[0]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[0]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[0]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[0] = MEMORY_SEGMENT(NB91_q[0]_data_in, NB91_q[0]_write_enable, NB91_q[0]_clock_0, , , , , , VCC, NB91_q[0]_write_address, NB91_q[0]_read_address);


--SE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC5_4_P3
--operation mode is normal

SE1L5Q_lut_out = ATWD0_D[2];
SE1L5Q = DFFE(SE1L5Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC9_4_P3
--operation mode is normal

SE1L4Q_lut_out = ATWD0_D[1];
SE1L4Q = DFFE(SE1L4Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC2_4_P3
--operation mode is normal

SE1L3Q_lut_out = ATWD0_D[0];
SE1L3Q = DFFE(SE1L3Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC5_10_P3
--operation mode is normal

SE1L8Q_lut_out = ATWD0_D[5];
SE1L8Q = DFFE(SE1L8Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC10_4_P3
--operation mode is normal

SE1L7Q_lut_out = ATWD0_D[4];
SE1L7Q = DFFE(SE1L7Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC3_4_P3
--operation mode is normal

SE1L6Q_lut_out = ATWD0_D[3];
SE1L6Q = DFFE(SE1L6Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--SE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC7_9_P3
--operation mode is normal

SE1L9Q_lut_out = ATWD0_D[6];
SE1L9Q = DFFE(SE1L9Q_lut_out, GLOBAL(HF1_outclock1), , , SE1L21);


--TE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC3_8_P3
--operation mode is normal

TE1_i6 = SE1L31Q $ SE1L11Q $ SE1L9Q $ SE1L01Q;


--TE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC7_4_P3
--operation mode is normal

TE1_i9 = SE1L7Q $ TE1_i6 $ SE1L6Q $ SE1L8Q;


--TE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC10_3_P3
--operation mode is normal

TE1_i12 = SE1L4Q $ SE1L5Q $ SE1L3Q $ TE1_i9;


--SE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~895 at LC10_14_P4
--operation mode is normal

SE1L722 = SE1L023Q & SE1L012;


--SE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66 at LC7_7_P4
--operation mode is normal

SE1L17 = SE1L913Q # !SE1L242 # !SE1L732 # !SE1L632;


--SE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~894 at LC6_14_P4
--operation mode is normal

SE1L622 = SE1L023Q & SE1L212;


--SE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC3_16_P4
--operation mode is normal

SE1L28 = SE1_readout_cnt[2] & (SE1L323Q # SE1L423Q # !SE1L252);


--SE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC7_16_P4
--operation mode is normal

SE1L18 = SE1_readout_cnt[3] & (SE1L423Q # SE1L323Q # !SE1L252);


--SE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC6_16_P4
--operation mode is normal

SE1L08 = SE1_readout_cnt[4] & (SE1L323Q # SE1L423Q # !SE1L252);


--SE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC8_13_P4
--operation mode is normal

SE1L97 = SE1_readout_cnt[5] & (SE1L323Q # SE1L423Q # !SE1L252);


--SE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC1_16_P4
--operation mode is normal

SE1L87 = SE1_readout_cnt[6] & (SE1L423Q # SE1L323Q # !SE1L252);


--VE1_atwd_start is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_start at LC9_8_O2
--operation mode is normal

VE1_atwd_start_lut_out = VE1L2311Q # VE1_atwd_start & (VE1L1311Q # !VE1L669);
VE1_atwd_start = DFFE(VE1_atwd_start_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1_atwd_ch_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done at LC9_5_J1
--operation mode is normal

VE1_atwd_ch_done_lut_out = !VE1_i2291 & (VE1_atwd_bfr_en & VE1_i2471 # !VE1_atwd_bfr_en & VE1_atwd_ch_done);
VE1_atwd_ch_done = DFFE(VE1_atwd_ch_done_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L5211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22 at LC9_16_O2
--operation mode is normal

VE1L5211Q_lut_out = VE1L2311Q # !VE1L22 & VE1L4211Q & NE1L222;
VE1L5211Q = DFFE(VE1L5211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23 at LC5_7_O2
--operation mode is normal

VE1L1 = !VE1L4211Q & !VE1_atwd_ch_done & !VE1L5211Q & VE1_atwd_start;


--W23_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[2] at LC3_2_O2
--operation mode is normal

W23_sset_path[2] = VE1L3211Q & W23_counter_cell[2] & !VE1L7311Q;


--VE1_i360 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i360 at LC7_7_O2
--operation mode is normal

VE1_i360 = VE1L7311Q # !VE1L3211Q;


--W23_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[3] at LC8_7_O2
--operation mode is normal

W23_sset_path[3] = VE1L3211Q & W23_counter_cell[3] & !VE1L7311Q;


--W23_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[4] at LC9_5_O2
--operation mode is normal

W23_sset_path[4] = VE1L3211Q & W23_counter_cell[4] & !VE1L7311Q;


--W23_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[5] at LC3_7_O2
--operation mode is normal

W23_sset_path[5] = VE1L3211Q & W23_counter_cell[5] & !VE1L7311Q;


--W23_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[6] at LC6_7_O2
--operation mode is normal

W23_sset_path[6] = VE1L3211Q & W23_counter_cell[6] & !VE1L7311Q;


--W23_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[7] at LC5_5_O2
--operation mode is normal

W23_sset_path[7] = W23_counter_cell[7] & VE1L3211Q & !VE1L7311Q;


--W23_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[8] at LC4_2_O2
--operation mode is normal

W23_sset_path[8] = VE1L3211Q & W23_counter_cell[8] & !VE1L7311Q;


--W23_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[9] at LC4_5_O2
--operation mode is normal

W23_sset_path[9] = W23_counter_cell[9] & VE1L3211Q & !VE1L7311Q;


--NB02_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0] at EC3_1_Z1
NB02_q[0]_data_in = VF1_MASTERHWDATA[0];
NB02_q[0]_write_enable = M1_i16171;
NB02_q[0]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[0]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[0]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[0] = MEMORY_SEGMENT(NB02_q[0]_data_in, NB02_q[0]_write_enable, NB02_q[0]_clock_0, , , , , , VCC, NB02_q[0]_write_address, NB02_q[0]_read_address);


--SE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC5_11_Z4
--operation mode is normal

SE2L5Q_lut_out = ATWD1_D[2];
SE2L5Q = DFFE(SE2L5Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC10_10_Z4
--operation mode is normal

SE2L4Q_lut_out = ATWD1_D[1];
SE2L4Q = DFFE(SE2L4Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC1_10_Z4
--operation mode is normal

SE2L3Q_lut_out = ATWD1_D[0];
SE2L3Q = DFFE(SE2L3Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC10_11_Z4
--operation mode is normal

SE2L8Q_lut_out = ATWD1_D[5];
SE2L8Q = DFFE(SE2L8Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC4_11_Z4
--operation mode is normal

SE2L7Q_lut_out = ATWD1_D[4];
SE2L7Q = DFFE(SE2L7Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC8_10_Z4
--operation mode is normal

SE2L6Q_lut_out = ATWD1_D[3];
SE2L6Q = DFFE(SE2L6Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--SE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC5_12_Z4
--operation mode is normal

SE2L9Q_lut_out = ATWD1_D[6];
SE2L9Q = DFFE(SE2L9Q_lut_out, GLOBAL(HF1_outclock1), , , SE2L21);


--TE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC1_12_Z4
--operation mode is normal

TE2_i6 = SE2L9Q $ SE2L01Q $ SE2L31Q $ SE2L11Q;


--TE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC2_11_Z4
--operation mode is normal

TE2_i9 = SE2L8Q $ TE2_i6 $ SE2L6Q $ SE2L7Q;


--TE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC4_10_Z4
--operation mode is normal

TE2_i12 = SE2L3Q $ SE2L5Q $ SE2L4Q $ TE2_i9;


--SE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6996 at LC5_8_Z4
--operation mode is normal

SE2L342 = !SE2L513Q & !SE2L613Q & !SE2L413Q;


--SE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6997 at LC2_13_Z4
--operation mode is normal

SE2L442 = !SE2L713Q & SE2L822 & SE2L722 & SE2L342;


--SE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6998 at LC9_15_Z4
--operation mode is normal

SE2L542 = SE2L023Q & SE2L902 # !SE1L213Q # !SE2L922;


--SE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6999 at LC3_12_Z4
--operation mode is normal

SE2L642 = SE2L332 & !SE2L913Q & !SE2L323Q & SE2L242;


--SE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7000 at LC1_14_Z4
--operation mode is normal

SE2L742 = SE2L112 & SE2L023Q # !SE2L922 # !SE1L213Q;


--SE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC8_15_Z4
--operation mode is normal

SE2L18 = SE2_readout_cnt[2] & (SE2L423Q # SE2L323Q # !SE2L452);


--SE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7001 at LC7_8_Z4
--operation mode is normal

SE2L842 = SE1L213Q & !SE2L613Q & !SE2L413Q;


--SE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC3_16_Z4
--operation mode is normal

SE2L08 = SE2_readout_cnt[3] & (SE2L323Q # SE2L423Q # !SE2L452);


--SE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC4_15_Z4
--operation mode is normal

SE2L97 = SE2_readout_cnt[4] & (SE2L323Q # SE2L423Q # !SE2L452);


--SE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC1_16_Z4
--operation mode is normal

SE2L87 = SE2_readout_cnt[5] & (SE2L323Q # SE2L423Q # !SE2L452);


--SE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC10_15_Z4
--operation mode is normal

SE2L77 = SE2_readout_cnt[6] & (SE2L423Q # SE2L323Q # !SE2L452);


--VE2_atwd_start is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_start at LC3_12_R4
--operation mode is normal

VE2_atwd_start_lut_out = VE2L3311Q # VE2_atwd_start & (VE2L2311Q # !VE2L769);
VE2_atwd_start = DFFE(VE2_atwd_start_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2_atwd_ch_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done at LC7_11_R4
--operation mode is normal

VE2_atwd_ch_done_lut_out = !VE2_i2291 & (VE2_atwd_bfr_en & VE2_i2471 # !VE2_atwd_bfr_en & VE2_atwd_ch_done);
VE2_atwd_ch_done = DFFE(VE2_atwd_ch_done_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L6211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22 at LC4_13_R4
--operation mode is normal

VE2L6211Q_lut_out = VE2L3311Q # VE2L5211Q & !VE2L22 & NE2L122;
VE2L6211Q = DFFE(VE2L6211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23 at LC7_16_R4
--operation mode is normal

VE2L1 = !VE2_atwd_ch_done & !VE2L6211Q & VE2_atwd_start & !VE2L5211Q;


--W83_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[2] at LC8_11_X1
--operation mode is normal

W83_sset_path[2] = W83_counter_cell[2] & VE2L4211Q & !VE2L8311Q;


--VE2_i360 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i360 at LC3_13_X1
--operation mode is normal

VE2_i360 = VE2L8311Q # !VE2L4211Q;


--W83_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[3] at LC6_11_X1
--operation mode is normal

W83_sset_path[3] = VE2L4211Q & W83_counter_cell[3] & !VE2L8311Q;


--W83_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[4] at LC9_13_X1
--operation mode is normal

W83_sset_path[4] = VE2L4211Q & W83_counter_cell[4] & !VE2L8311Q;


--W83_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[5] at LC7_13_X1
--operation mode is normal

W83_sset_path[5] = VE2L4211Q & W83_counter_cell[5] & !VE2L8311Q;


--W83_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[6] at LC2_13_X1
--operation mode is normal

W83_sset_path[6] = VE2L4211Q & W83_counter_cell[6] & !VE2L8311Q;


--W83_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[7] at LC6_13_X1
--operation mode is normal

W83_sset_path[7] = VE2L4211Q & W83_counter_cell[7] & !VE2L8311Q;


--W83_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[8] at LC5_13_X1
--operation mode is normal

W83_sset_path[8] = VE2L4211Q & W83_counter_cell[8] & !VE2L8311Q;


--W83_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[9] at LC5_11_X1
--operation mode is normal

W83_sset_path[9] = W83_counter_cell[9] & VE2L4211Q & !VE2L8311Q;


--WE1_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0] at LC3_1_E2
--operation mode is normal

WE1_ram_data_hdr_dly[0]_lut_out = WE1_ram_data_hdr[0] & !WE1L81Q;
WE1_ram_data_hdr_dly[0] = DFFE(WE1_ram_data_hdr_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0] at LC2_7_B4
--operation mode is normal

VE1_h_compr_data[0]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L776 # !VE1_ring_rd_en_dly & VE1_h_compr_data[0]);
VE1_h_compr_data[0] = DFFE(VE1_h_compr_data[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_header_write is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_write at LC5_13_F2
--operation mode is normal

WE1_header_write_lut_out = WE1_header_write & (!WE1L682 # !WE1L582) # !WE1L482;
WE1_header_write = DFFE(WE1_header_write_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1_ram_address[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1] at LC10_8_F2
--operation mode is normal

WE1_ram_address[1]_lut_out = WE1_i888 # WE1L61Q & WE1L052 # !WE1L61Q & WE1L782;
WE1_ram_address[1] = DFFE(WE1_ram_address[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_header_we is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we at LC10_14_F2
--operation mode is normal

WE1_ram_header_we_lut_out = !WE1_ram_header_we & WE1L91Q;
WE1_ram_header_we = DFFE(WE1_ram_header_we_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0] at LC7_14_F2
--operation mode is normal

WE1_ram_address[0]_lut_out = WE1_i888 # WE1L61Q & WE1L842 # !WE1L61Q & WE1L882;
WE1_ram_address[0] = DFFE(WE1_ram_address[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1124~174 at LC9_14_F2
--operation mode is normal

WE1L661 = WE1_ram_address[0] & WE1_ram_header_we & WE1_header_write # !WE1_ram_address[0] & !WE1_header_write & VE1_ram_wr_en;


--WE1_ram_address_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2] at LC7_10_F2
--operation mode is normal

WE1_ram_address_header[2]_lut_out = WE1L91Q & (WE1L012 # WE1_ram_address_header[2] & WE1L081) # !WE1L91Q & WE1_ram_address_header[2] & WE1L081;
WE1_ram_address_header[2] = DFFE(WE1_ram_address_header[2]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10585 at LC4_16_F2
--operation mode is normal

WE1L372 = WE1_ram_address[2] & (WE1_ram_address_header[2] # !WE1_header_write) # !WE1_ram_address[2] & WE1_header_write & WE1_ram_address_header[2];


--WE1_ram_address_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3] at LC1_9_F2
--operation mode is normal

WE1_ram_address_header[3]_lut_out = WE1L081 & (WE1_ram_address_header[3] # WE1L91Q & WE1L212) # !WE1L081 & WE1L91Q & WE1L212;
WE1_ram_address_header[3] = DFFE(WE1_ram_address_header[3]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10587 at LC4_8_F2
--operation mode is normal

WE1L472 = WE1_ram_address_header[3] & (WE1_ram_address[3] # WE1_header_write) # !WE1_ram_address_header[3] & WE1_ram_address[3] & !WE1_header_write;


--WE1_ram_address_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4] at LC4_9_F2
--operation mode is normal

WE1_ram_address_header[4]_lut_out = WE1L081 & (WE1_ram_address_header[4] # WE1L91Q & WE1L412) # !WE1L081 & WE1L91Q & WE1L412;
WE1_ram_address_header[4] = DFFE(WE1_ram_address_header[4]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10589 at LC9_8_F2
--operation mode is normal

WE1L572 = WE1_header_write & WE1_ram_address_header[4] # !WE1_header_write & WE1_ram_address[4];


--WE1_ram_address_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5] at LC8_16_F2
--operation mode is normal

WE1_ram_address_header[5]_lut_out = WE1L081 & (WE1_ram_address_header[5] # WE1L91Q & WE1L612) # !WE1L081 & WE1L91Q & WE1L612;
WE1_ram_address_header[5] = DFFE(WE1_ram_address_header[5]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10591 at LC9_16_F2
--operation mode is normal

WE1L672 = WE1_header_write & WE1_ram_address_header[5] # !WE1_header_write & WE1_ram_address[5];


--WE1_ram_address_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6] at LC5_16_F2
--operation mode is normal

WE1_ram_address_header[6]_lut_out = WE1_ram_address_header[6] & (WE1L081 # WE1L91Q & WE1L812) # !WE1_ram_address_header[6] & WE1L91Q & WE1L812;
WE1_ram_address_header[6] = DFFE(WE1_ram_address_header[6]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10593 at LC9_15_F2
--operation mode is normal

WE1L772 = WE1_ram_address[6] & (WE1_ram_address_header[6] # !WE1_header_write) # !WE1_ram_address[6] & WE1_header_write & WE1_ram_address_header[6];


--WE1_ram_address_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7] at LC10_10_F2
--operation mode is normal

WE1_ram_address_header[7]_lut_out = WE1L022 & (WE1L91Q # WE1L081 & WE1_ram_address_header[7]) # !WE1L022 & WE1L081 & WE1_ram_address_header[7];
WE1_ram_address_header[7] = DFFE(WE1_ram_address_header[7]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10595 at LC7_15_F2
--operation mode is normal

WE1L872 = WE1_ram_address[7] & (WE1_ram_address_header[7] # !WE1_header_write) # !WE1_ram_address[7] & WE1_ram_address_header[7] & WE1_header_write;


--WE1_ram_address_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8] at LC3_10_F2
--operation mode is normal

WE1_ram_address_header[8]_lut_out = WE1_ram_address_header[8] & (WE1L081 # WE1L91Q & WE1L222) # !WE1_ram_address_header[8] & WE1L91Q & WE1L222;
WE1_ram_address_header[8] = DFFE(WE1_ram_address_header[8]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10597 at LC2_16_F2
--operation mode is normal

WE1L972 = WE1_header_write & WE1_ram_address_header[8] # !WE1_header_write & WE1_ram_address[8];


--WE1_ram_address_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9] at LC2_13_F2
--operation mode is normal

WE1_ram_address_header[9]_lut_out = WE1L081 & (WE1_ram_address_header[9] # WE1L91Q & WE1L422) # !WE1L081 & WE1L91Q & WE1L422;
WE1_ram_address_header[9] = DFFE(WE1_ram_address_header[9]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10599 at LC3_12_F2
--operation mode is normal

WE1L082 = WE1_header_write & WE1_ram_address_header[9] # !WE1_header_write & WE1_ram_address[9];


--WE1_ram_address_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10] at LC10_11_F2
--operation mode is normal

WE1_ram_address_header[10]_lut_out = WE1L622 & (WE1L91Q # WE1_ram_address_header[10] & WE1L081) # !WE1L622 & WE1_ram_address_header[10] & WE1L081;
WE1_ram_address_header[10] = DFFE(WE1_ram_address_header[10]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10601 at LC8_12_F2
--operation mode is normal

WE1L182 = WE1_ram_address[10] & (WE1_ram_address_header[10] # !WE1_header_write) # !WE1_ram_address[10] & WE1_ram_address_header[10] & WE1_header_write;


--WE2_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0] at LC10_1_Z2
--operation mode is normal

WE2_ram_data_hdr_dly[0]_lut_out = !WE2L81Q & WE2_ram_data_hdr[0];
WE2_ram_data_hdr_dly[0] = DFFE(WE2_ram_data_hdr_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0] at LC6_7_Z3
--operation mode is normal

VE2_h_compr_data[0]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L776 # !VE2_ring_rd_en_dly & VE2_h_compr_data[0]);
VE2_h_compr_data[0] = DFFE(VE2_h_compr_data[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_header_write is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_write at LC8_7_Z2
--operation mode is normal

WE2_header_write_lut_out = WE2_header_write & (!WE2L192 # !WE2L092) # !WE2L982;
WE2_header_write = DFFE(WE2_header_write_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2_ram_address[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1] at LC7_16_T2
--operation mode is normal

WE2_ram_address[1]_lut_out = WE2_i888 # WE2L61Q & WE2L452 # !WE2L61Q & WE2L292;
WE2_ram_address[1] = DFFE(WE2_ram_address[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_header_we is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we at LC5_4_Z2
--operation mode is normal

WE2_ram_header_we_lut_out = !WE2_ram_header_we & WE2L91Q;
WE2_ram_header_we = DFFE(WE2_ram_header_we_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_address[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0] at LC3_12_T2
--operation mode is normal

WE2_ram_address[0]_lut_out = WE2_i888 # WE2L61Q & WE2L252 # !WE2L61Q & WE2L392;
WE2_ram_address[0] = DFFE(WE2_ram_address[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1124~174 at LC3_16_Z2
--operation mode is normal

WE2L071 = WE2_header_write & WE2_ram_header_we & WE2_ram_address[0] # !WE2_header_write & VE2_ram_wr_en & !WE2_ram_address[0];


--WE2_ram_address_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2] at LC1_13_T2
--operation mode is normal

WE2_ram_address_header[2]_lut_out = WE2L412 & (WE2L91Q # WE2_ram_address_header[2] & WE2L481) # !WE2L412 & WE2_ram_address_header[2] & WE2L481;
WE2_ram_address_header[2] = DFFE(WE2_ram_address_header[2]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10675 at LC4_12_T2
--operation mode is normal

WE2L872 = WE2_ram_address_header[2] & (WE2_ram_address[2] # WE2_header_write) # !WE2_ram_address_header[2] & WE2_ram_address[2] & !WE2_header_write;


--WE2_ram_address_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3] at LC4_13_T2
--operation mode is normal

WE2_ram_address_header[3]_lut_out = WE2_ram_address_header[3] & (WE2L481 # WE2L91Q & WE2L612) # !WE2_ram_address_header[3] & WE2L91Q & WE2L612;
WE2_ram_address_header[3] = DFFE(WE2_ram_address_header[3]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10677 at LC1_16_T2
--operation mode is normal

WE2L972 = WE2_ram_address_header[3] & (WE2_ram_address[3] # WE2_header_write) # !WE2_ram_address_header[3] & WE2_ram_address[3] & !WE2_header_write;


--WE2_ram_address_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4] at LC3_13_T2
--operation mode is normal

WE2_ram_address_header[4]_lut_out = WE2_ram_address_header[4] & (WE2L481 # WE2L91Q & WE2L812) # !WE2_ram_address_header[4] & WE2L91Q & WE2L812;
WE2_ram_address_header[4] = DFFE(WE2_ram_address_header[4]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10679 at LC10_16_T2
--operation mode is normal

WE2L082 = WE2_ram_address_header[4] & (WE2_ram_address[4] # WE2_header_write) # !WE2_ram_address_header[4] & WE2_ram_address[4] & !WE2_header_write;


--WE2_ram_address_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5] at LC9_11_T2
--operation mode is normal

WE2_ram_address_header[5]_lut_out = WE2L022 & (WE2L91Q # WE2_ram_address_header[5] & WE2L481) # !WE2L022 & WE2_ram_address_header[5] & WE2L481;
WE2_ram_address_header[5] = DFFE(WE2_ram_address_header[5]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10681 at LC3_11_T2
--operation mode is normal

WE2L182 = WE2_header_write & WE2_ram_address_header[5] # !WE2_header_write & WE2_ram_address[5];


--WE2_ram_address_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6] at LC9_15_T2
--operation mode is normal

WE2_ram_address_header[6]_lut_out = WE2L91Q & (WE2L222 # WE2_ram_address_header[6] & WE2L481) # !WE2L91Q & WE2_ram_address_header[6] & WE2L481;
WE2_ram_address_header[6] = DFFE(WE2_ram_address_header[6]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10683 at LC9_16_T2
--operation mode is normal

WE2L282 = WE2_ram_address[6] & (WE2_ram_address_header[6] # !WE2_header_write) # !WE2_ram_address[6] & WE2_ram_address_header[6] & WE2_header_write;


--WE2_ram_address_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7] at LC5_11_T2
--operation mode is normal

WE2_ram_address_header[7]_lut_out = WE2L91Q & (WE2L422 # WE2_ram_address_header[7] & WE2L481) # !WE2L91Q & WE2_ram_address_header[7] & WE2L481;
WE2_ram_address_header[7] = DFFE(WE2_ram_address_header[7]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10685 at LC3_10_T2
--operation mode is normal

WE2L382 = WE2_ram_address_header[7] & (WE2_ram_address[7] # WE2_header_write) # !WE2_ram_address_header[7] & WE2_ram_address[7] & !WE2_header_write;


--WE2_ram_address_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8] at LC7_11_T2
--operation mode is normal

WE2_ram_address_header[8]_lut_out = WE2_ram_address_header[8] & (WE2L481 # WE2L622 & WE2L91Q) # !WE2_ram_address_header[8] & WE2L622 & WE2L91Q;
WE2_ram_address_header[8] = DFFE(WE2_ram_address_header[8]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10687 at LC2_16_T2
--operation mode is normal

WE2L482 = WE2_ram_address_header[8] & (WE2_ram_address[8] # WE2_header_write) # !WE2_ram_address_header[8] & WE2_ram_address[8] & !WE2_header_write;


--WE2_ram_address_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9] at LC10_15_T2
--operation mode is normal

WE2_ram_address_header[9]_lut_out = WE2_ram_address_header[9] & (WE2L481 # WE2L822 & WE2L91Q) # !WE2_ram_address_header[9] & WE2L822 & WE2L91Q;
WE2_ram_address_header[9] = DFFE(WE2_ram_address_header[9]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10689 at LC7_14_T2
--operation mode is normal

WE2L582 = WE2_ram_address[9] & (WE2_ram_address_header[9] # !WE2_header_write) # !WE2_ram_address[9] & WE2_header_write & WE2_ram_address_header[9];


--WE2_ram_address_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10] at LC7_15_T2
--operation mode is normal

WE2_ram_address_header[10]_lut_out = WE2_ram_address_header[10] & (WE2L481 # WE2L032 & WE2L91Q) # !WE2_ram_address_header[10] & WE2L032 & WE2L91Q;
WE2_ram_address_header[10] = DFFE(WE2_ram_address_header[10]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10691 at LC8_14_T2
--operation mode is normal

WE2L682 = WE2_ram_address_header[10] & (WE2_ram_address[10] # WE2_header_write) # !WE2_ram_address_header[10] & WE2_ram_address[10] & !WE2_header_write;


--RE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162 at LC9_16_E4
--operation mode is normal

RE1L7 = RE1L1Q # PE1_enable & !M1_DAQ_ctrl_local.DAQ_mode[1] & JE1_ATWDTrigger_A_sig;

--RE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168 at LC9_16_E4
--operation mode is normal

RE1L01 = RE1L1Q # PE1_enable & !M1_DAQ_ctrl_local.DAQ_mode[1] & JE1_ATWDTrigger_A_sig;


--RE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC9_10_E4
--operation mode is normal

RE1L2 = !W13_sload_path[0] # !W13_sload_path[2] # !W13_sload_path[1] # !RE1L1Q;


--RE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC9_14_E4
--operation mode is normal

RE1L3 = !W13_sload_path[4] # !W13_sload_path[3];


--RE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC5_14_E4
--operation mode is normal

RE1L4 = RE1L3 # !W13_sload_path[6] # !W13_sload_path[7] # !W13_sload_path[5];


--RE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163 at LC10_15_E4
--operation mode is normal

RE1L8 = !RE1L2 & !RE1L4 # !RE1L7 # !RE1L6;


--W13_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[0] at LC8_14_E4
--operation mode is normal

W13_sset_path[0] = PE1L58Q # PE1L78Q # W13_sload_path[0] # !RE1L9;


--W13_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[1] at LC7_16_E4
--operation mode is normal

W13_sset_path[1] = W13_sload_path[1] # PE1L78Q # PE1L58Q # !RE1L9;


--W13_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[2] at LC3_16_E4
--operation mode is normal

W13_sset_path[2] = W13_sload_path[2] # PE1L78Q # PE1L58Q # !RE1L9;


--W13_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[3] at LC9_15_E4
--operation mode is normal

W13_sset_path[3] = W13_sload_path[3] # PE1L58Q # PE1L78Q # !RE1L9;


--W13_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[4] at LC4_16_E4
--operation mode is normal

W13_sset_path[4] = W13_sload_path[4] # PE1L78Q # PE1L58Q # !RE1L9;


--W13_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[5] at LC1_16_E4
--operation mode is normal

W13_sset_path[5] = W13_sload_path[5] # PE1L78Q # PE1L58Q # !RE1L9;


--W13_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[6] at LC8_16_E4
--operation mode is normal

W13_sset_path[6] = W13_sload_path[6] # PE1L78Q # PE1L58Q # !RE1L9;


--W13_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[7] at LC5_16_E4
--operation mode is normal

W13_sset_path[7] = W13_sload_path[7] # PE1L78Q # PE1L58Q # !RE1L9;


--VE1L069 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7734 at LC9_14_O2
--operation mode is normal

VE1L069 = W43_counter_cell[2] # W43_counter_cell[3] # W43_counter_cell[4] # W43_counter_cell[5];


--VE1L169 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7735 at LC10_2_O2
--operation mode is normal

VE1L169 = W43_counter_cell[7] # W43_counter_cell[6] # W43_counter_cell[8] # !W43_counter_cell[9];


--VE1L269 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7736 at LC6_2_O2
--operation mode is normal

VE1L269 = W43_counter_cell[1] # W43_counter_cell[0];


--VE1_fadc_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_done at LC1_4_O2
--operation mode is normal

VE1_fadc_done_lut_out = VE1L969 # VE1_fadc_done & (VE1L2311Q # !VE1L669);
VE1_fadc_done = DFFE(VE1_fadc_done_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1_i2304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2304 at LC4_4_O2
--operation mode is normal

VE1_i2304 = !VE1_fadc_done & (VE1L269 # VE1L169 # VE1L069);


--VE1_i2291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2291 at LC10_16_O2
--operation mode is normal

VE1_i2291 = VE1L4211Q # VE1L5211Q # !VE1L3211Q;


--W43_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[2] at LC6_16_O2
--operation mode is normal

W43_sset_path[2] = !VE1L7311Q & W43_counter_cell[2] & !VE1_i2291;


--VE1_i2293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2293 at LC5_4_O2
--operation mode is normal

VE1_i2293 = VE1L4211Q # VE1L7311Q # VE1L5211Q # !VE1L3211Q;


--W43_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[3] at LC3_4_O2
--operation mode is normal

W43_sset_path[3] = !VE1L7311Q & W43_counter_cell[3] & !VE1_i2291;


--W43_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[4] at LC8_2_O2
--operation mode is normal

W43_sset_path[4] = !VE1_i2291 & W43_counter_cell[4] & !VE1L7311Q;


--W43_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[5] at LC8_4_O2
--operation mode is normal

W43_sset_path[5] = !VE1L7311Q & W43_counter_cell[5] & !VE1_i2291;


--W43_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[6] at LC6_4_O2
--operation mode is normal

W43_sset_path[6] = !VE1L7311Q & W43_counter_cell[6] & !VE1_i2291;


--W43_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[7] at LC9_2_O2
--operation mode is normal

W43_sset_path[7] = !VE1_i2291 & W43_counter_cell[7] & !VE1L7311Q;


--W43_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[8] at LC10_4_O2
--operation mode is normal

W43_sset_path[8] = !VE1L7311Q & W43_counter_cell[8] & !VE1_i2291;


--RE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162 at LC7_12_G1
--operation mode is normal

RE2L7 = RE2L1Q # PE2_enable & !M1_DAQ_ctrl_local.DAQ_mode[1] & JE1_ATWDTrigger_B_sig;

--RE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168 at LC7_12_G1
--operation mode is normal

RE2L01 = RE2L1Q # PE2_enable & !M1_DAQ_ctrl_local.DAQ_mode[1] & JE1_ATWDTrigger_B_sig;


--RE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC6_14_G1
--operation mode is normal

RE2L2 = !W73_sload_path[2] # !W73_sload_path[0] # !RE2L1Q # !W73_sload_path[1];


--RE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC3_16_G1
--operation mode is normal

RE2L3 = !W73_sload_path[4] # !W73_sload_path[3];


--RE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC6_16_G1
--operation mode is normal

RE2L4 = RE2L3 # !W73_sload_path[7] # !W73_sload_path[6] # !W73_sload_path[5];


--RE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163 at LC7_11_G1
--operation mode is normal

RE2L8 = !RE2L2 & !RE2L4 # !RE2L7 # !RE2L6;


--W73_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[0] at LC6_9_G1
--operation mode is normal

W73_sset_path[0] = PE2L68Q # PE2L48Q # W73_sload_path[0] # !RE2L9;


--W73_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[1] at LC10_11_G1
--operation mode is normal

W73_sset_path[1] = W73_sload_path[1] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[2] at LC9_11_G1
--operation mode is normal

W73_sset_path[2] = W73_sload_path[2] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[3] at LC4_11_G1
--operation mode is normal

W73_sset_path[3] = W73_sload_path[3] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[4] at LC5_11_G1
--operation mode is normal

W73_sset_path[4] = W73_sload_path[4] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[5] at LC3_11_G1
--operation mode is normal

W73_sset_path[5] = W73_sload_path[5] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[6] at LC1_11_G1
--operation mode is normal

W73_sset_path[6] = W73_sload_path[6] # PE2L48Q # PE2L68Q # !RE2L9;


--W73_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_8|alt_synch_counter:wysi_counter|sset_path[7] at LC2_11_G1
--operation mode is normal

W73_sset_path[7] = W73_sload_path[7] # PE2L48Q # PE2L68Q # !RE2L9;


--VE2L169 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7747 at LC5_12_R1
--operation mode is normal

VE2L169 = W04_counter_cell[5] # W04_counter_cell[4] # W04_counter_cell[3] # W04_counter_cell[2];


--VE2L269 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7748 at LC8_12_R1
--operation mode is normal

VE2L269 = W04_counter_cell[8] # W04_counter_cell[6] # W04_counter_cell[7] # !W04_counter_cell[9];


--VE2L369 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7749 at LC5_15_R1
--operation mode is normal

VE2L369 = W04_counter_cell[1] # W04_counter_cell[0];


--VE2_fadc_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_done at LC5_12_R4
--operation mode is normal

VE2_fadc_done_lut_out = VE2L079 # VE2_fadc_done & (VE2L3311Q # !VE2L769);
VE2_fadc_done = DFFE(VE2_fadc_done_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2_i2304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2304 at LC9_14_R1
--operation mode is normal

VE2_i2304 = !VE2_fadc_done & (VE2L269 # VE2L369 # VE2L169);


--VE2_i2291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2291 at LC8_16_R4
--operation mode is normal

VE2_i2291 = VE2L6211Q # VE2L5211Q # !VE2L4211Q;


--W04_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[2] at LC2_14_R1
--operation mode is normal

W04_sset_path[2] = !VE2L8311Q & W04_counter_cell[2] & !VE2_i2291;


--VE2_i2293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2293 at LC10_16_R2
--operation mode is normal

VE2_i2293 = VE2L8311Q # VE2L5211Q # VE2L6211Q # !VE2L4211Q;


--W04_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[3] at LC10_14_R1
--operation mode is normal

W04_sset_path[3] = !VE2L8311Q & W04_counter_cell[3] & !VE2_i2291;


--W04_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[4] at LC1_14_R1
--operation mode is normal

W04_sset_path[4] = !VE2L8311Q & W04_counter_cell[4] & !VE2_i2291;


--W04_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[5] at LC4_14_R1
--operation mode is normal

W04_sset_path[5] = !VE2L8311Q & W04_counter_cell[5] & !VE2_i2291;


--W04_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[6] at LC5_14_R1
--operation mode is normal

W04_sset_path[6] = W04_counter_cell[6] & !VE2L8311Q & !VE2_i2291;


--W04_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[7] at LC3_14_R1
--operation mode is normal

W04_sset_path[7] = !VE2L8311Q & W04_counter_cell[7] & !VE2_i2291;


--W04_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[8] at LC8_14_R1
--operation mode is normal

W04_sset_path[8] = !VE2L8311Q & W04_counter_cell[8] & !VE2_i2291;


--JE1L14Q is daq:inst_daq|trigger:inst_trigger|trigger_word[1]~reg0 at LC3_9_A2
--operation mode is normal

JE1L14Q_lut_out = JE1_discMPE;
JE1L14Q = DFFE(JE1L14Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1] at EC3_1_Q4
NB91_q[1]_data_in = VF1_MASTERHWDATA[1];
NB91_q[1]_write_enable = M1_i16110;
NB91_q[1]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[1]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[1]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[1] = MEMORY_SEGMENT(NB91_q[1]_data_in, NB91_q[1]_write_enable, NB91_q[1]_clock_0, , , , , , VCC, NB91_q[1]_write_address, NB91_q[1]_read_address);


--TE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC5_8_P3
--operation mode is normal

TE1_i5 = SE1L11Q $ SE1L31Q $ SE1L01Q;


--TE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC8_4_P3
--operation mode is normal

TE1_i8 = SE1L7Q $ SE1L8Q $ TE1_i5 $ SE1L9Q;


--TE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC5_3_P3
--operation mode is normal

TE1_i11 = SE1L4Q $ SE1L6Q $ SE1L5Q $ TE1_i8;


--NB02_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1] at EC1_1_Z4
NB02_q[1]_data_in = VF1_MASTERHWDATA[1];
NB02_q[1]_write_enable = M1_i16171;
NB02_q[1]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[1]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[1]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[1] = MEMORY_SEGMENT(NB02_q[1]_data_in, NB02_q[1]_write_enable, NB02_q[1]_clock_0, , , , , , VCC, NB02_q[1]_write_address, NB02_q[1]_read_address);


--TE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC8_12_Z4
--operation mode is normal

TE2_i5 = SE2L01Q $ SE2L31Q $ SE2L11Q;


--TE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC1_11_Z4
--operation mode is normal

TE2_i8 = SE2L7Q $ SE2L9Q $ SE2L8Q $ TE2_i5;


--TE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC7_10_Z4
--operation mode is normal

TE2_i11 = SE2L6Q $ TE2_i8 $ SE2L4Q $ SE2L5Q;


--WE1_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1] at LC6_3_F2
--operation mode is normal

WE1_ram_data_hdr_dly[1]_lut_out = !WE1L81Q & WE1_ram_data_hdr[1];
WE1_ram_data_hdr_dly[1] = DFFE(WE1_ram_data_hdr_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1] at LC5_12_B4
--operation mode is normal

VE1_h_compr_data[1]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L476 # !VE1_ring_rd_en_dly & VE1_h_compr_data[1]);
VE1_h_compr_data[1] = DFFE(VE1_h_compr_data[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1] at LC6_2_Z3
--operation mode is normal

WE2_ram_data_hdr_dly[1]_lut_out = !WE2L81Q & WE2_ram_data_hdr[1];
WE2_ram_data_hdr_dly[1] = DFFE(WE2_ram_data_hdr_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1] at LC4_2_Z3
--operation mode is normal

VE2_h_compr_data[1]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L476 # !VE2_ring_rd_en_dly & VE2_h_compr_data[1]);
VE2_h_compr_data[1] = DFFE(VE2_h_compr_data[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2] at EC1_1_Q4
NB91_q[2]_data_in = VF1_MASTERHWDATA[2];
NB91_q[2]_write_enable = M1_i16110;
NB91_q[2]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[2]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[2]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[2] = MEMORY_SEGMENT(NB91_q[2]_data_in, NB91_q[2]_write_enable, NB91_q[2]_clock_0, , , , , , VCC, NB91_q[2]_write_address, NB91_q[2]_read_address);


--TE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC10_9_P3
--operation mode is normal

TE1_i4 = SE1L11Q $ SE1L31Q;


--TE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC5_9_P3
--operation mode is normal

TE1_i7 = SE1L9Q $ SE1L8Q $ SE1L01Q $ TE1_i4;


--TE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC9_3_P3
--operation mode is normal

TE1_i10 = TE1_i7 $ SE1L5Q $ SE1L7Q $ SE1L6Q;


--NB02_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2] at EC4_1_Z4
NB02_q[2]_data_in = VF1_MASTERHWDATA[2];
NB02_q[2]_write_enable = M1_i16171;
NB02_q[2]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[2]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[2]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[2] = MEMORY_SEGMENT(NB02_q[2]_data_in, NB02_q[2]_write_enable, NB02_q[2]_clock_0, , , , , , VCC, NB02_q[2]_write_address, NB02_q[2]_read_address);


--TE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC10_12_Z4
--operation mode is normal

TE2_i4 = SE2L31Q $ SE2L11Q;


--TE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC3_11_Z4
--operation mode is normal

TE2_i7 = SE2L8Q $ SE2L9Q $ SE2L01Q $ TE2_i4;


--TE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC8_11_Z4
--operation mode is normal

TE2_i10 = SE2L5Q $ TE2_i7 $ SE2L6Q $ SE2L7Q;


--WE1_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2] at LC3_8_B2
--operation mode is normal

WE1_ram_data_hdr_dly[2]_lut_out = WE1_ram_data_hdr[2] & !WE1L81Q;
WE1_ram_data_hdr_dly[2] = DFFE(WE1_ram_data_hdr_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2] at LC5_9_B4
--operation mode is normal

VE1_h_compr_data[2]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L176 # !VE1_ring_rd_en_dly & VE1_h_compr_data[2]);
VE1_h_compr_data[2] = DFFE(VE1_h_compr_data[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2] at LC6_1_Z2
--operation mode is normal

WE2_ram_data_hdr_dly[2]_lut_out = !WE2L81Q & WE2_ram_data_hdr[2];
WE2_ram_data_hdr_dly[2] = DFFE(WE2_ram_data_hdr_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2] at LC3_7_Z3
--operation mode is normal

VE2_h_compr_data[2]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L176 # !VE2_ring_rd_en_dly & VE2_h_compr_data[2]);
VE2_h_compr_data[2] = DFFE(VE2_h_compr_data[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3] at EC3_1_P4
NB91_q[3]_data_in = VF1_MASTERHWDATA[3];
NB91_q[3]_write_enable = M1_i16110;
NB91_q[3]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[3]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[3]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[3] = MEMORY_SEGMENT(NB91_q[3]_data_in, NB91_q[3]_write_enable, NB91_q[3]_clock_0, , , , , , VCC, NB91_q[3]_write_address, NB91_q[3]_read_address);


--NB02_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3] at EC2_1_Y1
NB02_q[3]_data_in = VF1_MASTERHWDATA[3];
NB02_q[3]_write_enable = M1_i16171;
NB02_q[3]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[3]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[3]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[3] = MEMORY_SEGMENT(NB02_q[3]_data_in, NB02_q[3]_write_enable, NB02_q[3]_clock_0, , , , , , VCC, NB02_q[3]_write_address, NB02_q[3]_read_address);


--WE1_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3] at LC5_1_D2
--operation mode is normal

WE1_ram_data_hdr_dly[3]_lut_out = WE1_ram_data_hdr[3] & !WE1L81Q;
WE1_ram_data_hdr_dly[3] = DFFE(WE1_ram_data_hdr_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3] at LC6_7_B4
--operation mode is normal

VE1_h_compr_data[3]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L866 # !VE1_ring_rd_en_dly & VE1_h_compr_data[3]);
VE1_h_compr_data[3] = DFFE(VE1_h_compr_data[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3] at LC3_1_Z2
--operation mode is normal

WE2_ram_data_hdr_dly[3]_lut_out = !WE2L81Q & WE2_ram_data_hdr[3];
WE2_ram_data_hdr_dly[3] = DFFE(WE2_ram_data_hdr_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3] at LC5_13_Z3
--operation mode is normal

VE2_h_compr_data[3]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L866 # !VE2_ring_rd_en_dly & VE2_h_compr_data[3]);
VE2_h_compr_data[3] = DFFE(VE2_h_compr_data[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4] at EC4_1_P4
NB91_q[4]_data_in = VF1_MASTERHWDATA[4];
NB91_q[4]_write_enable = M1_i16110;
NB91_q[4]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[4]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[4]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[4] = MEMORY_SEGMENT(NB91_q[4]_data_in, NB91_q[4]_write_enable, NB91_q[4]_clock_0, , , , , , VCC, NB91_q[4]_write_address, NB91_q[4]_read_address);


--NB02_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4] at EC1_1_Y1
NB02_q[4]_data_in = VF1_MASTERHWDATA[4];
NB02_q[4]_write_enable = M1_i16171;
NB02_q[4]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[4]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[4]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[4] = MEMORY_SEGMENT(NB02_q[4]_data_in, NB02_q[4]_write_enable, NB02_q[4]_clock_0, , , , , , VCC, NB02_q[4]_write_address, NB02_q[4]_read_address);


--WE1_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4] at LC3_15_B2
--operation mode is normal

WE1_ram_data_hdr_dly[4]_lut_out = WE1_ram_data_hdr[4] & !WE1L81Q;
WE1_ram_data_hdr_dly[4] = DFFE(WE1_ram_data_hdr_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4] at LC4_9_B4
--operation mode is normal

VE1_h_compr_data[4]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L566 # !VE1_ring_rd_en_dly & VE1_h_compr_data[4]);
VE1_h_compr_data[4] = DFFE(VE1_h_compr_data[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4] at LC8_3_Z3
--operation mode is normal

WE2_ram_data_hdr_dly[4]_lut_out = !WE2L81Q & WE2_ram_data_hdr[4];
WE2_ram_data_hdr_dly[4] = DFFE(WE2_ram_data_hdr_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4] at LC3_2_Z3
--operation mode is normal

VE2_h_compr_data[4]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L566 # !VE2_ring_rd_en_dly & VE2_h_compr_data[4]);
VE2_h_compr_data[4] = DFFE(VE2_h_compr_data[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5] at EC2_1_P4
NB91_q[5]_data_in = VF1_MASTERHWDATA[5];
NB91_q[5]_write_enable = M1_i16110;
NB91_q[5]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[5]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[5]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[5] = MEMORY_SEGMENT(NB91_q[5]_data_in, NB91_q[5]_write_enable, NB91_q[5]_clock_0, , , , , , VCC, NB91_q[5]_write_address, NB91_q[5]_read_address);


--NB02_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5] at EC3_1_Y1
NB02_q[5]_data_in = VF1_MASTERHWDATA[5];
NB02_q[5]_write_enable = M1_i16171;
NB02_q[5]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[5]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[5]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[5] = MEMORY_SEGMENT(NB02_q[5]_data_in, NB02_q[5]_write_enable, NB02_q[5]_clock_0, , , , , , VCC, NB02_q[5]_write_address, NB02_q[5]_read_address);


--WE1_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5] at LC6_10_F2
--operation mode is normal

WE1_ram_data_hdr_dly[5]_lut_out = !WE1L81Q & WE1_ram_data_hdr[5];
WE1_ram_data_hdr_dly[5] = DFFE(WE1_ram_data_hdr_dly[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5] at LC3_12_B4
--operation mode is normal

VE1_h_compr_data[5]_lut_out = VE1_ring_init & (VE1_ring_rd_en_dly & VE1L266 # !VE1_ring_rd_en_dly & VE1_h_compr_data[5]);
VE1_h_compr_data[5] = DFFE(VE1_h_compr_data[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5] at LC5_4_Z3
--operation mode is normal

WE2_ram_data_hdr_dly[5]_lut_out = !WE2L81Q & WE2_ram_data_hdr[5];
WE2_ram_data_hdr_dly[5] = DFFE(WE2_ram_data_hdr_dly[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5] at LC2_4_Z3
--operation mode is normal

VE2_h_compr_data[5]_lut_out = VE2_ring_init & (VE2_ring_rd_en_dly & VE2L266 # !VE2_ring_rd_en_dly & VE2_h_compr_data[5]);
VE2_h_compr_data[5] = DFFE(VE2_h_compr_data[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6] at EC1_1_P4
NB91_q[6]_data_in = VF1_MASTERHWDATA[6];
NB91_q[6]_write_enable = M1_i16110;
NB91_q[6]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[6]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[6]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[6] = MEMORY_SEGMENT(NB91_q[6]_data_in, NB91_q[6]_write_enable, NB91_q[6]_clock_0, , , , , , VCC, NB91_q[6]_write_address, NB91_q[6]_read_address);


--NB02_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6] at EC4_1_Y1
NB02_q[6]_data_in = VF1_MASTERHWDATA[6];
NB02_q[6]_write_enable = M1_i16171;
NB02_q[6]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[6]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[6]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[6] = MEMORY_SEGMENT(NB02_q[6]_data_in, NB02_q[6]_write_enable, NB02_q[6]_clock_0, , , , , , VCC, NB02_q[6]_write_address, NB02_q[6]_read_address);


--WE1_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6] at LC6_1_F2
--operation mode is normal

WE1_ram_data_hdr_dly[6]_lut_out = !WE1L81Q & WE1_ram_data_hdr[6];
WE1_ram_data_hdr_dly[6] = DFFE(WE1_ram_data_hdr_dly[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6] at LC7_5_B4
--operation mode is normal

VE1_h_compr_data[6]_lut_out = VE1L956 # VE1_h_compr_data[6] & VE1_ring_init & !VE1_ring_rd_en_dly;
VE1_h_compr_data[6] = DFFE(VE1_h_compr_data[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6] at LC4_1_Z3
--operation mode is normal

WE2_ram_data_hdr_dly[6]_lut_out = !WE2L81Q & WE2_ram_data_hdr[6];
WE2_ram_data_hdr_dly[6] = DFFE(WE2_ram_data_hdr_dly[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6] at LC8_5_Z3
--operation mode is normal

VE2_h_compr_data[6]_lut_out = VE2L956 # !VE2_ring_rd_en_dly & VE2_h_compr_data[6] & VE2_ring_init;
VE2_h_compr_data[6] = DFFE(VE2_h_compr_data[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7] at EC2_1_P1
NB91_q[7]_data_in = VF1_MASTERHWDATA[7];
NB91_q[7]_write_enable = M1_i16110;
NB91_q[7]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[7]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[7]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[7] = MEMORY_SEGMENT(NB91_q[7]_data_in, NB91_q[7]_write_enable, NB91_q[7]_clock_0, , , , , , VCC, NB91_q[7]_write_address, NB91_q[7]_read_address);


--NB02_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7] at EC2_1_Z1
NB02_q[7]_data_in = VF1_MASTERHWDATA[7];
NB02_q[7]_write_enable = M1_i16171;
NB02_q[7]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[7]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[7]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[7] = MEMORY_SEGMENT(NB02_q[7]_data_in, NB02_q[7]_write_enable, NB02_q[7]_clock_0, , , , , , VCC, NB02_q[7]_write_address, NB02_q[7]_read_address);


--WE1_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7] at LC5_8_F2
--operation mode is normal

WE1_ram_data_hdr_dly[7]_lut_out = !WE1L81Q & WE1_ram_data_hdr[7];
WE1_ram_data_hdr_dly[7] = DFFE(WE1_ram_data_hdr_dly[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_h_compr_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7] at LC8_5_B4
--operation mode is normal

VE1_h_compr_data[7]_lut_out = VE1L456 # VE1L876 & (VE1L656 # VE1L556);
VE1_h_compr_data[7] = DFFE(VE1_h_compr_data[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7] at LC5_5_Z2
--operation mode is normal

WE2_ram_data_hdr_dly[7]_lut_out = !WE2L81Q & WE2_ram_data_hdr[7];
WE2_ram_data_hdr_dly[7] = DFFE(WE2_ram_data_hdr_dly[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_h_compr_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7] at LC10_5_Z3
--operation mode is normal

VE2_h_compr_data[7]_lut_out = VE2L456 # VE2L876 & (VE2L556 # VE2L656);
VE2_h_compr_data[7] = DFFE(VE2_h_compr_data[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--NB91_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8] at EC1_1_P1
NB91_q[8]_data_in = VF1_MASTERHWDATA[8];
NB91_q[8]_write_enable = M1_i16110;
NB91_q[8]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[8]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[8]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[8] = MEMORY_SEGMENT(NB91_q[8]_data_in, NB91_q[8]_write_enable, NB91_q[8]_clock_0, , , , , , VCC, NB91_q[8]_write_address, NB91_q[8]_read_address);


--NB02_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8] at EC4_1_Z1
NB02_q[8]_data_in = VF1_MASTERHWDATA[8];
NB02_q[8]_write_enable = M1_i16171;
NB02_q[8]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[8]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[8]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[8] = MEMORY_SEGMENT(NB02_q[8]_data_in, NB02_q[8]_write_enable, NB02_q[8]_clock_0, , , , , , VCC, NB02_q[8]_write_address, NB02_q[8]_read_address);


--WE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1126~51 at LC4_14_F2
--operation mode is normal

WE1L761 = !WE1_ram_address[0] & WE1_ram_header_we & WE1_header_write;


--WE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1126~52 at LC3_14_F2
--operation mode is normal

WE1L861 = WE1_ram_address[0] & VE1_ram_wr_en & !WE1_header_write;


--WE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1126~51 at LC10_16_Z2
--operation mode is normal

WE2L171 = WE2_ram_header_we & WE2_header_write & !WE2_ram_address[0];


--WE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1126~52 at LC6_16_Z2
--operation mode is normal

WE2L271 = WE2_ram_address[0] & VE2_ram_wr_en & !WE2_header_write;


--NB91_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9] at EC4_1_P1
NB91_q[9]_data_in = VF1_MASTERHWDATA[9];
NB91_q[9]_write_enable = M1_i16110;
NB91_q[9]_clock_0 = GLOBAL(HF1_outclock0);
NB91_q[9]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB91_q[9]_read_address = RD_ADDR(SE1_readout_cnt[0], SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1]);
NB91_q[9] = MEMORY_SEGMENT(NB91_q[9]_data_in, NB91_q[9]_write_enable, NB91_q[9]_clock_0, , , , , , VCC, NB91_q[9]_write_address, NB91_q[9]_read_address);


--NB02_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9] at EC1_1_Z1
NB02_q[9]_data_in = VF1_MASTERHWDATA[9];
NB02_q[9]_write_enable = M1_i16171;
NB02_q[9]_clock_0 = GLOBAL(HF1_outclock0);
NB02_q[9]_write_address = WR_ADDR(JF1L53Q, JF1L63Q, JF1L73Q, JF1L83Q, JF1L93Q, JF1L04Q, JF1L14Q, JF1L24Q, JF1L34Q);
NB02_q[9]_read_address = RD_ADDR(SE2_readout_cnt[0], SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1]);
NB02_q[9] = MEMORY_SEGMENT(NB02_q[9]_data_in, NB02_q[9]_write_enable, NB02_q[9]_clock_0, , , , , , VCC, NB02_q[9]_write_address, NB02_q[9]_read_address);


--NE1_header_1.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[15] at LC4_8_M2
--operation mode is normal

NE1_header_1.deadtime[15]_lut_out = W03_sload_path[15];
NE1_header_1.deadtime[15] = DFFE(NE1_header_1.deadtime[15]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[15] at LC1_8_M2
--operation mode is normal

NE1_header_0.deadtime[15]_lut_out = W03_sload_path[15];
NE1_header_0.deadtime[15] = DFFE(NE1_header_0.deadtime[15]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--HE1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1013 at LC7_8_M2
--operation mode is normal

HE1L621 = NE1_header_0.deadtime[15] & (NE1_header_1.deadtime[15] # !NE1_rd_ptr[0]) # !NE1_header_0.deadtime[15] & NE1_rd_ptr[0] & NE1_header_1.deadtime[15];


--NE2_header_1.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[15] at LC3_9_M2
--operation mode is normal

NE2_header_1.deadtime[15]_lut_out = W63_sload_path[15];
NE2_header_1.deadtime[15] = DFFE(NE2_header_1.deadtime[15]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[15] at LC5_9_M2
--operation mode is normal

NE2_header_0.deadtime[15]_lut_out = W63_sload_path[15];
NE2_header_0.deadtime[15] = DFFE(NE2_header_0.deadtime[15]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--HE1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1014 at LC6_9_M2
--operation mode is normal

HE1L721 = NE2_header_0.deadtime[15] & (NE2_header_1.deadtime[15] # !NE2_rd_ptr[0]) # !NE2_header_0.deadtime[15] & NE2_rd_ptr[0] & NE2_header_1.deadtime[15];


--HE1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1015 at LC2_8_M2
--operation mode is normal

HE1L821 = HE1L721 & (HE1L621 # !HE1_AnB) # !HE1L721 & HE1_AnB & HE1L621;


--NB7_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_M2
NB7_q[15]_data_in = ~GND;
NB7_q[15]_write_enable = NE1_i930;
NB7_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB7_q[15]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB7_q[15]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB7_q[15] = MEMORY_SEGMENT(NB7_q[15]_data_in, NB7_q[15]_write_enable, NB7_q[15]_clock_0, , , , , , VCC, NB7_q[15]_write_address, NB7_q[15]_read_address);


--NB51_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC1_1_X1
NB51_q[15]_data_in = ~GND;
NB51_q[15]_write_enable = NE2_i930;
NB51_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB51_q[15]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB51_q[15]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB51_q[15] = MEMORY_SEGMENT(NB51_q[15]_data_in, NB51_q[15]_write_enable, NB51_q[15]_clock_0, , , , , , VCC, NB51_q[15]_write_address, NB51_q[15]_read_address);


--HE1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1016 at LC10_16_M2
--operation mode is normal

HE1L921 = NB7_q[15] & (HE1_AnB # NB51_q[15]) # !NB7_q[15] & !HE1_AnB & NB51_q[15];


--NB5_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7] at EC3_1_K2
NB5_q[7]_data_in = WE1_ram_data_in[7];
NB5_q[7]_write_enable = WE1_ram_we2;
NB5_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB5_q[7]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB5_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB5_q[7] = MEMORY_SEGMENT(NB5_q[7]_data_in, NB5_q[7]_write_enable, NB5_q[7]_clock_0, , , , , , VCC, NB5_q[7]_write_address, NB5_q[7]_read_address);


--NB31_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7] at EC1_1_S2
NB31_q[7]_data_in = WE2_ram_data_in[7];
NB31_q[7]_write_enable = WE2_ram_we2;
NB31_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB31_q[7]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB31_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB31_q[7] = MEMORY_SEGMENT(NB31_q[7]_data_in, NB31_q[7]_write_enable, NB31_q[7]_clock_0, , , , , , VCC, NB31_q[7]_write_address, NB31_q[7]_read_address);


--HE1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1017 at LC1_16_M2
--operation mode is normal

HE1L031 = HE1_AnB & NB5_q[7] # !HE1_AnB & NB31_q[7] # !HE1L834Q;


--HE1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1018 at LC7_15_M2
--operation mode is normal

HE1L131 = !HE1L524Q & (HE1L624Q & HE1L921 # !HE1L624Q & HE1L031);


--NB9_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC5_1_K1
NB9_q[15]_data_in = ~GND;
NB9_q[15]_write_enable = NE1_i951;
NB9_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB9_q[15]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB9_q[15]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB9_q[15] = MEMORY_SEGMENT(NB9_q[15]_data_in, NB9_q[15]_write_enable, NB9_q[15]_clock_0, , , , , , VCC, NB9_q[15]_write_address, NB9_q[15]_read_address);


--NB71_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC6_1_M1
NB71_q[15]_data_in = ~GND;
NB71_q[15]_write_enable = NE2_i951;
NB71_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB71_q[15]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB71_q[15]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB71_q[15] = MEMORY_SEGMENT(NB71_q[15]_data_in, NB71_q[15]_write_enable, NB71_q[15]_clock_0, , , , , , VCC, NB71_q[15]_write_address, NB71_q[15]_read_address);


--HE1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1447~1019 at LC2_16_M2
--operation mode is normal

HE1L231 = HE1L524Q & (HE1_AnB & NB9_q[15] # !HE1_AnB & NB71_q[15]);


--FE1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1612 at LC5_15_M2
--operation mode is normal

FE1L08 = (HE1L424Q & HE1L821 # !HE1L424Q & (HE1L231 # HE1L131)) & CASCADE(FE1L89);


--PE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~777 at LC6_11_E4
--operation mode is normal

PE1L47 = PE1L68Q # PE1L88Q # PE1L98Q;


--PE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~837 at LC5_13_G1
--operation mode is normal

PE2L37 = PE2L88Q # PE2L58Q # PE2L78Q;


--SE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6948 at LC7_9_P4
--operation mode is normal

SE1L642 = !SE1L023Q & !SE1L913Q;


--SE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6949 at LC4_8_P4
--operation mode is normal

SE1L742 = !SE1L713Q & SE1L822 & SE1L242 & SE1L642;


--SE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74 at LC2_14_P4
--operation mode is normal

SE1L27 = SE1L413Q # SE1L613Q # !SE1L742 # !SE1L132;


--SE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461 at LC3_11_Z2
--operation mode is normal

SE2L27 = SE2L223Q & SE2_channel[0];


--SE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464 at LC6_11_Z2
--operation mode is normal

SE2L37 = SE2L223Q & SE2_channel[1];


--FE1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i311~381 at LC6_11_A2
--operation mode is normal

FE1L07 = !HE1L124Q & (VF1_SLAVEHREADYO # !FE1L99 # !FE1L612Q);


--NE1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC3_10_D2
--operation mode is normal

NE1_header_1.timestamp[47]_lut_out = PE1_HEADER_data.timestamp[47]~reg0;
NE1_header_1.timestamp[47] = DFFE(NE1_header_1.timestamp[47]_lut_out, GLOBAL(HF1_outclock1), , , NE1L38);


--NE1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC5_10_D2
--operation mode is normal

NE1_header_0.timestamp[47]_lut_out = PE1_HEADER_data.timestamp[47]~reg0;
NE1_header_0.timestamp[47] = DFFE(NE1_header_0.timestamp[47]_lut_out, GLOBAL(HF1_outclock1), , , NE1L2);


--NE1L361 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i751~7 at LC8_10_D2
--operation mode is normal

NE1L361 = NE1_header_0.timestamp[47] & (NE1_header_1.timestamp[47] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[47] & NE1_rd_ptr[0] & NE1_header_1.timestamp[47];


--NE2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC6_6_X2
--operation mode is normal

NE2_header_1.timestamp[47]_lut_out = PE2_HEADER_data.timestamp[47]~reg0;
NE2_header_1.timestamp[47] = DFFE(NE2_header_1.timestamp[47]_lut_out, GLOBAL(HF1_outclock1), , , NE2L38);


--NE2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC7_7_X2
--operation mode is normal

NE2_header_0.timestamp[47]_lut_out = PE2_HEADER_data.timestamp[47]~reg0;
NE2_header_0.timestamp[47] = DFFE(NE2_header_0.timestamp[47]_lut_out, GLOBAL(HF1_outclock1), , , NE2L2);


--NE2L361 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i751~7 at LC9_6_X2
--operation mode is normal

NE2L361 = NE2_header_0.timestamp[47] & (NE2_header_1.timestamp[47] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[47] & NE2_header_1.timestamp[47] & NE2_rd_ptr[0];


--FE1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i283~816 at LC2_10_D2
--operation mode is normal

FE1L63 = HE1L224Q & (HE1_AnB & NE1L361 # !HE1_AnB & NE2L361);


--NB01_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC8_1_A1
NB01_q[15]_data_in = ~GND;
NB01_q[15]_write_enable = NE1L822;
NB01_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB01_q[15]_write_address = WR_ADDR(W13_sload_path[1], W13_sload_path[2], W13_sload_path[3], W13_sload_path[4], W13_sload_path[5], W13_sload_path[6], W13_sload_path[7], NE1_wr_ptr[0]);
NB01_q[15]_read_address = RD_ADDR(VE1L227, VE1L127, VE1L027, VE1L917, VE1L817, VE1L717, VE1L617, NE1_rd_ptr[0]);
NB01_q[15] = MEMORY_SEGMENT(NB01_q[15]_data_in, NB01_q[15]_write_enable, NB01_q[15]_clock_0, , , , , , VCC, NB01_q[15]_write_address, NB01_q[15]_read_address);


--NB81_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC1_1_G1
NB81_q[15]_data_in = ~GND;
NB81_q[15]_write_enable = NE2L722;
NB81_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB81_q[15]_write_address = WR_ADDR(W73_sload_path[1], W73_sload_path[2], W73_sload_path[3], W73_sload_path[4], W73_sload_path[5], W73_sload_path[6], W73_sload_path[7], NE2_wr_ptr[0]);
NB81_q[15]_read_address = RD_ADDR(VE2L227, VE2L127, VE2L027, VE2L917, VE2L817, VE2L717, VE2L617, NE2_rd_ptr[0]);
NB81_q[15] = MEMORY_SEGMENT(NB81_q[15]_data_in, NB81_q[15]_write_enable, NB81_q[15]_clock_0, , , , , , VCC, NB81_q[15]_write_address, NB81_q[15]_read_address);


--HE1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1398~450 at LC5_12_A2
--operation mode is normal

HE1L26 = HE1L524Q & (HE1_AnB & NB01_q[15] # !HE1_AnB & NB81_q[15]);


--NB8_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC4_1_A2
NB8_q[15]_data_in = ~GND;
NB8_q[15]_write_enable = NE1_i932;
NB8_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB8_q[15]_write_address = WR_ADDR(SE1_readout_cnt[1], SE1_readout_cnt[2], SE1_readout_cnt[3], SE1_readout_cnt[4], SE1_readout_cnt[5], SE1_readout_cnt[6], SE1_channel[0], SE1_channel[1], NE1_wr_ptr[0]);
NB8_q[15]_read_address = RD_ADDR(VE1L517, VE1L417, VE1L317, VE1L217, VE1L117, VE1L017, VE1L907, VE1L807, NE1_rd_ptr[0]);
NB8_q[15] = MEMORY_SEGMENT(NB8_q[15]_data_in, NB8_q[15]_write_enable, NB8_q[15]_clock_0, , , , , , VCC, NB8_q[15]_write_address, NB8_q[15]_read_address);


--NB61_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC3_1_B1
NB61_q[15]_data_in = ~GND;
NB61_q[15]_write_enable = NE2_i932;
NB61_q[15]_clock_0 = GLOBAL(HF1_outclock1);
NB61_q[15]_write_address = WR_ADDR(SE2_readout_cnt[1], SE2_readout_cnt[2], SE2_readout_cnt[3], SE2_readout_cnt[4], SE2_readout_cnt[5], SE2_readout_cnt[6], SE2_channel[0], SE2_channel[1], NE2_wr_ptr[0]);
NB61_q[15]_read_address = RD_ADDR(VE2L517, VE2L417, VE2L317, VE2L217, VE2L117, VE2L017, VE2L907, VE2L807, NE2_rd_ptr[0]);
NB61_q[15] = MEMORY_SEGMENT(NB61_q[15]_data_in, NB61_q[15]_write_enable, NB61_q[15]_clock_0, , , , , , VCC, NB61_q[15]_write_address, NB61_q[15]_read_address);


--HE1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1398~451 at LC7_12_A2
--operation mode is normal

HE1L36 = NB8_q[15] & (HE1_AnB # NB61_q[15]) # !NB8_q[15] & !HE1_AnB & NB61_q[15];


--NB3_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7] at EC2_1_F2
NB3_q[7]_data_in = WE1_ram_data_in[7];
NB3_q[7]_write_enable = WE1_ram_we0;
NB3_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB3_q[7]_write_address = WR_ADDR(WE1_ram_address[2], WE1_ram_address[3], WE1_ram_address[4], WE1_ram_address[5], WE1_ram_address[6], WE1_ram_address[7], WE1_ram_address[8], WE1_ram_address[9], WE1_ram_address[10]);
NB3_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB3_q[7] = MEMORY_SEGMENT(NB3_q[7]_data_in, NB3_q[7]_write_enable, NB3_q[7]_clock_0, , , , , , VCC, NB3_q[7]_write_address, NB3_q[7]_read_address);


--NB11_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7] at EC4_1_V2
NB11_q[7]_data_in = WE2_ram_data_in[7];
NB11_q[7]_write_enable = WE2_ram_we0;
NB11_q[7]_clock_0 = GLOBAL(HF1_outclock1);
NB11_q[7]_write_address = WR_ADDR(WE2_ram_address[2], WE2_ram_address[3], WE2_ram_address[4], WE2_ram_address[5], WE2_ram_address[6], WE2_ram_address[7], WE2_ram_address[8], WE2_ram_address[9], WE2_ram_address[10]);
NB11_q[7]_read_address = RD_ADDR(HE1_rdaddr[0], HE1_rdaddr[1], HE1_rdaddr[2], HE1_rdaddr[3], HE1_rdaddr[4], HE1_rdaddr[5], HE1_rdaddr[6], HE1_rdaddr[7], HE1_rdaddr[8]);
NB11_q[7] = MEMORY_SEGMENT(NB11_q[7]_data_in, NB11_q[7]_write_enable, NB11_q[7]_clock_0, , , , , , VCC, NB11_q[7]_write_address, NB11_q[7]_read_address);


--HE1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1398~452 at LC3_12_A2
--operation mode is normal

HE1L46 = HE1_AnB & NB3_q[7] # !HE1_AnB & NB11_q[7] # !HE1L834Q;


--HE1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1398~453 at LC6_12_A2
--operation mode is normal

HE1L56 = !HE1L524Q & (HE1L624Q & HE1L36 # !HE1L624Q & HE1L46);


--FE1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i283~818 at LC7_11_A2
--operation mode is normal

FE1L73 = (FE1L63 # FE1L47 & (HE1L56 # HE1L26)) & CASCADE(FE1L07);


--K1_RM_daq_disc_old[1] is rate_meters:inst_rate_meters|RM_daq_disc_old[1] at LC9_3_V3
--operation mode is normal

K1_RM_daq_disc_old[1]_lut_out = !JE1_discMPE_latch & !JE1_discMPE_pulse;
K1_RM_daq_disc_old[1] = DFFE(K1_RM_daq_disc_old[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--K1_i289 is rate_meters:inst_rate_meters|i289 at LC5_1_V3
--operation mode is normal

K1_i289 = K1L07 & M1_RM_ctrl_local.rm_rate_enable[1] & (K1_RM_daq_disc_old[1] # JE1_i81);


--K1L53 is rate_meters:inst_rate_meters|i222~0 at LC7_2_B2
--operation mode is normal

K1L53 = W44_q[0] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L001 is rate_meters:inst_rate_meters|i418~16 at LC3_13_V2
--operation mode is normal

K1L001 = K1_second_cnt[26] # !M1_RM_ctrl_local.rm_rate_enable[0] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_daq_disc_old[0] is rate_meters:inst_rate_meters|RM_daq_disc_old[0] at LC10_2_Q3
--operation mode is normal

K1_RM_daq_disc_old[0]_lut_out = !JE1_discSPE_latch & !JE1_discSPE_pulse;
K1_RM_daq_disc_old[0] = DFFE(K1_RM_daq_disc_old[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--K1_i354 is rate_meters:inst_rate_meters|i354 at LC10_9_G2
--operation mode is normal

K1_i354 = K1L68 & M1_RM_ctrl_local.rm_rate_enable[0] & (JE1_i69 # K1_RM_daq_disc_old[0]);


--K1L76 is rate_meters:inst_rate_meters|i286~0 at LC1_3_G2
--operation mode is normal

K1L76 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[0];


--M1L711 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~14 at LC1_3_C1
--operation mode is normal

M1L711 = M1_i3457 & M1L83 & M1_i3270 & M1L3521;


--M1L161 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~23 at LC2_3_C1
--operation mode is normal

M1L161 = (JF1L73Q & JF1L53Q & !M1_i3530 & !JF1L63Q) & CASCADE(M1L711);


--M1L931 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~25 at LC2_10_C1
--operation mode is normal

M1L931 = (!JF1L53Q & !JF1L63Q & JF1L73Q & !M1_i3530) & CASCADE(M1L891);


--M1L144 is slaveregister:inst_slaveregister|i4986~5 at LC3_10_C1
--operation mode is normal

M1L144 = JF1L53Q # M1_i2432 # JF1L63Q;


--K1L192 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27 at LC5_12_S1
--operation mode is normal

K1L192 = !K1_sn_t_cnt[0] & !K1_sn_t_cnt[1] & K1_delay_bit & !W74_sload_path[15];


--K1_i598 is rate_meters:inst_rate_meters|i598 at LC6_16_S1
--operation mode is normal

K1_i598 = K1_delay_bit & !W74_sload_path[15];


--K1L792 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57 at LC7_12_S1
--operation mode is normal

K1L792 = K1_sn_t_cnt[0] & K1_delay_bit & !W74_sload_path[15];


--TB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~88 at LC3_14_L3
--operation mode is normal

TB1L3 = !WB1L81Q & TB1_SND_DRBT & !QD1L26Q;


--M1_i2355 is slaveregister:inst_slaveregister|i2355 at LC7_6_L1
--operation mode is normal

M1_i2355 = !M1L992 # !JF1L83Q # !M1L433 # !JF1L93Q;


--M1L346 is slaveregister:inst_slaveregister|i5053~758 at LC5_6_L1
--operation mode is normal

M1L346 = (M1_i2355 & M1L833 & M1_COMM_ctrl_local.reboot_req # !M1_i2355 & M1_CS_FL_aux_reset_local) & CASCADE(M1L246);


--M1L246 is slaveregister:inst_slaveregister|i5053~757 at LC4_6_L1
--operation mode is normal

M1L246 = JF1L93Q $ !JF1L83Q # !M1L992 # !M1L433;


--K1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1] at LC10_3_G2
--operation mode is normal

K1_RM_rate_SPE[1]_lut_out = W54_q[1];
K1_RM_rate_SPE[1] = DFFE(K1_RM_rate_SPE[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L247 is slaveregister:inst_slaveregister|i5212~243 at LC2_2_S1
--operation mode is normal

M1L247 = (M1_RM_ctrl_local.rm_rate_enable[1] & (K1_RM_rate_SPE[1] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_enable[1] & JF1L53Q & K1_RM_rate_SPE[1]) & CASCADE(M1L357);


--SD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~66 at LC9_11_L3
--operation mode is normal

SD1L7 = !W42_q[5] & !W42_q[4] & !W42_q[6] & !W42_q[7];


--SD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~69 at LC10_11_L3
--operation mode is normal

SD1L8 = (!W42_q[3] & !W42_q[1] & !W42_q[2] & W42_q[0]) & CASCADE(SD1L7);


--K1L43 is rate_meters:inst_rate_meters|i221~0 at LC5_8_B2
--operation mode is normal

K1L43 = W44_q[1] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L56 is rate_meters:inst_rate_meters|i284~0 at LC4_3_G2
--operation mode is normal

K1L56 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[2];


--K1L33 is rate_meters:inst_rate_meters|i220~0 at LC10_12_B2
--operation mode is normal

K1L33 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[2];


--M1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34] at LC3_11_H1
--operation mode is normal

M1_COMM_ctrl_local.id[34]_lut_out = VF1_MASTERHWDATA[2];
M1_COMM_ctrl_local.id[34] = DFFE(M1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2] at LC5_3_K1
--operation mode is normal

M1_COMM_ctrl_local.id[2]_lut_out = VF1_MASTERHWDATA[2];
M1_COMM_ctrl_local.id[2] = DFFE(M1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L793 is slaveregister:inst_slaveregister|i4795~973 at LC8_3_K1
--operation mode is normal

M1L793 = (JF1L53Q & M1_COMM_ctrl_local.id[34] # !JF1L53Q & M1_COMM_ctrl_local.id[2]) & CASCADE(M1L993);


--M1L893 is slaveregister:inst_slaveregister|i4795~974 at LC5_7_H1
--operation mode is normal

M1L893 = (JF1L14Q & JF1L24Q & JF1L04Q) & CASCADE(M1L004);


--M1L926 is slaveregister:inst_slaveregister|i5051~142 at LC9_15_K1
--operation mode is normal

M1L926 = (M1_int_enable[2] & (LF1L3Q # !JF1L53Q) # !M1_int_enable[2] & JF1L53Q & LF1L3Q) & CASCADE(M1L446);


--PD1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC3_12_K3
--operation mode is normal

PD1_tx_dpr_waddr[8]_lut_out = M1_COMM_ctrl_local.tx_head[8];
PD1_tx_dpr_waddr[8] = DFFE(PD1_tx_dpr_waddr[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC7_3_K3
--operation mode is normal

PD1_tx_dpr_waddr[1]_lut_out = M1_COMM_ctrl_local.tx_head[1];
PD1_tx_dpr_waddr[1] = DFFE(PD1_tx_dpr_waddr[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC8_11_K1
--operation mode is normal

PD1_tx_dpr_waddr[2]_lut_out = M1_COMM_ctrl_local.tx_head[2];
PD1_tx_dpr_waddr[2] = DFFE(PD1_tx_dpr_waddr[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC4_4_K3
--operation mode is normal

PD1_tx_dpr_waddr[3]_lut_out = M1_COMM_ctrl_local.tx_head[3];
PD1_tx_dpr_waddr[3] = DFFE(PD1_tx_dpr_waddr[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC6_5_K3
--operation mode is normal

PD1_tx_dpr_waddr[4]_lut_out = M1_COMM_ctrl_local.tx_head[4];
PD1_tx_dpr_waddr[4] = DFFE(PD1_tx_dpr_waddr[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC5_3_K3
--operation mode is normal

PD1_tx_dpr_waddr[5]_lut_out = M1_COMM_ctrl_local.tx_head[5];
PD1_tx_dpr_waddr[5] = DFFE(PD1_tx_dpr_waddr[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC8_5_K3
--operation mode is normal

PD1_tx_dpr_waddr[6]_lut_out = M1_COMM_ctrl_local.tx_head[6];
PD1_tx_dpr_waddr[6] = DFFE(PD1_tx_dpr_waddr[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC9_11_K1
--operation mode is normal

PD1_tx_dpr_waddr[7]_lut_out = M1_COMM_ctrl_local.tx_head[7];
PD1_tx_dpr_waddr[7] = DFFE(PD1_tx_dpr_waddr[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC10_3_K3
--operation mode is normal

PD1_tx_dpr_waddr[9]_lut_out = M1_COMM_ctrl_local.tx_head[9];
PD1_tx_dpr_waddr[9] = DFFE(PD1_tx_dpr_waddr[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC5_1_K3
--operation mode is normal

PD1_tx_dpr_waddr[10]_lut_out = M1_COMM_ctrl_local.tx_head[10];
PD1_tx_dpr_waddr[10] = DFFE(PD1_tx_dpr_waddr[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC9_3_K3
--operation mode is normal

PD1_tx_dpr_waddr[11]_lut_out = M1_COMM_ctrl_local.tx_head[11];
PD1_tx_dpr_waddr[11] = DFFE(PD1_tx_dpr_waddr[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--PD1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC3_8_K1
--operation mode is normal

PD1_tx_dpr_waddr[12]_lut_out = M1_COMM_ctrl_local.tx_head[12];
PD1_tx_dpr_waddr[12] = DFFE(PD1_tx_dpr_waddr[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--M1_COMPR_ctrl_local.ATWDb0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[3] at LC9_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDb0thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L995 is slaveregister:inst_slaveregister|i5050~970 at LC3_12_K1
--operation mode is normal

M1L995 = M1L624 & M1_COMPR_ctrl_local.ATWDb0thres[3] & M1_i3537 & !M1_i3752;


--M1_COMPR_ctrl_local.ATWDa0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[3] at LC6_7_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDa0thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L006 is slaveregister:inst_slaveregister|i5050~971 at LC3_16_K1
--operation mode is normal

M1L006 = M1_i2709 & M1L984 & M1_COMPR_ctrl_local.ATWDa0thres[3] & M1_i3062;


--M1L106 is slaveregister:inst_slaveregister|i5050~972 at LC5_16_K1
--operation mode is normal

M1L106 = W21_pre_out[3] & M1_i2894 & M1_i2709 & !M1_i3062;


--M1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3] at LC6_16_H1
--operation mode is normal

M1_COMM_ctrl_local.id[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMM_ctrl_local.id[3] = DFFE(M1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L206 is slaveregister:inst_slaveregister|i5050~973 at LC7_16_K1
--operation mode is normal

M1L206 = M1L106 # M1L006 # M1L593 & M1_COMM_ctrl_local.id[3];


--M1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3] at LC7_15_C1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[3]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[3] # !M1L8521 & M1_COMM_ctrl_local.tx_head[3]);
M1_COMM_ctrl_local.tx_head[3] = DFFE(M1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3] at LC4_14_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[3]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[3] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[3]);
M1_COMM_ctrl_local.rx_tail[3] = DFFE(M1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L306 is slaveregister:inst_slaveregister|i5050~974 at LC10_14_C1
--operation mode is normal

M1L306 = M1_i2709 & M1_COMM_ctrl_local.rx_tail[3] & !M1_i2894 # !M1_i2709 & M1_COMM_ctrl_local.tx_head[3];


--M1L406 is slaveregister:inst_slaveregister|i5050~975 at LC7_12_K1
--operation mode is normal

M1L406 = M1L695 & (M1L206 # M1L995 # M1L306);


--K1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3] at LC8_15_L1
--operation mode is normal

K1_RM_sn_data[3]_lut_out = K1_RM_sn_data_int[3];
K1_RM_sn_data[3] = DFFE(K1_RM_sn_data[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L506 is slaveregister:inst_slaveregister|i5050~976 at LC10_15_L1
--operation mode is normal

M1L506 = M1L823 & !M1_i1632 & JF1L53Q & K1_RM_sn_data[3];


--M1_int_enable[3] is slaveregister:inst_slaveregister|int_enable[3] at LC3_9_L1
--operation mode is normal

M1_int_enable[3]_lut_out = VF1_MASTERHWDATA[3];
M1_int_enable[3] = DFFE(M1_int_enable[3]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--M1L606 is slaveregister:inst_slaveregister|i5050~977 at LC7_15_L1
--operation mode is normal

M1L606 = !JF1L53Q & M1L403 & !M1_i2334 & M1_int_enable[3];


--M1L706 is slaveregister:inst_slaveregister|i5050~978 at LC6_15_L1
--operation mode is normal

M1L706 = JF1L53Q & M1L044 & SC1L1 & M1L833;


--M1L806 is slaveregister:inst_slaveregister|i5050~979 at LC9_15_L1
--operation mode is normal

M1L806 = M1L506 # M1_i1917 & (M1L606 # M1L706);


--M1L906 is slaveregister:inst_slaveregister|i5050~980 at LC3_7_K1
--operation mode is normal

M1L906 = M1L806 # M1L555 & W5_sload_path[3];


--VB1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3] at LC3_4_A1
--operation mode is normal

VB1_inst16[3]_lut_out = W32_q[3];
VB1_inst16[3] = DFFE(VB1_inst16[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L016 is slaveregister:inst_slaveregister|i5050~981 at LC9_4_A1
--operation mode is normal

M1L016 = M1_i2709 & W31_q[3] & !M1_i2894 # !M1_i2709 & VB1_inst16[3];


--M1L116 is slaveregister:inst_slaveregister|i5050~982 at LC10_4_A1
--operation mode is normal

M1L116 = M1L016 # W01_sload_path[3] & M1_i2709 & M1L724;


--M1_COMPR_ctrl_local.ATWDa2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[3] at LC3_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDa2thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L216 is slaveregister:inst_slaveregister|i5050~983 at LC7_8_H1
--operation mode is normal

M1L216 = JF1L53Q & JF1L63Q & M1_COMPR_ctrl_local.ATWDa2thres[3] & !M1_i3537;


--M1_COMPR_ctrl_local.FADCthres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[3] at LC8_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.FADCthres[3] = DFFE(M1_COMPR_ctrl_local.FADCthres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L316 is slaveregister:inst_slaveregister|i5050~984 at LC5_8_H1
--operation mode is normal

M1L316 = !JF1L63Q & M1_i3263 & M1_COMPR_ctrl_local.FADCthres[3] & !M1_i3537;


--M1L845 is slaveregister:inst_slaveregister|i5047~1148 at LC1_9_H1
--operation mode is normal

M1L845 = M1_i3263 & (M1_i3537 # !JF1L63Q # !JF1L53Q);

--M1L455 is slaveregister:inst_slaveregister|i5047~1160 at LC1_9_H1
--operation mode is normal

M1L455 = M1_i3263 & (M1_i3537 # !JF1L63Q # !JF1L53Q);


--M1L416 is slaveregister:inst_slaveregister|i5050~985 at LC4_9_H1
--operation mode is normal

M1L416 = M1L083 & JF1L53Q & JF1L63Q & W5_sload_path[3];


--M1_i3450 is slaveregister:inst_slaveregister|i3450 at LC8_8_H1
--operation mode is normal

M1_i3450 = M1L253 # JF1L73Q # JF1L63Q # !M1L313;

--M1L943 is slaveregister:inst_slaveregister|i3450~29 at LC8_8_H1
--operation mode is normal

M1L943 = M1L253 # JF1L73Q # JF1L63Q # !M1L313;


--M1_COMPR_ctrl_local.ATWDb2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[3] at LC7_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out = VF1_MASTERHWDATA[3];
M1_COMPR_ctrl_local.ATWDb2thres[3] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L516 is slaveregister:inst_slaveregister|i5050~986 at LC6_8_H1
--operation mode is normal

M1L516 = M1L416 # M1_i3450 & M1_COMPR_ctrl_local.ATWDb2thres[3] & !M1_i3752;


--M1L616 is slaveregister:inst_slaveregister|i5050~987 at LC4_8_H1
--operation mode is normal

M1L616 = M1L216 # M1L316 # M1L516 & M1L845;


--M1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35] at LC4_1_H1
--operation mode is normal

M1_COMM_ctrl_local.id[35]_lut_out = VF1_MASTERHWDATA[3];
M1_COMM_ctrl_local.id[35] = DFFE(M1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L716 is slaveregister:inst_slaveregister|i5050~988 at LC8_1_H1
--operation mode is normal

M1L716 = M1L753 & !M1_i2418 & JF1L83Q & M1_COMM_ctrl_local.id[35];


--M1L816 is slaveregister:inst_slaveregister|i5050~989 at LC10_1_H1
--operation mode is normal

M1L816 = M1L116 # M1L124 & (M1L716 # M1L616);


--M1L827 is slaveregister:inst_slaveregister|i5210~155 at LC5_7_K1
--operation mode is normal

M1L827 = (M1L406 # M1L906 # M1L816 & M1L795) & CASCADE(M1L637);


--K1L46 is rate_meters:inst_rate_meters|i283~0 at LC9_11_G2
--operation mode is normal

K1L46 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[3];


--K1L23 is rate_meters:inst_rate_meters|i219~0 at LC3_12_B2
--operation mode is normal

K1L23 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[3];


--VB1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4] at LC6_8_A3
--operation mode is normal

VB1_inst16[4]_lut_out = W32_q[4];
VB1_inst16[4] = DFFE(VB1_inst16[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L785 is slaveregister:inst_slaveregister|i5049~943 at LC6_2_A1
--operation mode is normal

M1L785 = M1_i2709 & W31_q[4] & !M1_i2894 # !M1_i2709 & VB1_inst16[4];


--M1L885 is slaveregister:inst_slaveregister|i5049~944 at LC7_3_A1
--operation mode is normal

M1L885 = M1L785 # M1_i2709 & W01_sload_path[4] & M1L724;


--M1_COMPR_ctrl_local.ATWDa2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[4] at LC5_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDa2thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L985 is slaveregister:inst_slaveregister|i5049~945 at LC6_11_H1
--operation mode is normal

M1L985 = !M1_i3537 & JF1L63Q & JF1L53Q & M1_COMPR_ctrl_local.ATWDa2thres[4];


--M1_COMPR_ctrl_local.FADCthres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[4] at LC3_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.FADCthres[4] = DFFE(M1_COMPR_ctrl_local.FADCthres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L095 is slaveregister:inst_slaveregister|i5049~946 at LC9_13_H1
--operation mode is normal

M1L095 = M1_COMPR_ctrl_local.FADCthres[4] & M1_i3263 & !JF1L63Q & !M1_i3537;


--M1L195 is slaveregister:inst_slaveregister|i5049~947 at LC3_8_H1
--operation mode is normal

M1L195 = JF1L53Q & JF1L63Q & W5_sload_path[4] & M1L083;


--M1_COMPR_ctrl_local.ATWDb2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[4] at LC8_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out = VF1_MASTERHWDATA[4];
M1_COMPR_ctrl_local.ATWDb2thres[4] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L295 is slaveregister:inst_slaveregister|i5049~948 at LC10_8_H1
--operation mode is normal

M1L295 = M1L195 # !M1_i3752 & M1_COMPR_ctrl_local.ATWDb2thres[4] & M1_i3450;


--M1L395 is slaveregister:inst_slaveregister|i5049~949 at LC4_12_H1
--operation mode is normal

M1L395 = M1L985 # M1L095 # M1L845 & M1L295;


--M1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36] at LC3_12_H1
--operation mode is normal

M1_COMM_ctrl_local.id[36]_lut_out = VF1_MASTERHWDATA[4];
M1_COMM_ctrl_local.id[36] = DFFE(M1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L495 is slaveregister:inst_slaveregister|i5049~950 at LC8_12_H1
--operation mode is normal

M1L495 = !M1_i2418 & M1_COMM_ctrl_local.id[36] & JF1L83Q & M1L753;


--M1L595 is slaveregister:inst_slaveregister|i5049~952 at LC8_11_H1
--operation mode is normal

M1L595 = (M1L885 # M1L124 & (M1L495 # M1L395)) & CASCADE(M1L226);


--K1L692 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23 at LC9_13_S1
--operation mode is normal

K1L692 = K1_sn_t_cnt[0] & K1_delay_bit & !K1_sn_t_cnt[1] & !W74_sload_path[15];


--K1L36 is rate_meters:inst_rate_meters|i282~0 at LC5_10_G2
--operation mode is normal

K1L36 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[4];


--K1L13 is rate_meters:inst_rate_meters|i218~0 at LC4_2_B2
--operation mode is normal

K1L13 = W44_q[4] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L26 is rate_meters:inst_rate_meters|i281~0 at LC7_3_G2
--operation mode is normal

K1L26 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[5];


--K1L03 is rate_meters:inst_rate_meters|i217~0 at LC6_2_B2
--operation mode is normal

K1L03 = W44_q[5] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMPR_ctrl_local.ATWDa2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[5] at LC9_4_H1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDa2thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L965 is slaveregister:inst_slaveregister|i5048~933 at LC5_9_H1
--operation mode is normal

M1L965 = JF1L63Q & M1_COMPR_ctrl_local.ATWDa2thres[5] & !M1_i3537 & JF1L53Q;


--M1_COMPR_ctrl_local.FADCthres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[5] at LC5_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.FADCthres[5] = DFFE(M1_COMPR_ctrl_local.FADCthres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L075 is slaveregister:inst_slaveregister|i5048~934 at LC10_9_H1
--operation mode is normal

M1L075 = M1_i3263 & M1_COMPR_ctrl_local.FADCthres[5] & !JF1L63Q & !M1_i3537;


--M1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37] at LC5_12_H1
--operation mode is normal

M1_COMM_ctrl_local.id[37]_lut_out = VF1_MASTERHWDATA[5];
M1_COMM_ctrl_local.id[37] = DFFE(M1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L175 is slaveregister:inst_slaveregister|i5048~935 at LC6_12_H1
--operation mode is normal

M1L175 = JF1L83Q & M1_COMM_ctrl_local.id[37] & !M1_i2418 & M1L753;


--M1L375 is slaveregister:inst_slaveregister|i5048~942 at LC8_9_H1
--operation mode is normal

M1L375 = (M1L175 # M1L965 # M1L075 # M1L575) & CASCADE(M1L824);


--M1_int_enable[5] is slaveregister:inst_slaveregister|int_enable[5] at LC9_9_L1
--operation mode is normal

M1_int_enable[5]_lut_out = VF1_MASTERHWDATA[5];
M1_int_enable[5] = DFFE(M1_int_enable[5]_lut_out, GLOBAL(HF1_outclock0), , , M1L5721);


--M1L275 is slaveregister:inst_slaveregister|i5048~937 at LC3_8_L1
--operation mode is normal

M1L275 = !M1_i2334 & M1_int_enable[5] & !JF1L53Q & M1L403;


--M1L916 is slaveregister:inst_slaveregister|i5050~991 at LC2_8_L1
--operation mode is normal

M1L916 = JF1L53Q & !JF1L63Q & M1L044 & !M1_i2432;


--M1L475 is slaveregister:inst_slaveregister|i5048~943 at LC8_8_L1
--operation mode is normal

M1L475 = (M1L275 # M1L916 & (ZB1L121 # ZB1L221)) & CASCADE(M1L923);


--K1L16 is rate_meters:inst_rate_meters|i280~0 at LC3_5_G2
--operation mode is normal

K1L16 = W54_q[6] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L92 is rate_meters:inst_rate_meters|i216~0 at LC6_11_B2
--operation mode is normal

K1L92 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[6];


--M1L155 is slaveregister:inst_slaveregister|i5047~1155 at LC9_11_C1
--operation mode is normal

M1L155 = (M1L436 & JF1L63Q & !M1_i2432) & CASCADE(M1L945);


--VB1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6] at LC3_1_C3
--operation mode is normal

VB1_inst16[6]_lut_out = W32_q[6];
VB1_inst16[6] = DFFE(VB1_inst16[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6] at LC7_11_C1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[6]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[6] # !M1L8521 & M1_COMM_ctrl_local.tx_head[6]);
M1_COMM_ctrl_local.tx_head[6] = DFFE(M1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L945 is slaveregister:inst_slaveregister|i5047~1150 at LC8_11_C1
--operation mode is normal

M1L945 = JF1L53Q & VB1_inst16[6] # !JF1L53Q & M1_COMM_ctrl_local.tx_head[6];


--M1L026 is slaveregister:inst_slaveregister|i5050~992 at LC1_8_C1
--operation mode is normal

M1L026 = M1L313 & !JF1L63Q & JF1L73Q & !M1L253;

--M1L326 is slaveregister:inst_slaveregister|i5050~995 at LC1_8_C1
--operation mode is normal

M1L326 = M1L313 & !JF1L63Q & JF1L73Q & !M1L253;


--M1_COMPR_ctrl_local.ATWDb2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[6] at LC3_9_C1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDb2thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L255 is slaveregister:inst_slaveregister|i5047~1156 at LC2_8_C1
--operation mode is normal

M1L255 = (JF1L53Q & M1_COMPR_ctrl_local.ATWDb2thres[6]) & CASCADE(M1L326);


--M1L355 is slaveregister:inst_slaveregister|i5047~1157 at LC10_7_C1
--operation mode is normal

M1L355 = (!M1_i3537 & JF1L53Q & M1_i3263 & JF1L63Q) & CASCADE(M1L055);


--M1_COMPR_ctrl_local.ATWDa2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[6] at LC3_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out = VF1_MASTERHWDATA[6];
M1_COMPR_ctrl_local.ATWDa2thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L055 is slaveregister:inst_slaveregister|i5047~1153 at LC9_7_C1
--operation mode is normal

M1L055 = M1_COMPR_ctrl_local.ATWDa2thres[6] & (M1L443 # !M1L492 # !JF1L14Q);


--TB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF~29 at LC6_10_L1
--operation mode is normal

TB1L81 = WB1L81Q # TB1_COM_OFF & (!TB1_SND_IDLE # !QD1L26Q);


--D1L74Q is calibration_sources:inst_calibration_sources|cs_flash_time[39]~reg0 at LC3_4_S1
--operation mode is normal

D1L74Q_lut_out = W74_sload_path[39];
D1L74Q = DFFE(D1L74Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L017 is slaveregister:inst_slaveregister|i5206~152 at LC1_4_S1
--operation mode is normal

M1L017 = !M1_i1576 & D1L74Q & (M1_i1169 # !M1L1011);


--D1L51Q is calibration_sources:inst_calibration_sources|cs_flash_time[7]~reg0 at LC4_4_S1
--operation mode is normal

D1L51Q_lut_out = W74_sload_path[7];
D1L51Q = DFFE(D1L51Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L117 is slaveregister:inst_slaveregister|i5206~153 at LC8_4_S1
--operation mode is normal

M1L117 = JF1L53Q & !M1_i1169 & JF1L63Q & D1L51Q;


--K1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7] at LC10_5_G1
--operation mode is normal

K1_RM_rate_SPE[7]_lut_out = W54_q[7];
K1_RM_rate_SPE[7] = DFFE(K1_RM_rate_SPE[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7] at LC5_9_B2
--operation mode is normal

K1_RM_rate_MPE[7]_lut_out = W44_q[7];
K1_RM_rate_MPE[7] = DFFE(K1_RM_rate_MPE[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L217 is slaveregister:inst_slaveregister|i5206~154 at LC5_4_G1
--operation mode is normal

M1L217 = JF1L53Q & !JF1L63Q & K1_RM_rate_SPE[7] # !JF1L53Q & K1_RM_rate_MPE[7] & JF1L63Q;


--M1L317 is slaveregister:inst_slaveregister|i5206~155 at LC3_3_S1
--operation mode is normal

M1L317 = M1L117 # M1L017 # M1L137 & M1L217;


--VB1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7] at LC8_8_A3
--operation mode is normal

VB1_inst16[7]_lut_out = W32_q[7];
VB1_inst16[7] = DFFE(VB1_inst16[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L905 is slaveregister:inst_slaveregister|i5046~814 at LC3_6_A1
--operation mode is normal

M1L905 = M1L094 & (M1L325 # !M1_i2709 & VB1_inst16[7]);


--M1L015 is slaveregister:inst_slaveregister|i5046~815 at LC5_6_A1
--operation mode is normal

M1L015 = M1L136 & M1L073 & (M1_i2432 # !JF1L63Q);


--M1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39] at LC6_2_H1
--operation mode is normal

M1_COMM_ctrl_local.id[39]_lut_out = VF1_MASTERHWDATA[7];
M1_COMM_ctrl_local.id[39] = DFFE(M1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7] at LC9_1_H1
--operation mode is normal

M1_COMM_ctrl_local.id[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMM_ctrl_local.id[7] = DFFE(M1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L115 is slaveregister:inst_slaveregister|i5046~816 at LC6_3_H1
--operation mode is normal

M1L115 = JF1L53Q & M1_COMM_ctrl_local.id[39] # !JF1L53Q & M1_COMM_ctrl_local.id[7];


--M1_COMPR_ctrl_local.FADCthres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[7] at LC4_2_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.FADCthres[7] = DFFE(M1_COMPR_ctrl_local.FADCthres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1_COMPR_ctrl_local.ATWDa0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[7] at LC6_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDa0thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L215 is slaveregister:inst_slaveregister|i5046~817 at LC4_4_H1
--operation mode is normal

M1L215 = JF1L53Q & M1_COMPR_ctrl_local.FADCthres[7] & !JF1L63Q # !JF1L53Q & M1_COMPR_ctrl_local.ATWDa0thres[7] & JF1L63Q;


--M1L315 is slaveregister:inst_slaveregister|i5046~818 at LC1_3_H1
--operation mode is normal

M1L315 = M1_i3263 & !M1_i3537 & M1L215 # !M1_i3263 & M1L115;


--M1L415 is slaveregister:inst_slaveregister|i5046~819 at LC5_1_A1
--operation mode is normal

M1L415 = M1_i3263 & (M1L1011 # M1_i3530 # JF1L73Q);


--M1_COMPR_ctrl_local.ATWDa2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[7] at LC6_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDa2thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L515 is slaveregister:inst_slaveregister|i5046~820 at LC3_1_A1
--operation mode is normal

M1L515 = JF1L63Q & !M1_i3537 & JF1L53Q & M1_COMPR_ctrl_local.ATWDa2thres[7];


--M1L615 is slaveregister:inst_slaveregister|i5046~821 at LC6_1_M1
--operation mode is normal

M1L615 = M1L769 & W5_sload_path[7] & (!M1L984 # !JF1L53Q);


--M1L715 is slaveregister:inst_slaveregister|i5046~822 at LC7_1_A1
--operation mode is normal

M1L715 = M1L315 # M1L415 & (M1L615 # M1L515);


--M1L815 is slaveregister:inst_slaveregister|i5046~823 at LC7_6_A1
--operation mode is normal

M1L815 = M1L905 # M1L015 & (M1L715 # M1L425);


--M1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7] at LC4_10_K1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[7]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[7] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[7]);
M1_COMM_ctrl_local.rx_tail[7] = DFFE(M1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L915 is slaveregister:inst_slaveregister|i5046~824 at LC9_10_K1
--operation mode is normal

M1L915 = M1_i2894 & !M1_i3062 & W21_pre_out[7] # !M1_i2894 & M1_COMM_ctrl_local.rx_tail[7];


--M1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7] at LC7_10_K1
--operation mode is normal

M1_COMM_ctrl_local.tx_head[7]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[7] # !M1L8521 & M1_COMM_ctrl_local.tx_head[7]);
M1_COMM_ctrl_local.tx_head[7] = DFFE(M1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L025 is slaveregister:inst_slaveregister|i5046~825 at LC4_9_K1
--operation mode is normal

M1L025 = M1L695 & (M1_i2709 & M1L915 # !M1_i2709 & M1_COMM_ctrl_local.tx_head[7]);


--K1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7] at LC4_13_L1
--operation mode is normal

K1_RM_sn_data[7]_lut_out = K1_RM_sn_data_int[7];
K1_RM_sn_data[7] = DFFE(K1_RM_sn_data[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L125 is slaveregister:inst_slaveregister|i5046~826 at LC8_12_L1
--operation mode is normal

M1L125 = M1L025 # !M1_i1917 & K1_RM_sn_data[7] & JF1L53Q;


--M1L8401 is slaveregister:inst_slaveregister|i5462~353 at LC9_3_S1
--operation mode is normal

M1L8401 = (M1L317 # M1L437 & (M1L125 # M1L815)) & CASCADE(M1L6401);


--M1L6401 is slaveregister:inst_slaveregister|i5462~351 at LC8_3_S1
--operation mode is normal

M1L6401 = M1L458 & (M1_i1155 # JF1L83Q # !M1L992);


--M1_COMPR_ctrl_local.ATWDa2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[8] at LC2_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDa2thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L505 is slaveregister:inst_slaveregister|i5045~784 at LC7_1_C1
--operation mode is normal

M1L505 = (M1_i3655 & M1L769 & W5_sload_path[8] # !M1_i3655 & M1_COMPR_ctrl_local.ATWDa2thres[8]) & CASCADE(M1L705);


--M1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8] at LC6_5_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[8]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[8] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[8]);
M1_COMM_ctrl_local.rx_tail[8] = DFFE(M1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L205 is slaveregister:inst_slaveregister|i5045~778 at LC8_6_C1
--operation mode is normal

M1L205 = M1_i2894 & !M1_i3062 & W21_pre_out[8] # !M1_i2894 & M1_COMM_ctrl_local.rx_tail[8];


--M1_COMPR_ctrl_local.ATWDa0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[8] at LC3_1_I1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMPR_ctrl_local.ATWDa0thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8] at LC9_14_H1
--operation mode is normal

M1_COMM_ctrl_local.id[8]_lut_out = VF1_MASTERHWDATA[8];
M1_COMM_ctrl_local.id[8] = DFFE(M1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L305 is slaveregister:inst_slaveregister|i5045~779 at LC3_6_C1
--operation mode is normal

M1L305 = M1_COMPR_ctrl_local.ATWDa0thres[8] & (M1L984 # M1_COMM_ctrl_local.id[8] & !M1_i3263) # !M1_COMPR_ctrl_local.ATWDa0thres[8] & M1_COMM_ctrl_local.id[8] & !M1_i3263;


--M1L605 is slaveregister:inst_slaveregister|i5045~785 at LC10_6_C1
--operation mode is normal

M1L605 = (M1L205 # M1_i2894 & M1_i3062 & M1L305) & CASCADE(M1L405);


--M1L405 is slaveregister:inst_slaveregister|i5045~781 at LC9_6_C1
--operation mode is normal

M1L405 = !JF1L53Q & M1L136 & (M1_i2432 # !JF1L63Q);


--K1L203 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19 at LC10_13_S1
--operation mode is normal

K1L203 = !K1_sn_t_cnt[0] & K1_delay_bit & K1_sn_t_cnt[1] & !W74_sload_path[15];


--K1L95 is rate_meters:inst_rate_meters|i278~0 at LC6_3_G2
--operation mode is normal

K1L95 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[8];


--K1L72 is rate_meters:inst_rate_meters|i214~0 at LC9_2_B2
--operation mode is normal

K1L72 = W44_q[8] & !M1_RM_ctrl_local.rm_rate_enable[1];


--D1L94Q is calibration_sources:inst_calibration_sources|cs_flash_time[41]~reg0 at LC1_2_Z1
--operation mode is normal

D1L94Q_lut_out = W74_sload_path[41];
D1L94Q = DFFE(D1L94Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L287 is slaveregister:inst_slaveregister|i5332~283 at LC7_1_Z1
--operation mode is normal

M1L287 = !M1_i1576 & M1_i1169 & M1_i1071 & D1L94Q;


--K1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9] at LC7_5_G1
--operation mode is normal

K1_RM_rate_SPE[9]_lut_out = W54_q[9];
K1_RM_rate_SPE[9] = DFFE(K1_RM_rate_SPE[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L387 is slaveregister:inst_slaveregister|i5332~284 at LC5_5_G1
--operation mode is normal

M1L387 = M1_i1169 & !JF1L63Q & K1_RM_rate_SPE[9] & !M1_i1646;


--D1L71Q is calibration_sources:inst_calibration_sources|cs_flash_time[9]~reg0 at LC7_2_Z1
--operation mode is normal

D1L71Q_lut_out = W74_sload_path[9];
D1L71Q = DFFE(D1L71Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9] at LC5_2_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[9]_lut_out = VF1_MASTERHWDATA[9];
M1_CS_ctrl_local.CS_time[9] = DFFE(M1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L487 is slaveregister:inst_slaveregister|i5332~285 at LC10_2_Z1
--operation mode is normal

M1L487 = !M1_i1169 & (JF1L63Q & D1L71Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[9]);


--M1L587 is slaveregister:inst_slaveregister|i5332~286 at LC5_1_Z1
--operation mode is normal

M1L587 = M1L287 # JF1L53Q & (M1L387 # M1L487);


--K1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9] at LC9_4_Z1
--operation mode is normal

K1_RM_rate_MPE[9]_lut_out = W44_q[9];
K1_RM_rate_MPE[9] = DFFE(K1_RM_rate_MPE[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L687 is slaveregister:inst_slaveregister|i5332~287 at LC5_4_Z1
--operation mode is normal

M1L687 = K1_RM_rate_MPE[9] & !M1_i1646 & M1_i1169 & M1L597;


--M1_LC_ctrl_local.lc_cable_length_down[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][1] at LC9_4_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out = !VF1_MASTERHWDATA[9];
M1_LC_ctrl_local.lc_cable_length_down[1][1] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L787 is slaveregister:inst_slaveregister|i5332~288 at LC3_1_Z1
--operation mode is normal

M1L787 = M1L687 # M1L587 # !M1_i1071 & !M1_LC_ctrl_local.lc_cable_length_down[1][1];


--M1_COMPR_ctrl_local.ATWDb0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[9] at LC5_13_H1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDb0thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L964 is slaveregister:inst_slaveregister|i5044~395 at LC7_6_H1
--operation mode is normal

M1L964 = !JF1L53Q & (M1_i3752 & M1L083 # !M1_i3752 & M1_COMPR_ctrl_local.ATWDb0thres[9]);


--M1L074 is slaveregister:inst_slaveregister|i5044~396 at LC1_5_H1
--operation mode is normal

M1L074 = M1L136 & M1_i3537 & M1L624 & M1L964;


--M1L061 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~21 at LC2_2_E1
--operation mode is normal

M1L061 = JF1L53Q & M1L313 & M1L753 & !M1L253;


--M1_COMPR_ctrl_local.ATWDb2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[9] at LC3_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDb2thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L174 is slaveregister:inst_slaveregister|i5044~397 at LC5_2_E1
--operation mode is normal

M1L174 = M1_COMPR_ctrl_local.ATWDb2thres[9] & (M1L061 # M1L363 & W5_sload_path[9]) # !M1_COMPR_ctrl_local.ATWDb2thres[9] & M1L363 & W5_sload_path[9];


--M1L274 is slaveregister:inst_slaveregister|i5044~398 at LC8_5_H1
--operation mode is normal

M1L274 = M1L624 & M1_i3537 & M1L136 & M1L174;


--M1_COMPR_ctrl_local.FADCthres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[9] at LC4_4_D1
--operation mode is normal

M1_COMPR_ctrl_local.FADCthres[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.FADCthres[9] = DFFE(M1_COMPR_ctrl_local.FADCthres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L581);


--M1L374 is slaveregister:inst_slaveregister|i5044~399 at LC7_5_H1
--operation mode is normal

M1L374 = M1_COMPR_ctrl_local.FADCthres[9] & M1_i3263 & !JF1L63Q & !M1_i3537;


--M1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41] at LC3_1_H1
--operation mode is normal

M1_COMM_ctrl_local.id[41]_lut_out = VF1_MASTERHWDATA[9];
M1_COMM_ctrl_local.id[41] = DFFE(M1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L474 is slaveregister:inst_slaveregister|i5044~400 at LC9_6_H1
--operation mode is normal

M1L474 = M1_COMM_ctrl_local.id[41] & !M1_i2418 & M1L753 & JF1L83Q;


--M1L574 is slaveregister:inst_slaveregister|i5044~401 at LC5_5_H1
--operation mode is normal

M1L574 = M1L124 & M1L094 & (M1L374 # M1L474);


--M1_COMPR_ctrl_local.ATWDa0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[9] at LC4_5_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDa0thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9] at LC5_14_H1
--operation mode is normal

M1_COMM_ctrl_local.id[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMM_ctrl_local.id[9] = DFFE(M1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L674 is slaveregister:inst_slaveregister|i5044~402 at LC3_5_H1
--operation mode is normal

M1L674 = M1_COMM_ctrl_local.id[9] & (M1L984 & M1_COMPR_ctrl_local.ATWDa0thres[9] # !M1_i3263) # !M1_COMM_ctrl_local.id[9] & M1L984 & M1_COMPR_ctrl_local.ATWDa0thres[9];


--M1L774 is slaveregister:inst_slaveregister|i5044~403 at LC10_5_H1
--operation mode is normal

M1L774 = M1L136 & M1L124 & !JF1L53Q & M1L674;


--M1L874 is slaveregister:inst_slaveregister|i5044~404 at LC9_5_H1
--operation mode is normal

M1L874 = M1L274 # M1L574 # M1L774 # M1L074;


--K1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9] at LC5_13_B1
--operation mode is normal

K1_RM_sn_data[9]_lut_out = K1_RM_sn_data_int[9];
K1_RM_sn_data[9] = DFFE(K1_RM_sn_data[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L974 is slaveregister:inst_slaveregister|i5044~405 at LC5_12_B1
--operation mode is normal

M1L974 = !M1_i1632 & K1_RM_sn_data[9] & JF1L83Q & M1L992;


--M1L084 is slaveregister:inst_slaveregister|i5044~406 at LC4_12_B1
--operation mode is normal

M1L084 = M1L893 & W5_sload_path[9] & M1L092 & JF1L34Q;


--M1L184 is slaveregister:inst_slaveregister|i5044~407 at LC5_11_B1
--operation mode is normal

M1L184 = M1L974 # M1L044 & M1L084 & !M1L833;


--M1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9] at LC5_5_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[9]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[9] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[9]);
M1_COMM_ctrl_local.rx_tail[9] = DFFE(M1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L284 is slaveregister:inst_slaveregister|i5044~408 at LC4_6_C1
--operation mode is normal

M1L284 = M1_i2894 & !M1_i3062 & W21_pre_out[9] # !M1_i2894 & M1_COMM_ctrl_local.rx_tail[9];


--M1L384 is slaveregister:inst_slaveregister|i5044~409 at LC1_1_K1
--operation mode is normal

M1L384 = JF1L53Q & M1L184 # !JF1L53Q & M1L344 & M1L284;


--M1L484 is slaveregister:inst_slaveregister|i5044~410 at LC6_8_A1
--operation mode is normal

M1L484 = M1_i2894 & W01_sload_path[9] & !M1_i3062 # !M1_i2894 & W31_q[9];


--M1L584 is slaveregister:inst_slaveregister|i5044~411 at LC9_1_K1
--operation mode is normal

M1L584 = M1_i2709 & M1L136 & JF1L53Q & M1L484;


--M1_COMPR_ctrl_local.ATWDa2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[9] at LC4_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out = VF1_MASTERHWDATA[9];
M1_COMPR_ctrl_local.ATWDa2thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1L684 is slaveregister:inst_slaveregister|i5044~412 at LC3_1_K1
--operation mode is normal

M1L684 = M1L624 & M1L625 & M1_COMPR_ctrl_local.ATWDa2thres[9] & M1L136;


--VB1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9] at LC6_2_K3
--operation mode is normal

VB1_inst16[9]_lut_out = W32_q[9];
VB1_inst16[9] = DFFE(VB1_inst16[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9] at LC9_2_K3
--operation mode is normal

M1_COMM_ctrl_local.tx_head[9]_lut_out = !BC1L7Q & (M1L8521 & VF1_MASTERHWDATA[9] # !M1L8521 & M1_COMM_ctrl_local.tx_head[9]);
M1_COMM_ctrl_local.tx_head[9] = DFFE(M1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L784 is slaveregister:inst_slaveregister|i5044~413 at LC3_1_K3
--operation mode is normal

M1L784 = M1L444 & (JF1L53Q & VB1_inst16[9] # !JF1L53Q & M1_COMM_ctrl_local.tx_head[9]);


--M1L884 is slaveregister:inst_slaveregister|i5044~414 at LC8_1_K1
--operation mode is normal

M1L884 = M1L384 # M1L784 # M1L584 # M1L684;


--M1L3301 is slaveregister:inst_slaveregister|i5460~217 at LC10_1_Z1
--operation mode is normal

M1L3301 = (M1L787 # M1L987 & (M1L874 # M1L884)) & CASCADE(M1L9301);


--K1L75 is rate_meters:inst_rate_meters|i276~0 at LC8_11_G2
--operation mode is normal

K1L75 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[10];


--K1L52 is rate_meters:inst_rate_meters|i212~0 at LC7_4_B2
--operation mode is normal

K1L52 = W44_q[10] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L65 is rate_meters:inst_rate_meters|i275~0 at LC9_5_G2
--operation mode is normal

K1L65 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[11];


--K1L42 is rate_meters:inst_rate_meters|i211~0 at LC8_4_B2
--operation mode is normal

K1L42 = W44_q[11] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1L853 is slaveregister:inst_slaveregister|i4530~55 at LC9_4_F1
--operation mode is normal

M1L853 = (M1_i3530 # JF1L73Q & JF1L63Q # !JF1L53Q) & CASCADE(M1L104);

--M1L953 is slaveregister:inst_slaveregister|i4530~56 at LC9_4_F1
--operation mode is normal

M1L953 = (M1_i3530 # JF1L73Q & JF1L63Q # !JF1L53Q) & CASCADE(M1L104);


--K1L55 is rate_meters:inst_rate_meters|i274~0 at LC4_5_G2
--operation mode is normal

K1L55 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[12];


--K1L32 is rate_meters:inst_rate_meters|i210~0 at LC5_12_B2
--operation mode is normal

K1L32 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[12];


--K1L521 is rate_meters:inst_rate_meters|i739~0 at LC7_2_V3
--operation mode is normal

K1L521 = W64_q[0] & (M1_RM_ctrl_local.rm_sn_enable[0] # M1_RM_ctrl_local.rm_sn_enable[1]);


--K1L611 is rate_meters:inst_rate_meters|i733~184 at LC8_6_V3
--operation mode is normal

K1L611 = !K1_lockout_sn[0] & !K1_lockout_sn[1] & !K1_lockout_sn[3] & !K1_lockout_sn[2];


--K1L711 is rate_meters:inst_rate_meters|i733~185 at LC6_1_V3
--operation mode is normal

K1L711 = !K1_lockout_sn[5] & !K1_lockout_sn[7] & !K1_lockout_sn[6];


--K1L161 is rate_meters:inst_rate_meters|i~828 at LC8_1_V3
--operation mode is normal

K1L161 = !W64_q[0] # !W64_q[3] # !W64_q[2] # !W64_q[1];


--K1L811 is rate_meters:inst_rate_meters|i733~186 at LC3_2_V3
--operation mode is normal

K1L811 = !K1_lockout_sn[4] & K1L611 & K1L161 & K1L711;


--K1_i127 is rate_meters:inst_rate_meters|i127 at LC7_3_V3
--operation mode is normal

K1_i127 = K1_RM_daq_disc_old[1] # !JE1_discMPE_pulse & !JE1_discMPE_latch;


--K1_i126 is rate_meters:inst_rate_meters|i126 at LC2_2_Q3
--operation mode is normal

K1_i126 = K1_RM_daq_disc_old[0] # !JE1_discSPE_latch & !JE1_discSPE_pulse;


--K1L511 is rate_meters:inst_rate_meters|i729~28 at LC10_2_V3
--operation mode is normal

K1L511 = M1_RM_ctrl_local.rm_sn_enable[1] & (M1_RM_ctrl_local.rm_sn_enable[0] # !K1_i127) # !M1_RM_ctrl_local.rm_sn_enable[1] & (!M1_RM_ctrl_local.rm_sn_enable[0] # !K1_i126);


--K1L911 is rate_meters:inst_rate_meters|i733~187 at LC6_2_V3
--operation mode is normal

K1L911 = K1_lockout_sn[8] # K1L511 # !K1L811;


--M1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13] at LC6_3_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[13]_lut_out = VF1_MASTERHWDATA[13];
M1_CS_ctrl_local.CS_time[13] = DFFE(M1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1] at LC3_1_W1
--operation mode is normal

M1_CS_ctrl_local.CS_mode[1]_lut_out = VF1_MASTERHWDATA[13];
M1_CS_ctrl_local.CS_mode[1] = DFFE(M1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L657 is slaveregister:inst_slaveregister|i5296~141 at LC6_2_W1
--operation mode is normal

M1L657 = JF1L53Q & M1_CS_ctrl_local.CS_time[13] # !JF1L53Q & M1_CS_ctrl_local.CS_mode[1];


--M1L757 is slaveregister:inst_slaveregister|i5296~142 at LC9_5_X1
--operation mode is normal

M1L757 = M1L657 & !JF1L63Q & !M1_i1169;


--M1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13] at LC6_10_K1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[13]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[13] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[13]);
M1_COMM_ctrl_local.rx_tail[13] = DFFE(M1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L186 is slaveregister:inst_slaveregister|i5200~714 at LC5_9_K1
--operation mode is normal

M1L186 = M1_i2709 & M1_COMM_ctrl_local.rx_tail[13] & !M1_i2894 # !M1_i2709 & M1_COMM_ctrl_local.tx_head[13];


--M1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13] at LC3_12_A1
--operation mode is normal

M1_COMM_ctrl_local.id[13]_lut_out = VF1_MASTERHWDATA[13];
M1_COMM_ctrl_local.id[13] = DFFE(M1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L286 is slaveregister:inst_slaveregister|i5200~715 at LC1_14_M1
--operation mode is normal

M1L286 = M1_i3062 & !M1_i3263 & M1_COMM_ctrl_local.id[13] # !M1_i3062 & W21_pre_out[13];


--M1L386 is slaveregister:inst_slaveregister|i5200~716 at LC2_14_M1
--operation mode is normal

M1L386 = M1L496 & (M1L186 # M1L286 & M1L745);


--M1L486 is slaveregister:inst_slaveregister|i5200~717 at LC7_14_M1
--operation mode is normal

M1L486 = M1L396 & (M1L386 # W5_sload_path[13] & M1L896);


--D1L35Q is calibration_sources:inst_calibration_sources|cs_flash_time[45]~reg0 at LC3_5_X1
--operation mode is normal

D1L35Q_lut_out = W74_sload_path[45];
D1L35Q = DFFE(D1L35Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L586 is slaveregister:inst_slaveregister|i5200~718 at LC5_5_X1
--operation mode is normal

M1L586 = D1L35Q & !M1_i1576 & (M1_i1169 # !M1L1011);


--D1L12Q is calibration_sources:inst_calibration_sources|cs_flash_time[13]~reg0 at LC6_5_X1
--operation mode is normal

D1L12Q_lut_out = W74_sload_path[13];
D1L12Q = DFFE(D1L12Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L686 is slaveregister:inst_slaveregister|i5200~719 at LC4_5_X1
--operation mode is normal

M1L686 = JF1L63Q & !M1_i1169 & JF1L53Q & D1L12Q;


--K1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13] at LC10_7_G2
--operation mode is normal

K1_RM_rate_SPE[13]_lut_out = W54_q[13];
K1_RM_rate_SPE[13] = DFFE(K1_RM_rate_SPE[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13] at LC10_10_B2
--operation mode is normal

K1_RM_rate_MPE[13]_lut_out = W44_q[13];
K1_RM_rate_MPE[13] = DFFE(K1_RM_rate_MPE[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L786 is slaveregister:inst_slaveregister|i5200~720 at LC5_11_B2
--operation mode is normal

M1L786 = JF1L63Q & !JF1L53Q & K1_RM_rate_MPE[13] # !JF1L63Q & JF1L53Q & K1_RM_rate_SPE[13];


--M1L886 is slaveregister:inst_slaveregister|i5200~721 at LC6_4_X1
--operation mode is normal

M1L886 = M1L586 # M1L686 # M1L137 & M1L786;


--M1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45] at LC6_13_A1
--operation mode is normal

M1_COMM_ctrl_local.id[45]_lut_out = VF1_MASTERHWDATA[13];
M1_COMM_ctrl_local.id[45] = DFFE(M1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L986 is slaveregister:inst_slaveregister|i5200~722 at LC2_11_A1
--operation mode is normal

M1L986 = M1_i3062 & !M1_i3263 & M1_COMM_ctrl_local.id[45] # !M1_i3062 & W01_sload_path[13];


--M1L096 is slaveregister:inst_slaveregister|i5200~723 at LC4_10_A1
--operation mode is normal

M1L096 = M1L344 & (M1_i2894 & M1L986 # !M1_i2894 & W31_q[13]);


--VB1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13] at LC7_13_K3
--operation mode is normal

VB1_inst16[13]_lut_out = W32_q[13];
VB1_inst16[13] = DFFE(VB1_inst16[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--K1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13] at LC5_12_K1
--operation mode is normal

K1_RM_sn_data[13]_lut_out = W64_q[1];
K1_RM_sn_data[13] = DFFE(K1_RM_sn_data[13]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L196 is slaveregister:inst_slaveregister|i5200~724 at LC2_11_K1
--operation mode is normal

M1L196 = M1_i1917 & VB1_inst16[13] & M1L444 # !M1_i1917 & (K1_RM_sn_data[13] # VB1_inst16[13] & M1L444);


--M1L296 is slaveregister:inst_slaveregister|i5200~725 at LC7_4_X1
--operation mode is normal

M1L296 = M1L886 # M1L407 & (M1L096 # M1L196);


--M1L9101 is slaveregister:inst_slaveregister|i5456~203 at LC4_4_X1
--operation mode is normal

M1L9101 = (M1L757 # M1L4801 & (M1L486 # M1L296)) & CASCADE(M1L5501);


--M1L2021 is slaveregister:inst_slaveregister|i5647~78 at LC6_4_N1
--operation mode is normal

M1L2021 = HE1_start_address[16] & JF1L53Q & !M1_i426;


--M1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14] at LC10_13_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[14]_lut_out = VF1_MASTERHWDATA[14];
M1_CS_ctrl_local.CS_time[14] = DFFE(M1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2] at LC6_16_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_mode[2]_lut_out = VF1_MASTERHWDATA[14];
M1_CS_ctrl_local.CS_mode[2] = DFFE(M1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L457 is slaveregister:inst_slaveregister|i5295~399 at LC3_13_Z1
--operation mode is normal

M1L457 = M1_CS_ctrl_local.CS_mode[2] & (M1_CS_ctrl_local.CS_time[14] # !JF1L53Q) # !M1_CS_ctrl_local.CS_mode[2] & JF1L53Q & M1_CS_ctrl_local.CS_time[14];


--M1L557 is slaveregister:inst_slaveregister|i5295~400 at LC5_13_Z1
--operation mode is normal

M1L557 = !JF1L63Q & !M1_i1169 & M1L457;


--D1L45Q is calibration_sources:inst_calibration_sources|cs_flash_time[46]~reg0 at LC9_16_T1
--operation mode is normal

D1L45Q_lut_out = W74_sload_path[46];
D1L45Q = DFFE(D1L45Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L676 is slaveregister:inst_slaveregister|i5199~583 at LC10_16_T1
--operation mode is normal

M1L676 = !M1_i1576 & D1L45Q & (M1_i1169 # !M1L1011);


--D1L22Q is calibration_sources:inst_calibration_sources|cs_flash_time[14]~reg0 at LC7_13_V1
--operation mode is normal

D1L22Q_lut_out = W74_sload_path[14];
D1L22Q = DFFE(D1L22Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L776 is slaveregister:inst_slaveregister|i5199~584 at LC6_13_V1
--operation mode is normal

M1L776 = JF1L63Q & !M1_i1169 & JF1L53Q & D1L22Q;


--K1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14] at LC6_10_B2
--operation mode is normal

K1_RM_rate_SPE[14]_lut_out = W54_q[14];
K1_RM_rate_SPE[14] = DFFE(K1_RM_rate_SPE[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14] at LC2_10_B2
--operation mode is normal

K1_RM_rate_MPE[14]_lut_out = W44_q[14];
K1_RM_rate_MPE[14] = DFFE(K1_RM_rate_MPE[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L876 is slaveregister:inst_slaveregister|i5199~585 at LC9_10_B2
--operation mode is normal

M1L876 = JF1L63Q & K1_RM_rate_MPE[14] & !JF1L53Q # !JF1L63Q & JF1L53Q & K1_RM_rate_SPE[14];


--M1L976 is slaveregister:inst_slaveregister|i5199~586 at LC3_16_V1
--operation mode is normal

M1L976 = M1L676 # M1L776 # M1L137 & M1L876;


--K1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14] at LC5_13_K1
--operation mode is normal

K1_RM_sn_data[14]_lut_out = W64_q[2];
K1_RM_sn_data[14] = DFFE(K1_RM_sn_data[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L544 is slaveregister:inst_slaveregister|i5039~361 at LC10_14_K1
--operation mode is normal

M1L544 = M1L744 # !M1_i1917 & JF1L53Q & K1_RM_sn_data[14];


--M1L086 is slaveregister:inst_slaveregister|i5199~587 at LC6_16_V1
--operation mode is normal

M1L086 = M1L976 # M1L437 & (M1L644 # M1L544);


--M1L2101 is slaveregister:inst_slaveregister|i5455~201 at LC6_12_V1
--operation mode is normal

M1L2101 = M1L2501 & (M1L557 # M1L4801 & M1L086);


--M1L3101 is slaveregister:inst_slaveregister|i5455~202 at LC8_13_V1
--operation mode is normal

M1L3101 = W74_sload_path[14] & (W74_sload_path[46] # !JF1L53Q) # !W74_sload_path[14] & JF1L53Q & W74_sload_path[46];


--M1L4101 is slaveregister:inst_slaveregister|i5455~203 at LC5_13_V1
--operation mode is normal

M1L4101 = M1L5101 # M1L403 & !M1_i1155 & M1L3101;


--M1L3021 is slaveregister:inst_slaveregister|i5647~80 at LC9_12_V1
--operation mode is normal

M1L3021 = (M1L2021 # M1L2121 & (M1L4101 # M1L2101)) & CASCADE(M1L2611);


--M1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15] at LC6_16_M1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[15]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[15] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[15]);
M1_COMM_ctrl_local.rx_tail[15] = DFFE(M1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L076 is slaveregister:inst_slaveregister|i5198~731 at LC3_15_M1
--operation mode is normal

M1L076 = M1_i2709 & !M1_i2894 & M1_COMM_ctrl_local.rx_tail[15] # !M1_i2709 & M1_COMM_ctrl_local.tx_head[15];


--M1L176 is slaveregister:inst_slaveregister|i5198~732 at LC9_16_M1
--operation mode is normal

M1L176 = M1L492 & W21_pre_out[15] & JF1L14Q & !M1L443;


--M1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15] at LC7_13_M1
--operation mode is normal

M1_COMM_ctrl_local.id[15]_lut_out = VF1_MASTERHWDATA[15];
M1_COMM_ctrl_local.id[15] = DFFE(M1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L276 is slaveregister:inst_slaveregister|i5198~733 at LC7_12_M1
--operation mode is normal

M1L276 = M1_COMM_ctrl_local.id[15] & !M1_i3263 & (M1_i2418 # M1L443);


--M1L376 is slaveregister:inst_slaveregister|i5198~737 at LC5_15_M1
--operation mode is normal

M1L376 = (M1L076 # M1L745 & (M1L176 # M1L276)) & CASCADE(M1L907);


--K1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15] at LC6_16_G2
--operation mode is normal

K1_RM_rate_SPE[15]_lut_out = W54_q[15];
K1_RM_rate_SPE[15] = DFFE(K1_RM_rate_SPE[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--K1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15] at LC2_2_B2
--operation mode is normal

K1_RM_rate_MPE[15]_lut_out = W44_q[15];
K1_RM_rate_MPE[15] = DFFE(K1_RM_rate_MPE[15]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L476 is slaveregister:inst_slaveregister|i5198~738 at LC7_4_S1
--operation mode is normal

M1L476 = (JF1L63Q & K1_RM_rate_MPE[15] & !JF1L53Q # !JF1L63Q & K1_RM_rate_SPE[15] & JF1L53Q) & CASCADE(M1L737);


--M1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47] at LC10_13_A1
--operation mode is normal

M1_COMM_ctrl_local.id[47]_lut_out = VF1_MASTERHWDATA[15];
M1_COMM_ctrl_local.id[47] = DFFE(M1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1L576 is slaveregister:inst_slaveregister|i5198~739 at LC9_7_A1
--operation mode is normal

M1L576 = (M1_i3062 & !M1_i3263 & M1_COMM_ctrl_local.id[47] # !M1_i3062 & W01_sload_path[15]) & CASCADE(M1L243);


--UB1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14] at LC5_5_A4
--operation mode is normal

UB1_inst40[14]_lut_out = W31_q[14];
UB1_inst40[14] = DFFE(UB1_inst40[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--K1L221 is rate_meters:inst_rate_meters|i736~0 at LC7_1_V3
--operation mode is normal

K1L221 = W64_q[3] & (M1_RM_ctrl_local.rm_sn_enable[0] # M1_RM_ctrl_local.rm_sn_enable[1]);


--M1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16] at LC3_5_M1
--operation mode is normal

M1_COMM_ctrl_local.id[16]_lut_out = VF1_MASTERHWDATA[16];
M1_COMM_ctrl_local.id[16] = DFFE(M1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L899 is slaveregister:inst_slaveregister|i5453~295 at LC1_6_M1
--operation mode is normal

M1L899 = !JF1L53Q & M1_i1169 & M1_COMM_ctrl_local.id[16] & !M1_i3263;


--M1L173 is slaveregister:inst_slaveregister|i4719~698 at LC10_6_M1
--operation mode is normal

M1L173 = M1L083 & (M1_i2418 # !JF1L83Q # !M1L753);


--M1L999 is slaveregister:inst_slaveregister|i5453~296 at LC5_6_M1
--operation mode is normal

M1L999 = JF1L63Q & JF1L53Q & W5_sload_path[16];


--M1L0001 is slaveregister:inst_slaveregister|i5453~297 at LC6_6_M1
--operation mode is normal

M1L0001 = M1_i1169 & (W5_sload_path[16] # !JF1L53Q);


--M1L1001 is slaveregister:inst_slaveregister|i5453~298 at LC9_6_M1
--operation mode is normal

M1L1001 = M1L899 # M1L173 & (M1L0001 # M1L999);


--M1L2001 is slaveregister:inst_slaveregister|i5453~299 at LC9_8_B1
--operation mode is normal

M1L2001 = M1L234 & M1_i1917 & M1_i1840 & M1L1001;


--K1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16] at LC7_9_B1
--operation mode is normal

K1_RM_rate_MPE[16]_lut_out = W44_q[16];
K1_RM_rate_MPE[16] = DFFE(K1_RM_rate_MPE[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L3001 is slaveregister:inst_slaveregister|i5453~300 at LC5_9_B1
--operation mode is normal

M1L3001 = M1_i1169 & (M1L9001 # K1_RM_rate_MPE[16] & !M1_i1840);


--M1L7001 is slaveregister:inst_slaveregister|i5453~312 at LC2_8_B1
--operation mode is normal

M1L7001 = (M1L8001 # M1_i1653 & (M1L2001 # M1L3001)) & CASCADE(M1L4001);


--M1L4001 is slaveregister:inst_slaveregister|i5453~302 at LC1_8_B1
--operation mode is normal

M1L4001 = M1L257 & M1_i952 & M1_i763 & M1_i1071;


--K1L05 is rate_meters:inst_rate_meters|i269~0 at LC5_5_G2
--operation mode is normal

K1L05 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[17];


--K1L81 is rate_meters:inst_rate_meters|i205~0 at LC10_2_B2
--operation mode is normal

K1L81 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[17];


--M1L434 is slaveregister:inst_slaveregister|i4973~109 at LC7_13_C1
--operation mode is normal

M1L434 = (M1_i2894 & M1_i2432 # !JF1L53Q) & CASCADE(M1L034);

--M1L734 is slaveregister:inst_slaveregister|i4973~113 at LC7_13_C1
--operation mode is normal

M1L734 = (M1_i2894 & M1_i2432 # !JF1L53Q) & CASCADE(M1L034);


--M1L534 is slaveregister:inst_slaveregister|i4973~110 at LC9_12_C1
--operation mode is normal

M1L534 = (M1_i2894 & (M1_i2418 # M1L443) # !M1_i2894 & JF1L53Q & (M1_i2418 # M1L443)) & CASCADE(M1L634);


--D1L62Q is calibration_sources:inst_calibration_sources|cs_flash_time[18]~reg0 at LC5_1_B1
--operation mode is normal

D1L62Q_lut_out = W74_sload_path[18];
D1L62Q = DFFE(D1L62Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L788 is slaveregister:inst_slaveregister|i5387~1676 at LC10_1_B1
--operation mode is normal

M1L788 = !M1_i1492 & M1_i952 & M1_i1071 & D1L62Q;


--K1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18] at LC3_16_G2
--operation mode is normal

K1_RM_rate_SPE[18]_lut_out = W54_q[18];
K1_RM_rate_SPE[18] = DFFE(K1_RM_rate_SPE[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2] at LC9_3_P1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[2]_lut_out = VF1_MASTERHWDATA[18];
M1_RM_ctrl_local.rm_rate_dead[2] = DFFE(M1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L888 is slaveregister:inst_slaveregister|i5387~1677 at LC8_7_G1
--operation mode is normal

M1L888 = JF1L53Q & K1_RM_rate_SPE[18] # !JF1L53Q & M1_RM_ctrl_local.rm_rate_dead[2];


--M1L988 is slaveregister:inst_slaveregister|i5387~1678 at LC8_6_G1
--operation mode is normal

M1L988 = !M1_i1632 & !JF1L63Q & M1L323 & M1L888;


--K1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18] at LC6_6_G1
--operation mode is normal

K1_RM_sn_data[18]_lut_out = K1_RM_sn_data_int[18];
K1_RM_sn_data[18] = DFFE(K1_RM_sn_data[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2] at LC5_16_V1
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[2]_lut_out = VF1_MASTERHWDATA[18];
M1_RM_ctrl_local.rm_sn_dead[2] = DFFE(M1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L7141);


--M1L098 is slaveregister:inst_slaveregister|i5387~1679 at LC10_6_G1
--operation mode is normal

M1L098 = K1_RM_sn_data[18] & (JF1L53Q # M1_RM_ctrl_local.rm_sn_dead[2]) # !K1_RM_sn_data[18] & !JF1L53Q & M1_RM_ctrl_local.rm_sn_dead[2];


--M1L198 is slaveregister:inst_slaveregister|i5387~1680 at LC9_6_G1
--operation mode is normal

M1L198 = M1L988 # M1L656 & M1_i1840 & M1L098;


--K1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18] at LC3_4_B2
--operation mode is normal

K1_RM_rate_MPE[18]_lut_out = W44_q[18];
K1_RM_rate_MPE[18] = DFFE(K1_RM_rate_MPE[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L298 is slaveregister:inst_slaveregister|i5387~1681 at LC3_9_B1
--operation mode is normal

M1L298 = M1L198 # !M1_i1840 & M1_i1653 & K1_RM_rate_MPE[18];


--M1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18] at LC2_8_M1
--operation mode is normal

M1_COMM_ctrl_local.id[18]_lut_out = VF1_MASTERHWDATA[18];
M1_COMM_ctrl_local.id[18] = DFFE(M1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L398 is slaveregister:inst_slaveregister|i5387~1682 at LC6_1_B1
--operation mode is normal

M1L398 = M1L298 # M1_COMM_ctrl_local.id[18] & M1L756 & M1L543;


--M1_COMPR_ctrl_local.ATWDb3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[2] at LC6_5_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out = VF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDb3thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1_COMPR_ctrl_local.ATWDb1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[2] at LC3_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out = VF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDb1thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L498 is slaveregister:inst_slaveregister|i5387~1683 at LC2_5_E1
--operation mode is normal

M1L498 = M1_COMPR_ctrl_local.ATWDb1thres[2] & (M1_COMPR_ctrl_local.ATWDb3thres[2] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDb1thres[2] & JF1L53Q & M1_COMPR_ctrl_local.ATWDb3thres[2];


--M1L598 is slaveregister:inst_slaveregister|i5387~1684 at LC6_4_E1
--operation mode is normal

M1L598 = M1L313 & !M1L253 & M1L753 & M1L498;


--M1L698 is slaveregister:inst_slaveregister|i5387~1685 at LC10_3_E1
--operation mode is normal

M1L698 = M1L598 # M1L363 & (W5_sload_path[18] # !JF1L53Q);


--M1_COMPR_ctrl_local.ATWDa3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[2] at LC7_7_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out = VF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDa3thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[2] at LC10_11_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out = VF1_MASTERHWDATA[18];
M1_COMPR_ctrl_local.ATWDa1thres[2] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L798 is slaveregister:inst_slaveregister|i5387~1686 at LC5_4_E1
--operation mode is normal

M1L798 = M1_COMPR_ctrl_local.ATWDa1thres[2] & (M1_COMPR_ctrl_local.ATWDa3thres[2] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDa1thres[2] & JF1L53Q & M1_COMPR_ctrl_local.ATWDa3thres[2];


--M1L898 is slaveregister:inst_slaveregister|i5387~1687 at LC2_4_E1
--operation mode is normal

M1L898 = JF1L63Q & (M1_i3537 & M1L698 # !M1_i3537 & M1L798) # !JF1L63Q & M1L698;


--M1L998 is slaveregister:inst_slaveregister|i5387~1688 at LC9_3_E1
--operation mode is normal

M1L998 = M1L358 & M1_i1653 & M1L799 & M1L898;


--M1L009 is slaveregister:inst_slaveregister|i5387~1690 at LC8_1_B1
--operation mode is normal

M1L009 = (M1L788 # M1L258 & (M1L398 # M1L998)) & CASCADE(M1L2901);


--K1L61 is rate_meters:inst_rate_meters|i203~0 at LC6_12_B2
--operation mode is normal

K1L61 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[19];


--K1L84 is rate_meters:inst_rate_meters|i267~0 at LC9_10_G2
--operation mode is normal

K1L84 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[19];


--M1L978 is slaveregister:inst_slaveregister|i5386~1228 at LC2_13_C1
--operation mode is normal

M1L978 = M1L434 & M1L534 & (M1_i1632 # !M1L823);


--M1L188 is slaveregister:inst_slaveregister|i5386~1231 at LC3_13_C1
--operation mode is normal

M1L188 = (W5_sload_path[19] & !M1L984 & M1L363 & M1L358) & CASCADE(M1L978);


--K1L51 is rate_meters:inst_rate_meters|i202~0 at LC7_13_B2
--operation mode is normal

K1L51 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[20];


--K1L74 is rate_meters:inst_rate_meters|i266~0 at LC3_9_G2
--operation mode is normal

K1L74 = W54_q[20] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L41 is rate_meters:inst_rate_meters|i201~0 at LC7_6_B2
--operation mode is normal

K1L41 = W44_q[21] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L64 is rate_meters:inst_rate_meters|i265~0 at LC6_7_G2
--operation mode is normal

K1L64 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[21];


--M1L4811 is slaveregister:inst_slaveregister|i5638~400 at LC6_9_P1
--operation mode is normal

M1L4811 = (M1_i602 & M1_i763 & (M1_i426 # !JF1L53Q)) & CASCADE(M1L729);


--M1L187 is slaveregister:inst_slaveregister|i5303~202 at LC3_10_P1
--operation mode is normal

M1L187 = M1_i1169 & (M1_i1155 # !JF1L83Q # !M1L203);


--K1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23] at LC9_7_G2
--operation mode is normal

K1_RM_rate_SPE[23]_lut_out = W54_q[23];
K1_RM_rate_SPE[23] = DFFE(K1_RM_rate_SPE[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7] at LC5_11_P1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[7]_lut_out = VF1_MASTERHWDATA[23];
M1_RM_ctrl_local.rm_rate_dead[7] = DFFE(M1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L6711 is slaveregister:inst_slaveregister|i5638~389 at LC10_11_P1
--operation mode is normal

M1L6711 = JF1L53Q & K1_RM_rate_SPE[23] # !JF1L53Q & M1_RM_ctrl_local.rm_rate_dead[7];


--K1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23] at LC3_6_B2
--operation mode is normal

K1_RM_rate_MPE[23]_lut_out = W44_q[23];
K1_RM_rate_MPE[23] = DFFE(K1_RM_rate_MPE[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L7711 is slaveregister:inst_slaveregister|i5638~390 at LC8_10_P1
--operation mode is normal

M1L7711 = M1L887 & K1_RM_rate_MPE[23] & M1L323 & !M1_i1632;


--K1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23] at LC7_10_P1
--operation mode is normal

K1_RM_sn_data[23]_lut_out = K1_RM_sn_data_int[23];
K1_RM_sn_data[23] = DFFE(K1_RM_sn_data[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L8711 is slaveregister:inst_slaveregister|i5638~391 at LC5_10_P1
--operation mode is normal

M1L8711 = M1L823 & K1_RM_sn_data[23] & JF1L53Q & !M1_i1632;


--M1L5811 is slaveregister:inst_slaveregister|i5638~401 at LC4_10_P1
--operation mode is normal

M1L5811 = (M1_i1653 & (M1L8711 # M1L7711) # !M1_i1653 & M1L6711) & CASCADE(M1L187);


--M1L9711 is slaveregister:inst_slaveregister|i5638~393 at LC3_11_P1
--operation mode is normal

M1L9711 = M1_RM_ctrl_local.rm_rate_dead[7] & !JF1L53Q & !JF1L63Q;


--M1L6811 is slaveregister:inst_slaveregister|i5638~402 at LC10_10_P1
--operation mode is normal

M1L6811 = (!JF1L63Q & !M1_i1632 & M1L323 & M1L9711) & CASCADE(M1L023);


--M1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23] at LC6_7_F1
--operation mode is normal

M1_COMM_ctrl_local.id[23]_lut_out = VF1_MASTERHWDATA[23];
M1_COMM_ctrl_local.id[23] = DFFE(M1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L0811 is slaveregister:inst_slaveregister|i5638~395 at LC5_7_F1
--operation mode is normal

M1L0811 = M1L753 & M1_COMM_ctrl_local.id[23] & JF1L83Q & !M1_i2418;


--M1_COMPR_ctrl_local.ATWDb1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[7] at LC7_7_F1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out = VF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDb1thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L1811 is slaveregister:inst_slaveregister|i5638~396 at LC3_7_F1
--operation mode is normal

M1L1811 = M1_COMPR_ctrl_local.ATWDb1thres[7] & !M1L984 & M1L753 & !M1_i3530;


--M1_COMPR_ctrl_local.ATWDa1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[7] at LC10_11_F1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out = VF1_MASTERHWDATA[23];
M1_COMPR_ctrl_local.ATWDa1thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L2811 is slaveregister:inst_slaveregister|i5638~397 at LC10_6_F1
--operation mode is normal

M1L2811 = !M1_i3530 & JF1L63Q & !JF1L73Q & M1_COMPR_ctrl_local.ATWDa1thres[7];


--M1L7811 is slaveregister:inst_slaveregister|i5638~403 at LC9_6_F1
--operation mode is normal

M1L7811 = (M1L0811 # M1L358 & (M1L2811 # M1L1811)) & CASCADE(M1L3811);


--M1L3811 is slaveregister:inst_slaveregister|i5638~399 at LC8_6_F1
--operation mode is normal

M1L3811 = !JF1L53Q & (M1_i1169 # !JF1L63Q);


--M1L039 is slaveregister:inst_slaveregister|i5445~16 at LC4_7_N1
--operation mode is normal

M1L039 = !JF1L53Q & M1L403 & !M1_i1155 & W74_sload_path[24];


--D1L23Q is calibration_sources:inst_calibration_sources|cs_flash_time[24]~reg0 at LC3_4_B1
--operation mode is normal

D1L23Q_lut_out = W74_sload_path[24];
D1L23Q = DFFE(D1L23Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--K1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24] at LC1_9_G2
--operation mode is normal

K1_RM_rate_SPE[24]_lut_out = W54_q[24];
K1_RM_rate_SPE[24] = DFFE(K1_RM_rate_SPE[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8] at LC6_14_P1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[8]_lut_out = VF1_MASTERHWDATA[24];
M1_RM_ctrl_local.rm_rate_dead[8] = DFFE(M1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L238 is slaveregister:inst_slaveregister|i5381~1207 at LC5_10_B1
--operation mode is normal

M1L238 = K1_RM_rate_SPE[24] & (M1_RM_ctrl_local.rm_rate_dead[8] # JF1L53Q) # !K1_RM_rate_SPE[24] & M1_RM_ctrl_local.rm_rate_dead[8] & !JF1L53Q;


--K1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24] at LC1_13_B2
--operation mode is normal

K1_RM_rate_MPE[24]_lut_out = W44_q[24];
K1_RM_rate_MPE[24] = DFFE(K1_RM_rate_MPE[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L338 is slaveregister:inst_slaveregister|i5381~1208 at LC8_10_B1
--operation mode is normal

M1L338 = !M1_i1632 & M1L887 & M1L323 & K1_RM_rate_MPE[24];


--K1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24] at LC2_11_B1
--operation mode is normal

K1_RM_sn_data[24]_lut_out = K1_RM_sn_data_int[24];
K1_RM_sn_data[24] = DFFE(K1_RM_sn_data[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L438 is slaveregister:inst_slaveregister|i5381~1209 at LC6_10_B1
--operation mode is normal

M1L438 = JF1L53Q & M1L823 & !M1_i1632 & K1_RM_sn_data[24];


--M1L538 is slaveregister:inst_slaveregister|i5381~1210 at LC10_9_B1
--operation mode is normal

M1L538 = M1_i1653 & (M1L438 # M1L338) # !M1_i1653 & M1L238;


--M1L638 is slaveregister:inst_slaveregister|i5381~1211 at LC6_4_B1
--operation mode is normal

M1L638 = M1L538 & (M1L3211 # M1L618 & D1L23Q) # !M1L538 & M1L618 & D1L23Q;


--M1L738 is slaveregister:inst_slaveregister|i5381~1212 at LC10_4_B1
--operation mode is normal

M1L738 = W5_sload_path[24] & M1L393 & (M1_i3537 # !JF1L63Q);


--M1L838 is slaveregister:inst_slaveregister|i5381~1213 at LC1_4_B1
--operation mode is normal

M1L838 = M1L638 # M1L738 & M1L234 & M1L897;


--M1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24] at LC7_8_F1
--operation mode is normal

M1_COMM_ctrl_local.id[24]_lut_out = VF1_MASTERHWDATA[24];
M1_COMM_ctrl_local.id[24] = DFFE(M1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L938 is slaveregister:inst_slaveregister|i5381~1214 at LC5_3_F1
--operation mode is normal

M1L938 = M1_i1169 & !JF1L53Q & M1_COMM_ctrl_local.id[24] & !M1_i3263;


--M1_COMPR_ctrl_local.ATWDa3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[8] at LC7_3_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out = VF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDa3thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDb3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[8] at LC4_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out = VF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDb3thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L048 is slaveregister:inst_slaveregister|i5381~1215 at LC9_3_F1
--operation mode is normal

M1L048 = M1L984 & M1_COMPR_ctrl_local.ATWDa3thres[8] # !M1L984 & M1_COMPR_ctrl_local.ATWDb3thres[8] & !M1_i3752;


--M1L148 is slaveregister:inst_slaveregister|i5381~1216 at LC1_3_F1
--operation mode is normal

M1L148 = M1L938 # M1L048 & JF1L53Q & M1L068;


--M1L248 is slaveregister:inst_slaveregister|i5381~1217 at LC4_3_F1
--operation mode is normal

M1L248 = W5_sload_path[24] & M1L393 & !M1L984 & M1_i3752;


--M1_COMPR_ctrl_local.ATWDb1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[8] at LC4_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out = VF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDb1thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L348 is slaveregister:inst_slaveregister|i5381~1218 at LC10_3_F1
--operation mode is normal

M1L348 = !M1L984 & !JF1L53Q & M1_COMPR_ctrl_local.ATWDb1thres[8] & !M1_i3752;


--M1L453 is slaveregister:inst_slaveregister|i3551~15 at LC7_4_F1
--operation mode is normal

M1L453 = !JF1L73Q & JF1L63Q & !JF1L53Q & !M1_i3530;


--M1_COMPR_ctrl_local.ATWDa1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[8] at LC10_5_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out = VF1_MASTERHWDATA[24];
M1_COMPR_ctrl_local.ATWDa1thres[8] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L448 is slaveregister:inst_slaveregister|i5381~1219 at LC6_3_F1
--operation mode is normal

M1L448 = M1L248 # M1L348 # M1L453 & M1_COMPR_ctrl_local.ATWDa1thres[8];


--M1L548 is slaveregister:inst_slaveregister|i5381~1220 at LC8_3_F1
--operation mode is normal

M1L548 = M1L148 # M1_i1169 & M1L448 & M1L358;


--M1L648 is slaveregister:inst_slaveregister|i5381~1221 at LC1_6_N1
--operation mode is normal

M1L648 = M1L838 # M1L756 & M1L548 & M1L258;


--M1_LC_ctrl_local.lc_cable_length_up[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][0] at LC9_5_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out = VF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_cable_length_up[3][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_post_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[0] at LC1_14_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[0]_lut_out = VF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_post_window[0] = DFFE(M1_LC_ctrl_local.lc_post_window[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L748 is slaveregister:inst_slaveregister|i5381~1222 at LC4_5_Z1
--operation mode is normal

M1L748 = M1_LC_ctrl_local.lc_cable_length_up[3][0] & (JF1L53Q # M1_LC_ctrl_local.lc_post_window[0]) # !M1_LC_ctrl_local.lc_cable_length_up[3][0] & !JF1L53Q & M1_LC_ctrl_local.lc_post_window[0];


--M1_LC_ctrl_local.lc_cable_length_down[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][0] at LC10_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out = VF1_MASTERHWDATA[24];
M1_LC_ctrl_local.lc_cable_length_down[3][0] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L848 is slaveregister:inst_slaveregister|i5381~1223 at LC2_4_Z1
--operation mode is normal

M1L848 = M1L887 & !M1_i1155 & M1L013 & M1_LC_ctrl_local.lc_cable_length_down[3][0];


--M1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24] at LC5_3_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[24]_lut_out = VF1_MASTERHWDATA[24];
M1_CS_ctrl_local.CS_time[24] = DFFE(M1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0] at LC6_7_W1
--operation mode is normal

M1_CS_ctrl_local.CS_rate[0]_lut_out = VF1_MASTERHWDATA[24];
M1_CS_ctrl_local.CS_rate[0] = DFFE(M1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L948 is slaveregister:inst_slaveregister|i5381~1224 at LC7_4_Z1
--operation mode is normal

M1L948 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_time[24] # !JF1L53Q) # !M1_CS_ctrl_local.CS_rate[0] & JF1L53Q & M1_CS_ctrl_local.CS_time[24];


--M1L058 is slaveregister:inst_slaveregister|i5381~1225 at LC3_4_Z1
--operation mode is normal

M1L058 = !JF1L63Q & !M1_i1169 & M1L948;


--M1L158 is slaveregister:inst_slaveregister|i5381~1226 at LC4_4_Z1
--operation mode is normal

M1L158 = M1_i952 & (M1L848 # M1L058) # !M1_i952 & M1L748;


--M1L5611 is slaveregister:inst_slaveregister|i5637~58 at LC8_6_N1
--operation mode is normal

M1L5611 = (M1L039 # M1_i763 & (M1L158 # M1L648)) & CASCADE(M1L2421);


--M1L088 is slaveregister:inst_slaveregister|i5386~1230 at LC6_2_F1
--operation mode is normal

M1L088 = M1L258 & M1L799 & (M1_i1646 # JF1L63Q);


--M1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25] at LC9_9_F1
--operation mode is normal

M1_COMM_ctrl_local.id[25]_lut_out = VF1_MASTERHWDATA[25];
M1_COMM_ctrl_local.id[25] = DFFE(M1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L528 is slaveregister:inst_slaveregister|i5380~1215 at LC5_2_F1
--operation mode is normal

M1L528 = M1_COMM_ctrl_local.id[25] & M1_i1169 & !M1_i3263 & !JF1L53Q;


--M1_COMPR_ctrl_local.ATWDa3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[9] at LC7_1_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out = VF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDa3thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDb3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[9] at LC3_5_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out = VF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDb3thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L628 is slaveregister:inst_slaveregister|i5380~1216 at LC9_2_F1
--operation mode is normal

M1L628 = M1L984 & M1_COMPR_ctrl_local.ATWDa3thres[9] # !M1L984 & !M1_i3752 & M1_COMPR_ctrl_local.ATWDb3thres[9];


--M1L728 is slaveregister:inst_slaveregister|i5380~1217 at LC3_2_F1
--operation mode is normal

M1L728 = M1L528 # M1L628 & M1L068 & JF1L53Q;


--M1L828 is slaveregister:inst_slaveregister|i5380~1218 at LC3_3_F1
--operation mode is normal

M1L828 = W5_sload_path[25] & M1L393 & !M1L984 & M1_i3752;


--M1_COMPR_ctrl_local.ATWDb1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[9] at LC10_14_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out = VF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDb1thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L928 is slaveregister:inst_slaveregister|i5380~1219 at LC2_3_F1
--operation mode is normal

M1L928 = M1_COMPR_ctrl_local.ATWDb1thres[9] & !JF1L53Q & !M1L984 & !M1_i3752;


--M1_COMPR_ctrl_local.ATWDa1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[9] at LC5_11_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out = VF1_MASTERHWDATA[25];
M1_COMPR_ctrl_local.ATWDa1thres[9] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L038 is slaveregister:inst_slaveregister|i5380~1220 at LC7_3_F1
--operation mode is normal

M1L038 = M1L928 # M1L828 # M1L453 & M1_COMPR_ctrl_local.ATWDa1thres[9];


--M1L138 is slaveregister:inst_slaveregister|i5380~1222 at LC7_2_F1
--operation mode is normal

M1L138 = (M1L728 # M1_i1169 & M1L358 & M1L038) & CASCADE(M1L088);


--K1L24 is rate_meters:inst_rate_meters|i261~0 at LC9_9_G2
--operation mode is normal

K1L24 = W54_q[25] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L01 is rate_meters:inst_rate_meters|i197~0 at LC8_6_B2
--operation mode is normal

K1L01 = W44_q[25] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L14 is rate_meters:inst_rate_meters|i260~0 at LC6_10_G2
--operation mode is normal

K1L14 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[26];


--K1L9 is rate_meters:inst_rate_meters|i196~0 at LC2_4_B2
--operation mode is normal

K1L9 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[26];


--K1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27] at LC9_4_B2
--operation mode is normal

K1_RM_rate_MPE[27]_lut_out = W44_q[27];
K1_RM_rate_MPE[27] = DFFE(K1_RM_rate_MPE[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--D1L53Q is calibration_sources:inst_calibration_sources|cs_flash_time[27]~reg0 at LC9_10_M1
--operation mode is normal

D1L53Q_lut_out = W74_sload_path[27];
D1L53Q = DFFE(D1L53Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L2411 is slaveregister:inst_slaveregister|i5634~564 at LC7_10_M1
--operation mode is normal

M1L2411 = K1_RM_rate_MPE[27] & (M1L647 # !M1_i1492 & D1L53Q) # !K1_RM_rate_MPE[27] & !M1_i1492 & D1L53Q;


--M1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27] at LC5_9_F1
--operation mode is normal

M1_COMM_ctrl_local.id[27]_lut_out = VF1_MASTERHWDATA[27];
M1_COMM_ctrl_local.id[27] = DFFE(M1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L3411 is slaveregister:inst_slaveregister|i5634~565 at LC8_10_M1
--operation mode is normal

M1L3411 = M1_COMM_ctrl_local.id[27] & (M1L543 # W5_sload_path[27] & M1L166) # !M1_COMM_ctrl_local.id[27] & W5_sload_path[27] & M1L166;


--M1L4411 is slaveregister:inst_slaveregister|i5634~568 at LC2_10_M1
--operation mode is normal

M1L4411 = (M1L2411 # M1L756 & M1L257 & M1L3411) & CASCADE(M1L3901);


--M1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27] at LC5_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[27]_lut_out = VF1_MASTERHWDATA[27];
M1_CS_ctrl_local.CS_time[27] = DFFE(M1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3] at LC4_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_rate[3]_lut_out = VF1_MASTERHWDATA[27];
M1_CS_ctrl_local.CS_rate[3] = DFFE(M1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L5411 is slaveregister:inst_slaveregister|i5634~569 at LC9_5_Z1
--operation mode is normal

M1L5411 = (M1_CS_ctrl_local.CS_time[27] & (M1_CS_ctrl_local.CS_rate[3] # JF1L53Q) # !M1_CS_ctrl_local.CS_time[27] & M1_CS_ctrl_local.CS_rate[3] & !JF1L53Q) & CASCADE(M1L3011);


--K1L04 is rate_meters:inst_rate_meters|i259~0 at LC7_7_G2
--operation mode is normal

K1L04 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[27];


--K1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28] at LC3_11_B1
--operation mode is normal

K1_RM_sn_data[28]_lut_out = K1_RM_sn_data_int[28];
K1_RM_sn_data[28] = DFFE(K1_RM_sn_data[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L997 is slaveregister:inst_slaveregister|i5377~1051 at LC8_11_B1
--operation mode is normal

M1L997 = M1L678 & (M1L808 # K1_RM_sn_data[28] & M1L244);


--D1L63Q is calibration_sources:inst_calibration_sources|cs_flash_time[28]~reg0 at LC3_14_B1
--operation mode is normal

D1L63Q_lut_out = W74_sload_path[28];
D1L63Q = DFFE(D1L63Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1L523 is slaveregister:inst_slaveregister|i1756~15 at LC10_15_B1
--operation mode is normal

M1L523 = !JF1L63Q & M1L323 & !M1_i1632 & JF1L53Q;


--K1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28] at LC5_15_B1
--operation mode is normal

K1_RM_rate_MPE[28]_lut_out = W44_q[28];
K1_RM_rate_MPE[28] = DFFE(K1_RM_rate_MPE[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--K1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28] at LC10_16_G2
--operation mode is normal

K1_RM_rate_SPE[28]_lut_out = W54_q[28];
K1_RM_rate_SPE[28] = DFFE(K1_RM_rate_SPE[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L008 is slaveregister:inst_slaveregister|i5377~1052 at LC4_15_B1
--operation mode is normal

M1L008 = K1_RM_rate_MPE[28] & (M1L556 # K1_RM_rate_SPE[28] & M1L523) # !K1_RM_rate_MPE[28] & K1_RM_rate_SPE[28] & M1L523;


--M1L108 is slaveregister:inst_slaveregister|i5377~1053 at LC6_14_B1
--operation mode is normal

M1L108 = M1L3211 & (M1L008 # M1L618 & D1L63Q) # !M1L3211 & M1L618 & D1L63Q;


--M1_LC_ctrl_local.lc_cable_length_up[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][4] at LC2_9_V1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out = VF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_cable_length_up[3][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_post_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[4] at LC9_9_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[4]_lut_out = VF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_post_window[4] = DFFE(M1_LC_ctrl_local.lc_post_window[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L208 is slaveregister:inst_slaveregister|i5377~1054 at LC5_12_Q1
--operation mode is normal

M1L208 = JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[3][4] # !JF1L53Q & M1_LC_ctrl_local.lc_post_window[4];


--M1_LC_ctrl_local.lc_cable_length_down[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][4] at LC10_3_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out = VF1_MASTERHWDATA[28];
M1_LC_ctrl_local.lc_cable_length_down[3][4] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L308 is slaveregister:inst_slaveregister|i5377~1055 at LC3_2_Q1
--operation mode is normal

M1L308 = M1L013 & M1L887 & !M1_i1155 & M1_LC_ctrl_local.lc_cable_length_down[3][4];


--M1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28] at LC3_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_time[28]_lut_out = VF1_MASTERHWDATA[28];
M1_CS_ctrl_local.CS_time[28] = DFFE(M1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4] at LC7_6_Z1
--operation mode is normal

M1_CS_ctrl_local.CS_rate[4]_lut_out = VF1_MASTERHWDATA[28];
M1_CS_ctrl_local.CS_rate[4] = DFFE(M1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L202);


--M1L408 is slaveregister:inst_slaveregister|i5377~1056 at LC5_5_Z1
--operation mode is normal

M1L408 = M1_CS_ctrl_local.CS_rate[4] & (M1_CS_ctrl_local.CS_time[28] # !JF1L53Q) # !M1_CS_ctrl_local.CS_rate[4] & JF1L53Q & M1_CS_ctrl_local.CS_time[28];


--M1L508 is slaveregister:inst_slaveregister|i5377~1057 at LC7_5_Z1
--operation mode is normal

M1L508 = M1L408 & !JF1L63Q & !M1_i1169;


--M1L608 is slaveregister:inst_slaveregister|i5377~1058 at LC7_1_Q1
--operation mode is normal

M1L608 = M1_i952 & (M1L508 # M1L308) # !M1_i952 & M1L208;


--M1L708 is slaveregister:inst_slaveregister|i5377~1059 at LC1_14_B1
--operation mode is normal

M1L708 = M1L608 # M1L108 # M1L908 & M1L897;


--M1L3311 is slaveregister:inst_slaveregister|i5633~393 at LC9_14_B1
--operation mode is normal

M1L3311 = (M1L997 # M1L708 # M1L756 & M1L018) & CASCADE(M1L503);


--M1_LC_ctrl_local.lc_cable_length_down[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][5] at LC6_8_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out = VF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_cable_length_down[3][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L5211 is slaveregister:inst_slaveregister|i5632~774 at LC5_1_Q1
--operation mode is normal

M1L5211 = M1_i952 & M1_LC_ctrl_local.lc_cable_length_down[3][5] & M1L887 & !M1_i1057;


--M1_LC_ctrl_local.lc_post_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[5] at LC10_13_O1
--operation mode is normal

M1_LC_ctrl_local.lc_post_window[5]_lut_out = VF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_post_window[5] = DFFE(M1_LC_ctrl_local.lc_post_window[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2631);


--M1L6211 is slaveregister:inst_slaveregister|i5632~775 at LC6_14_Q1
--operation mode is normal

M1L6211 = M1_LC_ctrl_local.lc_post_window[5] & !M1_i1057 & !JF1L63Q & !JF1L53Q;


--M1_LC_ctrl_local.lc_cable_length_up[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][5] at LC7_5_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out = VF1_MASTERHWDATA[29];
M1_LC_ctrl_local.lc_cable_length_up[3][5] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--D1L73Q is calibration_sources:inst_calibration_sources|cs_flash_time[29]~reg0 at LC6_9_W1
--operation mode is normal

D1L73Q_lut_out = W74_sload_path[29];
D1L73Q = DFFE(D1L73Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29] at LC5_9_W1
--operation mode is normal

M1_CS_ctrl_local.CS_time[29]_lut_out = VF1_MASTERHWDATA[29];
M1_CS_ctrl_local.CS_time[29] = DFFE(M1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L7211 is slaveregister:inst_slaveregister|i5632~776 at LC10_9_W1
--operation mode is normal

M1L7211 = M1_CS_ctrl_local.CS_time[29] & (D1L73Q # !JF1L63Q) # !M1_CS_ctrl_local.CS_time[29] & JF1L63Q & D1L73Q;


--M1L8211 is slaveregister:inst_slaveregister|i5632~777 at LC2_9_W1
--operation mode is normal

M1L8211 = M1_i952 & !M1_i1169 & M1L7211 # !M1_i952 & M1_LC_ctrl_local.lc_cable_length_up[3][5];


--M1L9211 is slaveregister:inst_slaveregister|i5632~778 at LC2_8_Q1
--operation mode is normal

M1L9211 = M1L5211 # M1L6211 # JF1L53Q & M1L8211;


--K1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29] at LC7_9_G2
--operation mode is normal

K1_RM_rate_SPE[29]_lut_out = W54_q[29];
K1_RM_rate_SPE[29] = DFFE(K1_RM_rate_SPE[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1L856 is slaveregister:inst_slaveregister|i5152~243 at LC5_6_G1
--operation mode is normal

M1L856 = !M1_i1632 & !JF1L63Q & M1L323 & K1_RM_rate_SPE[29];


--K1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29] at LC3_6_G1
--operation mode is normal

K1_RM_sn_data[29]_lut_out = K1_RM_sn_data_int[29];
K1_RM_sn_data[29] = DFFE(K1_RM_sn_data[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L956 is slaveregister:inst_slaveregister|i5152~244 at LC7_6_G1
--operation mode is normal

M1L956 = JF1L53Q & (M1L856 # K1_RM_sn_data[29] & M1L656);


--K1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29] at LC6_4_B2
--operation mode is normal

K1_RM_rate_MPE[29]_lut_out = W44_q[29];
K1_RM_rate_MPE[29] = DFFE(K1_RM_rate_MPE[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L066 is slaveregister:inst_slaveregister|i5152~245 at LC6_8_B1
--operation mode is normal

M1L066 = M1L956 # !M1_i1840 & K1_RM_rate_MPE[29] & M1_i1653;


--M1L1311 is slaveregister:inst_slaveregister|i5632~782 at LC4_7_B1
--operation mode is normal

M1L1311 = (M1L9211 # M1L3211 & (M1L266 # M1L066)) & CASCADE(M1L0311);


--M1L0311 is slaveregister:inst_slaveregister|i5632~780 at LC3_7_B1
--operation mode is normal

M1L0311 = M1_i433 & M1L7411 & M1L0611 & M1_i763;


--K1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30] at LC6_14_S1
--operation mode is normal

K1_RM_sn_data_int[30]_lut_out = W74_sload_path[30];
K1_RM_sn_data_int[30] = DFFE(K1_RM_sn_data_int[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31] at LC10_12_B1
--operation mode is normal

K1_RM_rate_MPE[31]_lut_out = W44_q[31];
K1_RM_rate_MPE[31] = DFFE(K1_RM_rate_MPE[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L881);


--M1L9011 is slaveregister:inst_slaveregister|i5630~738 at LC8_12_B1
--operation mode is normal

M1L9011 = M1L323 & M1L887 & !M1_i1632 & K1_RM_rate_MPE[31];


--M1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31] at LC6_9_F1
--operation mode is normal

M1_COMM_ctrl_local.id[31]_lut_out = VF1_MASTERHWDATA[31];
M1_COMM_ctrl_local.id[31] = DFFE(M1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L0111 is slaveregister:inst_slaveregister|i5630~739 at LC9_13_B1
--operation mode is normal

M1L0111 = M1_COMM_ctrl_local.id[31] & !M1_i3263 & !JF1L53Q;


--M1L1111 is slaveregister:inst_slaveregister|i5630~740 at LC8_13_M1
--operation mode is normal

M1L1111 = W5_sload_path[31] & M1L853 & M1_i3263;


--M1L3111 is slaveregister:inst_slaveregister|i5630~743 at LC6_6_B1
--operation mode is normal

M1L3111 = (M1L9011 # M1L799 & (M1L0111 # M1L1111)) & CASCADE(M1L2111);


--M1L7401 is slaveregister:inst_slaveregister|i5462~352 at LC8_6_B1
--operation mode is normal

M1L7401 = !JF1L63Q & !JF1L53Q;


--M1L2111 is slaveregister:inst_slaveregister|i5630~742 at LC5_6_B1
--operation mode is normal

M1L2111 = M1_i1576 & M1_i1653 & (M1L7401 # M1_i1169);


--K1L63 is rate_meters:inst_rate_meters|i255~0 at LC7_10_G2
--operation mode is normal

K1L63 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[31];


--RF6L2Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]~reg0 at LC10_6_H4
--operation mode is normal

RF6L2Q = AMPP_FUNCTION(SF1_state[4], P1L52, RF6L3Q, GLOBAL(A1L6), !P1_i144, P1_i210);


--CB1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC5_14_H4
--operation mode is normal

CB1_status_out[0] = AMPP_FUNCTION(CB1_status_out[0], Y1L7, DB1_dffs[6], Y1L01, Z1L2, GLOBAL(HF2_outclock1), !B1_i12);


--BB1L5Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0 at LC10_4_H4
--operation mode is normal

BB1L5Q = AMPP_FUNCTION(Y1L6, T1_is_max_write_address_ff, Y1L01, BB1L3, GLOBAL(HF2_outclock1), !B1_i12);


--DB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6] at LC3_2_F4
--operation mode is normal

DB1_dffs[6] = AMPP_FUNCTION(DB1_dffs[7], GLOBAL(A1L3), !B1_i12, S1_i8);


--S1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i48~7 at LC8_4_H4
--operation mode is normal

S1L5 = AMPP_FUNCTION(CB1_status_out[0], DB1_dffs[6], BB1L5Q);


--RF6L4Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]~reg0 at LC9_6_H4
--operation mode is normal

RF6L4Q = AMPP_FUNCTION(RF6L5Q, SF1_state[4], P1L91, P1L12, GLOBAL(A1L6), !P1_i144, P1_i210);


--RF6L8Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]~reg0 at LC7_6_H4
--operation mode is normal

RF6L8Q = AMPP_FUNCTION(SF1_state[4], altera_internal_jtag, GLOBAL(A1L6), !P1_i144, P1_i210);


--HB81_points[0][3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][3] at LC7_11_D4
--operation mode is normal

HB81_points[0][3] = AMPP_FUNCTION(RF6L2Q, RF6L3Q, RF6L4Q, P1_i44, GLOBAL(A1L6), !P1_i144, P1L01);


--P1L51 is sld_hub:sld_hub_inst|i193~7 at LC2_6_H4
--operation mode is normal

P1L51 = AMPP_FUNCTION(RF6L4Q, HB81_points[0][3], RF6L8Q);


--P1L62 is sld_hub:sld_hub_inst|i220~275 at LC9_5_H4
--operation mode is normal

P1L62 = AMPP_FUNCTION(RF6L1Q, S1L5, P1L51);


--SF1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC2_15_D4
--operation mode is normal

SF1_state[1] = AMPP_FUNCTION(SF1_state[0], A1L8, SF1_state[8], SF1L2, GLOBAL(A1L6));


--RF7L1Q is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]~reg0 at LC6_11_D4
--operation mode is normal

RF7L1Q = AMPP_FUNCTION(HB81_points[0][7], GLOBAL(A1L6), P1_jtag_debug_mode_usr1, P1_i159);


--P1_i144 is sld_hub:sld_hub_inst|i144 at LC5_1_D4
--operation mode is normal

P1_i144 = AMPP_FUNCTION(SF1_state[1], RF7L1Q);


--P1_i210 is sld_hub:sld_hub_inst|i210 at LC5_7_D4
--operation mode is normal

P1_i210 = AMPP_FUNCTION(SF1_state[4], P1_jtag_debug_mode_usr1, SF1_state[3]);


--P1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC6_4_D4
--operation mode is normal

P1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, SF1_state[8], GLOBAL(A1L6), P1_i160);


--P1L03 is sld_hub:sld_hub_inst|i267~19 at LC3_2_D4
--operation mode is normal

P1L03 = AMPP_FUNCTION(A1L8, P1_jtag_debug_mode_usr1, SF1_state[4], P1_OK_TO_UPDATE_IR_Q);


--RF2L1Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[0]~reg0 at LC6_9_D4
--operation mode is normal

RF2L1Q = AMPP_FUNCTION(RF3L1Q, RF6L1Q, RF1L1Q, GLOBAL(A1L6), !P1_i144, P1L72);


--B1_i12 is sld_signaltap:auto_signaltap_0|i12 at LC3_1_D4
--operation mode is normal

B1_i12 = AMPP_FUNCTION(RF7L1Q, SF1_state[1], RF2L1Q);


--P1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC7_12_D4
--operation mode is normal

P1_jtag_debug_mode = AMPP_FUNCTION(P1_jtag_debug_mode, SF1_state[15], P1_i44, P1L7, GLOBAL(A1L6), SF1_state[0]);


--RF1L1Q is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]~reg0 at LC5_10_D4
--operation mode is normal

RF1L1Q = AMPP_FUNCTION(HB81_points[0][1], GLOBAL(A1L6), !P1_i144, P1L41);


--P1L13 is sld_hub:sld_hub_inst|i275~0 at LC7_9_D4
--operation mode is normal

P1L13 = AMPP_FUNCTION(P1_jtag_debug_mode, RF4L1Q, RF1L1Q);


--RF3L3Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[3]~reg0 at LC3_9_D4
--operation mode is normal

RF3L3Q = AMPP_FUNCTION(RF6L4Q, GLOBAL(A1L6), !P1_i144, P1_i257);


--RF3L4Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[4]~reg0 at LC2_9_D4
--operation mode is normal

RF3L4Q = AMPP_FUNCTION(RF6L5Q, GLOBAL(A1L6), !P1_i144, P1_i257);


--RF6L5Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~reg0 at LC8_6_H4
--operation mode is normal

RF6L5Q = AMPP_FUNCTION(P1L71, SF1_state[4], RF6L6Q, P1L81, GLOBAL(A1L6), !P1_i144, P1_i210);


--RF3L5Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[5]~reg0 at LC4_9_D4
--operation mode is normal

RF3L5Q = AMPP_FUNCTION(RF6L6Q, GLOBAL(A1L6), !P1_i144, P1_i257);


--RF6L6Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]~reg0 at LC7_5_H4
--operation mode is normal

RF6L6Q = AMPP_FUNCTION(RF6L7Q, RF6L6Q, SF1_state[4], P1L51, GLOBAL(A1L6), !P1_i144, P1_i210);


--DB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LC3_3_H4
--operation mode is normal

DB1_dffs[1] = AMPP_FUNCTION(DB1_dffs[2], GLOBAL(A1L3), !B1_i12, S1_i8);


--S1_i8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i8 at LC10_8_D4
--operation mode is normal

S1_i8 = AMPP_FUNCTION(A1L5, P1L13, RF2L3Q, P1_jtag_debug_mode_usr1);


--R1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC4_15_D4
--operation mode is normal

R1_WORD_SR[1] = AMPP_FUNCTION(R1L2, A1L5, R1_WORD_SR[2], GLOBAL(A1L3), !R1_i4, B1L14);


--R1_i4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i4 at LC7_16_D4
--operation mode is normal

R1_i4 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, A1L9);


--B1L14 is sld_signaltap:auto_signaltap_0|i163~11 at LC10_11_D4
--operation mode is normal

B1L14 = AMPP_FUNCTION(RF4L1Q, P1_jtag_debug_mode_usr1, RF1L1Q, P1_jtag_debug_mode);


--DB3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC1_9_H4
--operation mode is normal

DB3_dffs[1] = AMPP_FUNCTION(C5_dffs[0], A1L5, DB3_dffs[2], GLOBAL(A1L3), !B1_i12);


--T1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC9_14_H4
--operation mode is normal

T1_is_max_write_address_ff = AMPP_FUNCTION(GLOBAL(HF2_outclock1), !B1_i12, C5L31);


--R2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC10_4_D4
--operation mode is normal

R2_WORD_SR[1] = AMPP_FUNCTION(R2L5, SF1_state[4], W84_sload_path[4], R2_WORD_SR[2], GLOBAL(A1L6), !R2_i4, P1_i282);


--R2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~510 at LC7_3_D4
--operation mode is normal

R2L4 = AMPP_FUNCTION(W84_sload_path[1], W84_sload_path[2], W84_sload_path[3], W84_sload_path[0]);


--R2_i4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i4 at LC4_4_D4
--operation mode is normal

R2_i4 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, SF1_state[8]);


--P1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC8_5_D4
--operation mode is normal

P1_jtag_debug_mode_usr0 = AMPP_FUNCTION(P1L4, DB01_dffs[1], P1L5, DB01_dffs[0], GLOBAL(A1L6), SF1_state[0], SF1_state[12]);


--P1_i282 is sld_hub:sld_hub_inst|i282 at LC1_4_D4
--operation mode is normal

P1_i282 = AMPP_FUNCTION(SF1_state[4], SF1_state[3], P1_jtag_debug_mode_usr0);


--P1_i44 is sld_hub:sld_hub_inst|i44 at LC10_12_D4
--operation mode is normal

P1_i44 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, P1_jtag_debug_mode_usr0);


--RF6L3Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]~reg0 at LC9_7_H4
--operation mode is normal

RF6L3Q = AMPP_FUNCTION(RF6L4Q, SF1_state[4], P1L22, P1L42, GLOBAL(A1L6), !P1_i144, P1_i210);


--DB01_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC1_5_D4
--operation mode is normal

DB01_dffs[6] = AMPP_FUNCTION(DB01_dffs[7], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC2_5_D4
--operation mode is normal

DB01_dffs[7] = AMPP_FUNCTION(DB01_dffs[8], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC7_6_D4
--operation mode is normal

DB01_dffs[8] = AMPP_FUNCTION(DB01_dffs[9], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC6_6_D4
--operation mode is normal

DB01_dffs[9] = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--P1L4 is sld_hub:sld_hub_inst|i38~62 at LC6_5_D4
--operation mode is normal

P1L4 = AMPP_FUNCTION(DB01_dffs[8], DB01_dffs[9], DB01_dffs[7], DB01_dffs[6]);


--DB01_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC5_5_D4
--operation mode is normal

DB01_dffs[2] = AMPP_FUNCTION(DB01_dffs[3], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC8_6_D4
--operation mode is normal

DB01_dffs[3] = AMPP_FUNCTION(DB01_dffs[4], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC2_6_D4
--operation mode is normal

DB01_dffs[4] = AMPP_FUNCTION(DB01_dffs[5], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC4_5_D4
--operation mode is normal

DB01_dffs[5] = AMPP_FUNCTION(DB01_dffs[6], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--P1L5 is sld_hub:sld_hub_inst|i38~63 at LC7_5_D4
--operation mode is normal

P1L5 = AMPP_FUNCTION(DB01_dffs[5], DB01_dffs[4], DB01_dffs[2], DB01_dffs[3]);


--DB01_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC10_6_D4
--operation mode is normal

DB01_dffs[1] = AMPP_FUNCTION(DB01_dffs[2], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--DB01_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC3_5_D4
--operation mode is normal

DB01_dffs[0] = AMPP_FUNCTION(DB01_dffs[1], GLOBAL(A1L6), SF1_state[0], SF1_state[11]);


--SF1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC7_13_D4
--operation mode is normal

SF1_state[0] = AMPP_FUNCTION(SF1_state[0], A1L8, SF1_state[9], SF1L1, GLOBAL(A1L6));


--SF1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC5_12_D4
--operation mode is normal

SF1_state[12] = AMPP_FUNCTION(SF1_state[11], A1L8, SF1_state[10], GLOBAL(A1L6));


--SF1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC7_7_D4
--operation mode is normal

SF1_state[7] = AMPP_FUNCTION(A1L8, SF1_state[6], GLOBAL(A1L6));


--SF1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC8_7_D4
--operation mode is normal

SF1_state[5] = AMPP_FUNCTION(SF1_state[3], A1L8, SF1_state[4], GLOBAL(A1L6));


--SF1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC7_15_D4
--operation mode is normal

SF1_state[2] = AMPP_FUNCTION(SF1_state[8], A1L8, SF1_state[1], SF1_state[15], GLOBAL(A1L6));


--M1_id_set[0] is slaveregister:inst_slaveregister|id_set[0] at LC5_2_L1
--operation mode is normal

M1_id_set[0]_lut_out = VCC;
M1_id_set[0] = DFFE(M1_id_set[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1_id_set[1] is slaveregister:inst_slaveregister|id_set[1] at LC5_1_L1
--operation mode is normal

M1_id_set[1]_lut_out = VCC;
M1_id_set[1] = DFFE(M1_id_set[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--TB1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT~11 at LC2_10_L3
--operation mode is normal

TB1L62 = TB1_DRREQ_WT & !BC1L81Q;


--M1_i1401 is slaveregister:inst_slaveregister|i1401 at LC4_9_C1
--operation mode is normal

M1_i1401 = JF1L73Q # M1_i1155 # !M1L887 # !JF1L83Q;


--M1L55 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0 at LC4_10_C1
--operation mode is normal

M1L55 = M1L75 & M1L9041 & M1_i1401 & !M1L144;


--TB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~179 at LC4_5_L3
--operation mode is normal

TB1L51 = (!DC1_DATA_OK & !BC1L1Q & (!BC1L12Q # !VB1_inst9)) & CASCADE(TB1L61);


--KB52_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_12_R3
--operation mode is normal

KB52_aeb_out = W12_sload_path[3] & !W12_sload_path[2] & !W12_sload_path[1] & W12_sload_path[0];


--QD1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~260 at LC8_13_I3
--operation mode is normal

QD1L33 = QD1L3 & (XD1L9Q # !QD1_STF) # !QD1L3 & QD1_SEND_IDLE & (XD1L9Q # !QD1_STF);


--TB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~34 at LC7_13_L3
--operation mode is normal

TB1L63 = !TB1_SND_IDLE & !TB1_SND_MRWB & !TB1_SND_MRNB;


--TB1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~0 at LC6_13_L3
--operation mode is normal

TB1L43 = !TB1_SND_DRBT & TB1L63 & !TB1_SND_DRAND;


--QD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1781 at LC5_13_I3
--operation mode is normal

QD1L8 = !TB1_SND_TC_DAT & !TB1_SND_ID & !SD1L6Q;


--QD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~26 at LC9_2_I3
--operation mode is normal

QD1L92 = QD1_CRC0 & (QD1_CRC1 # !XD1L9Q) # !QD1_CRC0 & XD1L9Q & QD1_CRC1;


--QD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1782 at LC5_6_I3
--operation mode is normal

QD1L9 = !XD1L9Q & QD1_BYT0;


--QD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC3_6_I3
--operation mode is normal

QD1L42 = QD1_PL_INC # QD1L9 # QD1L55Q & !W22L43;


--QD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1783 at LC7_6_I3
--operation mode is normal

QD1L01 = !WF1_portadataout[1] & !WF1_portadataout[0];


--QD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1784 at LC5_6_L3
--operation mode is normal

QD1L11 = !W41L41 & QD1_TCWF_CHK;


--QD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1785 at LC8_6_L3
--operation mode is normal

QD1L21 = !XD1L9Q & QD1_TCWFM_L;


--KD1L85Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC9_8_J3
--operation mode is normal

KD1L85Q_lut_out = !QD1_STF & (KD1L85Q # !KD1L9 & KD1L75Q);
KD1L85Q = DFFE(KD1L85Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1786 at LC3_15_I3
--operation mode is normal

QD1L31 = W41L41 & QD1_TCWF_CHK;


--QD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1787 at LC2_1_I3
--operation mode is normal

QD1L41 = QD1_DCMD_SEQ1 & SD1L6Q & XD1L9Q;


--QD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1788 at LC4_1_I3
--operation mode is normal

QD1L51 = QD1L43Q & !KD1L3Q;


--QD1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~23 at LC7_2_I3
--operation mode is normal

QD1L53 = QD1L41 # QD1L51 # QD1_ID_SHR8 & W62L9;


--YC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC4_8_L3
--operation mode is normal

YC1L91Q_lut_out = YC1L3 # YC1L81 # !KB91_agb_out & YC1L9Q;
YC1L91Q = DFFE(YC1L91Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC7_8_L3
--operation mode is normal

YC1L02Q_lut_out = KB91_agb_out & TB1_REC_PULSE & !YC1L41Q # !KB91_agb_out & (YC1L9Q # TB1_REC_PULSE & !YC1L41Q);
YC1L02Q = DFFE(YC1L02Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--QD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1789 at LC1_10_I3
--operation mode is normal

QD1L61 = !W62L9 & W52L8 & QD1_ID_SHR8;


--QD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1790 at LC10_11_I3
--operation mode is normal

QD1L71 = QD1_RXSHR8 & !W62L9 & W52L8;


--QD1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~29 at LC5_4_I3
--operation mode is normal

QD1L111 = W62L9 & !QD1_RXSHR8 # !W62L9 & (!QD1_TXSHR8 # !W52L8);


--QD1L701Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC6_11_I3
--operation mode is normal

QD1L701Q_lut_out = QD1L501 # QD1_ID_SHR8 & QD1L12 # !QD1L601;
QD1L701Q = DFFE(QD1L701Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1791 at LC8_10_I3
--operation mode is normal

QD1L81 = XD1L9Q & QD1_TC_RX_TIME;


--QD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1792 at LC9_4_I3
--operation mode is normal

QD1L91 = XD1L9Q & QD1_TC_TX_TIME;


--QD1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC1_13_I3
--operation mode is normal

QD1L001 = SD1L9Q & XD1L9Q & QD1_STF & !QD1L01;


--QD1L101Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC9_13_I3
--operation mode is normal

QD1L101Q_lut_out = QD1L001 # QD1_BYT3 & XD1L9Q # !QD1L33;
QD1L101Q = DFFE(QD1L101Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1793 at LC3_10_I3
--operation mode is normal

QD1L02 = XD1L9Q & QD1_ID_BYTE;


--HC1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC7_15_G4
--operation mode is normal

HC1L34Q_lut_out = DC1L61 & (HC1L6 # HC1L34Q & !HC1L3);
HC1L34Q = DFFE(HC1L34Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--HC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC6_13_G4
--operation mode is normal

HC1_srg[7]_lut_out = HC1L81 # DB5_dffs[7] & HC1L24Q;
HC1_srg[7] = DFFE(HC1_srg[7]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--QD1L97Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC8_16_I3
--operation mode is normal

QD1L97Q_lut_out = QD1L87 # QD1L67 # QD1L47;
QD1L97Q = DFFE(QD1L97Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--NB2_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC7_1_E3
NB2_q[8]_data_in = COM_AD_D[10];
NB2_q[8]_write_enable = ED1_valid_wreq;
NB2_q[8]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[8]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[8]_clear_0 = !YC1L41Q;
NB2_q[8]_clock_enable_1 = ED1_valid_rreq;
NB2_q[8]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[8]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[8] = MEMORY_SEGMENT(NB2_q[8]_data_in, NB2_q[8]_write_enable, NB2_q[8]_clock_0, NB2_q[8]_clock_1, NB2_q[8]_clear_0, , , NB2_q[8]_clock_enable_1, VCC, NB2_q[8]_write_address, NB2_q[8]_read_address);


--NB2_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC11_1_E3
NB2_q[0]_data_in = COM_AD_D[2];
NB2_q[0]_write_enable = ED1_valid_wreq;
NB2_q[0]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[0]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[0]_clear_0 = !YC1L41Q;
NB2_q[0]_clock_enable_1 = ED1_valid_rreq;
NB2_q[0]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[0]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[0] = MEMORY_SEGMENT(NB2_q[0]_data_in, NB2_q[0]_write_enable, NB2_q[0]_clock_0, NB2_q[0]_clock_1, NB2_q[0]_clear_0, , , NB2_q[0]_clock_enable_1, VCC, NB2_q[0]_write_address, NB2_q[0]_read_address);


--QD1L27Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC6_2_I3
--operation mode is normal

QD1L27Q_lut_out = QD1L66 # QD1L07 # QD1L17 # QD1L56;
QD1L27Q = DFFE(QD1L27Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--RB92L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC5_15_E3
--operation mode is normal

RB92L1 = QD1L97Q # QD1L27Q & NB2_q[8] # !QD1L27Q & NB2_q[0];


--DB7_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_1_H3
--operation mode is normal

DB7_dffs[0]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[0] # !QD1_ID_LOAD & DB7_dffs[1];
DB7_dffs[0] = DFFE(DB7_dffs[0]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--RB92L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC6_15_E3
--operation mode is normal

RB92L2 = (!QD1L27Q & DB7_dffs[0] # !QD1L97Q) & CASCADE(RB92L1);


--QD1L49Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC4_4_I3
--operation mode is normal

QD1L49Q_lut_out = QD1L19 # QD1L98 # !QD1L39;
QD1L49Q = DFFE(QD1L49Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--QD1L68Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC5_1_I3
--operation mode is normal

QD1L68Q_lut_out = QD1L58 # QD1L18 # QD1L38 # !QD1L39;
QD1L68Q = DFFE(QD1L68Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--RB82L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_5_J3
--operation mode is normal

RB82L1 = QD1L49Q # QD1L68Q & RB52L2 # !QD1L68Q & RB42L2;


--RB62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC4_13_L3
--operation mode is normal

RB62L2 = TB1_SND_MRNB # TB1_SND_DRBT # TB1_SND_IDLE # TB1_SND_ID;


--RB62_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC3_5_J3
--operation mode is normal

RB62_result_node = QD1L97Q & (QD1L27Q & RB62L2 # !QD1L27Q & W91_q[0]);


--RB82L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC10_5_J3
--operation mode is normal

RB82L2 = (QD1L68Q & RB72L1 # !QD1L68Q & RB62_result_node # !QD1L49Q) & CASCADE(RB82L1);


--KD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~842 at LC6_9_H3
--operation mode is normal

KD1L71 = QD1L79Q & RB74L2 # !QD1L79Q & RB64L2;


--DB8_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_10_H3
--operation mode is normal

DB8_dffs[4]_lut_out = XD1L9Q & KD1L91 # !XD1L9Q & DB8_dffs[5];
DB8_dffs[4] = DFFE(DB8_dffs[4]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--WB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102 at LC6_7_O3
--operation mode is normal

WB1L11 = (!W92_sload_path[4] & W92_sload_path[2]) & CASCADE(WB1L21);


--KB13_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC3_9_O3
--operation mode is normal

KB13_aeb_out = !W92_sload_path[12] & !W92_sload_path[13] & W92_sload_path[14];


--KB03_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC9_9_O3
--operation mode is normal

KB03_aeb_out = W92_sload_path[9] & W92_sload_path[11] & !W92_sload_path[8] & W92_sload_path[10];


--KB82_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC6_9_O3
--operation mode is normal

KB82_aeb_out = W92_sload_path[2] & W92_sload_path[3] & W92_sload_path[0] & W92_sload_path[1];


--KB92_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC10_9_O3
--operation mode is normal

KB92_aeb_out = !W92_sload_path[7] & !W92_sload_path[5] & W92_sload_path[4] & !W92_sload_path[6];


--YC1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC5_8_L3
--operation mode is normal

YC1L8Q_lut_out = YC1L01Q & (W41L41 # !EC1L95Q & YC1L8Q) # !YC1L01Q & !EC1L95Q & YC1L8Q;
YC1L8Q = DFFE(YC1L8Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--LC1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC5_11_S3
--operation mode is normal

LC1_inst10[9]_lut_out = COM_AD_D[11];
LC1_inst10[9] = DFFE(LC1_inst10[9]_lut_out, GLOBAL(HF1_outclock0), , , );


--KB91_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_10_S3
--operation mode is normal

KB91_agb_out = COM_AD_D[11] & KB91_lcarry[8] & LC1_inst10[9] # !COM_AD_D[11] & (KB91_lcarry[8] # LC1_inst10[9]);


--FF1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0 at LC10_15_U4
--operation mode is normal

FF1L51Q_lut_out = FF1L71 & (FF1_B_srg[2] & FF1L81 # !FF1_B_srg[2] & FF1_B_srg[3]);
FF1L51Q = DFFE(FF1L51Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--FF1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0 at LC3_15_U4
--operation mode is normal

FF1L61Q_lut_out = !FF1_B_srg[2] & FF1_B_srg[1] & (FF1L02 # FF1L91);
FF1L61Q = DFFE(FF1L61Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--DF1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~10 at LC3_12_W4
--operation mode is normal

DF1L31Q_lut_out = L1L4Q & DF1L31Q # !L1L4Q & !DF1L3 & (DF1L4 # DF1L31Q);
DF1L31Q = DFFE(DF1L31Q_lut_out, GLOBAL(HF1_outclock1), , , );


--DF1L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~159 at LC1_12_W4
--operation mode is normal

DF1L2 = !DF1L31Q & (FF1L51Q # FF1L61Q);


--FF2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0 at LC1_13_V3
--operation mode is normal

FF2L51Q_lut_out = FF2L71 & (FF2_B_srg[2] & FF2L81 # !FF2_B_srg[2] & FF2_B_srg[3]);
FF2L51Q = DFFE(FF2L51Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--FF2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0 at LC9_12_V3
--operation mode is normal

FF2L61Q_lut_out = FF2_B_srg[1] & !FF2_B_srg[2] & (FF2L02 # FF2L91);
FF2L61Q = DFFE(FF2L61Q_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--DF2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~10 at LC3_15_W3
--operation mode is normal

DF2L31Q_lut_out = DF2L3 & L1L4Q & DF2L31Q # !DF2L3 & (DF2L31Q # DF2L4 & !L1L4Q);
DF2L31Q = DFFE(DF2L31Q_lut_out, GLOBAL(HF1_outclock1), , , );


--DF2L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~159 at LC7_15_W3
--operation mode is normal

DF2L2 = !DF2L31Q & (FF2L51Q # FF2L61Q);


--PE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC7_13_E4
--operation mode is normal

PE1L1Q_lut_out = PE1L08 # PE1L1Q & (PE1L27 # PE1L37);
PE1L1Q = DFFE(PE1L1Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L31 is daq:inst_daq|trigger:inst_trigger|i35~31 at LC2_4_W2
--operation mode is normal

JE1L31 = !PE1L1Q & !JE1_ATWDTrigger_A_sig;


--JE1_last_A is daq:inst_daq|trigger:inst_trigger|last_A at LC9_4_W2
--operation mode is normal

JE1_last_A_lut_out = JE1_i179 # JE1_last_A & (JE1_ATWDTrigger_B_shift[0] # !JE1_ATWDTrigger_B_sig);
JE1_last_A = DFFE(JE1_last_A_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC9_5_W2
--operation mode is normal

PE2L1Q_lut_out = PE2L97 # PE2L1Q & (PE2L17 # PE2L27);
PE2L1Q = DFFE(PE2L1Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1L61 is daq:inst_daq|trigger:inst_trigger|i54~31 at LC10_4_W2
--operation mode is normal

JE1L61 = !PE2L1Q & !JE1_ATWDTrigger_B_sig;


--JE1L51 is daq:inst_daq|trigger:inst_trigger|i38~39 at LC5_4_W2
--operation mode is normal

JE1L51 = (JE1L31 & (!JE1_last_A # !JE1L61) # !M1_DAQ_ctrl_local.enable_AB[1]) & CASCADE(JE1L41);


--JE1L41 is daq:inst_daq|trigger:inst_trigger|i38~38 at LC4_4_W2
--operation mode is normal

JE1L41 = !RE1L1Q & !RE2L1Q & M1_DAQ_ctrl_local.enable_DAQ & M1_DAQ_ctrl_local.enable_AB[0];


--SE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6950 at LC3_6_P4
--operation mode is normal

SE1L842 = SE1L423Q # !SE1L213Q;


--SE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6951 at LC9_6_P4
--operation mode is normal

SE1L942 = SE1L323Q # SE1L513Q;


--PE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~780 at LC8_12_E4
--operation mode is normal

PE1L57 = PE1L28Q & !BF1L1Q;


--PE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~781 at LC6_10_E4
--operation mode is normal

PE1L67 = !PE1L68Q & !PE1L88Q;


--PE1_i27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i27 at LC9_13_E4
--operation mode is normal

PE1_i27 = SE1L2Q # RE1L1Q;


--PE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~782 at LC3_12_E4
--operation mode is normal

PE1L77 = !PE1_i27 & (PE1L57 # PE1L58Q # !PE1L67);


--PE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~783 at LC5_6_F2
--operation mode is normal

PE1L87 = NE1_rd_ptr[1] & (NE1_wr_ptr[1] # NE1_wr_ptr[0] $ NE1_rd_ptr[0]) # !NE1_rd_ptr[1] & (NE1_wr_ptr[0] $ NE1_rd_ptr[0] # !NE1_wr_ptr[1]);


--NE1L832 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC7_2_F2
--operation mode is normal

NE1L832 = PE1L38Q & NE1_wr_ptr[0];


--NE1L432 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC3_14_O2
--operation mode is normal

NE1L432 = NE1_rd_ptr[0] & !L1L4Q & (VE1L427 # VE1L327);


--L1L1Q is ROC:inst_ROC|RST_state~10 at LC5_7_R2
--operation mode is normal

L1L1Q_lut_out = VCC;
L1L1Q = DFFE(L1L1Q_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_up at LC10_3_U1
--operation mode is normal

BF1_got_pre_lc_up_lut_out = (BF1_got_pre_lc_up # !BF1L373 & (BF1L22 # BF1L12)) & CASCADE(BF1L19);
BF1_got_pre_lc_up = DFFE(BF1_got_pre_lc_up_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_down at LC4_10_Q1
--operation mode is normal

BF1_got_pre_lc_down_lut_out = BF1L09 & (BF1_got_pre_lc_down # !BF1L373 & BF1L45);
BF1_got_pre_lc_down = DFFE(BF1_got_pre_lc_down_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_up at LC10_2_V1
--operation mode is normal

BF1_got_post_lc_up_lut_out = BF1L09 & (BF1_got_post_lc_up # BF1L29);
BF1_got_post_lc_up = DFFE(BF1_got_post_lc_up_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_down at LC1_13_N1
--operation mode is normal

BF1_got_post_lc_down_lut_out = BF1L09 & (BF1_got_post_lc_down # BF1L39);
BF1_got_post_lc_down = DFFE(BF1_got_post_lc_down_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i454~34 at LC9_14_N1
--operation mode is normal

BF1L88 = !BF1_got_pre_lc_down & !BF1_got_pre_lc_up & !BF1_got_post_lc_down & !BF1_got_post_lc_up;


--BF1L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i454~35 at LC6_3_U1
--operation mode is normal

BF1L98 = BF1L88 & (BF1L68 # BF1L77);


--BF1_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_old at LC6_3_S1
--operation mode is normal

BF1_launch_old_lut_out = PE1L1Q;
BF1_launch_old = DFFE(BF1_launch_old_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i454~36 at LC9_3_U1
--operation mode is normal

BF1L09 = !BF1L68 & !BF1L77 & (PE1L1Q # !BF1_launch_old);

--BF1L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i454~39 at LC9_3_U1
--operation mode is normal

BF1L19 = !BF1L68 & !BF1L77 & (PE1L1Q # !BF1_launch_old);


--SE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC7_7_O4
--operation mode is normal

SE1_settle_cnt[28]_lut_out = SE1L052 & (SE1_settle_cnt[28] # SE1L323Q & SE1L302) # !SE1L052 & SE1L323Q & SE1L302;
SE1_settle_cnt[28] = DFFE(SE1_settle_cnt[28]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC10_7_O4
--operation mode is normal

SE1_settle_cnt[29]_lut_out = SE1L323Q & (SE1L502 # SE1_settle_cnt[29] & SE1L052) # !SE1L323Q & SE1_settle_cnt[29] & SE1L052;
SE1_settle_cnt[29] = DFFE(SE1_settle_cnt[29]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC10_8_O4
--operation mode is normal

SE1_settle_cnt[30]_lut_out = SE1L323Q & (SE1L702 # SE1_settle_cnt[30] & SE1L052) # !SE1L323Q & SE1_settle_cnt[30] & SE1L052;
SE1_settle_cnt[30] = DFFE(SE1_settle_cnt[30]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC9_7_O4
--operation mode is normal

SE1_settle_cnt[31]_lut_out = SE1L323Q & (SE1L902 # SE1_settle_cnt[31] & SE1L052) # !SE1L323Q & SE1_settle_cnt[31] & SE1L052;
SE1_settle_cnt[31] = DFFE(SE1_settle_cnt[31]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L272 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495 at LC2_8_O4
--operation mode is normal

SE1L272 = !SE1_settle_cnt[29] & !SE1_settle_cnt[28] & !SE1_settle_cnt[31] & !SE1_settle_cnt[30];


--SE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC5_9_O4
--operation mode is normal

SE1_settle_cnt[24]_lut_out = SE1L052 & (SE1_settle_cnt[24] # SE1L323Q & SE1L591) # !SE1L052 & SE1L323Q & SE1L591;
SE1_settle_cnt[24] = DFFE(SE1_settle_cnt[24]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC7_8_O4
--operation mode is normal

SE1_settle_cnt[25]_lut_out = SE1_settle_cnt[25] & (SE1L052 # SE1L323Q & SE1L791) # !SE1_settle_cnt[25] & SE1L323Q & SE1L791;
SE1_settle_cnt[25] = DFFE(SE1_settle_cnt[25]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC8_8_O4
--operation mode is normal

SE1_settle_cnt[26]_lut_out = SE1L323Q & (SE1L991 # SE1_settle_cnt[26] & SE1L052) # !SE1L323Q & SE1_settle_cnt[26] & SE1L052;
SE1_settle_cnt[26] = DFFE(SE1_settle_cnt[26]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC4_8_O4
--operation mode is normal

SE1_settle_cnt[27]_lut_out = SE1L323Q & (SE1L102 # SE1_settle_cnt[27] & SE1L052) # !SE1L323Q & SE1_settle_cnt[27] & SE1L052;
SE1_settle_cnt[27] = DFFE(SE1_settle_cnt[27]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L672 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503 at LC3_8_O4
--operation mode is normal

SE1L672 = (!SE1_settle_cnt[24] & !SE1_settle_cnt[27] & !SE1_settle_cnt[25] & !SE1_settle_cnt[26]) & CASCADE(SE1L272);


--SE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC6_6_O4
--operation mode is normal

SE1_settle_cnt[20]_lut_out = SE1_settle_cnt[20] & (SE1L052 # SE1L323Q & SE1L781) # !SE1_settle_cnt[20] & SE1L323Q & SE1L781;
SE1_settle_cnt[20] = DFFE(SE1_settle_cnt[20]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC7_6_O4
--operation mode is normal

SE1_settle_cnt[21]_lut_out = SE1_settle_cnt[21] & (SE1L052 # SE1L323Q & SE1L981) # !SE1_settle_cnt[21] & SE1L323Q & SE1L981;
SE1_settle_cnt[21] = DFFE(SE1_settle_cnt[21]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC5_6_O4
--operation mode is normal

SE1_settle_cnt[22]_lut_out = SE1_settle_cnt[22] & (SE1L052 # SE1L323Q & SE1L191) # !SE1_settle_cnt[22] & SE1L323Q & SE1L191;
SE1_settle_cnt[22] = DFFE(SE1_settle_cnt[22]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC8_6_O4
--operation mode is normal

SE1_settle_cnt[23]_lut_out = SE1_settle_cnt[23] & (SE1L052 # SE1L323Q & SE1L391) # !SE1_settle_cnt[23] & SE1L323Q & SE1L391;
SE1_settle_cnt[23] = DFFE(SE1_settle_cnt[23]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L372 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497 at LC1_6_O4
--operation mode is normal

SE1L372 = !SE1_settle_cnt[23] & !SE1_settle_cnt[22] & !SE1_settle_cnt[21] & !SE1_settle_cnt[20];


--SE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC10_6_O4
--operation mode is normal

SE1_settle_cnt[16]_lut_out = SE1_settle_cnt[16] & (SE1L052 # SE1L323Q & SE1L971) # !SE1_settle_cnt[16] & SE1L323Q & SE1L971;
SE1_settle_cnt[16] = DFFE(SE1_settle_cnt[16]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC9_6_O4
--operation mode is normal

SE1_settle_cnt[17]_lut_out = SE1_settle_cnt[17] & (SE1L052 # SE1L323Q & SE1L181) # !SE1_settle_cnt[17] & SE1L323Q & SE1L181;
SE1_settle_cnt[17] = DFFE(SE1_settle_cnt[17]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC3_6_O4
--operation mode is normal

SE1_settle_cnt[18]_lut_out = SE1_settle_cnt[18] & (SE1L052 # SE1L323Q & SE1L381) # !SE1_settle_cnt[18] & SE1L323Q & SE1L381;
SE1_settle_cnt[18] = DFFE(SE1_settle_cnt[18]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC4_6_O4
--operation mode is normal

SE1_settle_cnt[19]_lut_out = SE1_settle_cnt[19] & (SE1L052 # SE1L323Q & SE1L581) # !SE1_settle_cnt[19] & SE1L323Q & SE1L581;
SE1_settle_cnt[19] = DFFE(SE1_settle_cnt[19]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L772 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504 at LC2_6_O4
--operation mode is normal

SE1L772 = (!SE1_settle_cnt[17] & !SE1_settle_cnt[19] & !SE1_settle_cnt[16] & !SE1_settle_cnt[18]) & CASCADE(SE1L372);


--SE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC10_4_O4
--operation mode is normal

SE1_settle_cnt[12]_lut_out = SE1_settle_cnt[12] & (SE1L052 # SE1L323Q & SE1L171) # !SE1_settle_cnt[12] & SE1L323Q & SE1L171;
SE1_settle_cnt[12] = DFFE(SE1_settle_cnt[12]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC3_4_O4
--operation mode is normal

SE1_settle_cnt[13]_lut_out = SE1_settle_cnt[13] & (SE1L052 # SE1L323Q & SE1L371) # !SE1_settle_cnt[13] & SE1L323Q & SE1L371;
SE1_settle_cnt[13] = DFFE(SE1_settle_cnt[13]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC4_4_O4
--operation mode is normal

SE1_settle_cnt[14]_lut_out = SE1_settle_cnt[14] & (SE1L052 # SE1L323Q & SE1L571) # !SE1_settle_cnt[14] & SE1L323Q & SE1L571;
SE1_settle_cnt[14] = DFFE(SE1_settle_cnt[14]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC6_9_O4
--operation mode is normal

SE1_settle_cnt[15]_lut_out = SE1L052 & (SE1_settle_cnt[15] # SE1L323Q & SE1L771) # !SE1L052 & SE1L323Q & SE1L771;
SE1_settle_cnt[15] = DFFE(SE1_settle_cnt[15]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L472 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499 at LC8_4_O4
--operation mode is normal

SE1L472 = !SE1_settle_cnt[13] & !SE1_settle_cnt[14] & !SE1_settle_cnt[12] & !SE1_settle_cnt[15];


--SE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC2_4_O4
--operation mode is normal

SE1_settle_cnt[8]_lut_out = SE1_settle_cnt[8] & (SE1L052 # SE1L323Q & SE1L361) # !SE1_settle_cnt[8] & SE1L323Q & SE1L361;
SE1_settle_cnt[8] = DFFE(SE1_settle_cnt[8]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC5_4_O4
--operation mode is normal

SE1_settle_cnt[9]_lut_out = SE1_settle_cnt[9] & (SE1L052 # SE1L323Q & SE1L561) # !SE1_settle_cnt[9] & SE1L323Q & SE1L561;
SE1_settle_cnt[9] = DFFE(SE1_settle_cnt[9]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC7_4_O4
--operation mode is normal

SE1_settle_cnt[10]_lut_out = SE1_settle_cnt[10] & (SE1L052 # SE1L323Q & SE1L761) # !SE1_settle_cnt[10] & SE1L323Q & SE1L761;
SE1_settle_cnt[10] = DFFE(SE1_settle_cnt[10]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC1_4_O4
--operation mode is normal

SE1_settle_cnt[11]_lut_out = SE1_settle_cnt[11] & (SE1L052 # SE1L323Q & SE1L961) # !SE1_settle_cnt[11] & SE1L323Q & SE1L961;
SE1_settle_cnt[11] = DFFE(SE1_settle_cnt[11]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L872 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505 at LC9_4_O4
--operation mode is normal

SE1L872 = (!SE1_settle_cnt[11] & !SE1_settle_cnt[10] & !SE1_settle_cnt[8] & !SE1_settle_cnt[9]) & CASCADE(SE1L472);


--SE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC7_2_O4
--operation mode is normal

SE1_settle_cnt[7]_lut_out = SE1L323Q & (SE1L161 # SE1L052 & SE1_settle_cnt[7]) # !SE1L323Q & SE1L052 & SE1_settle_cnt[7];
SE1_settle_cnt[7] = DFFE(SE1_settle_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC1_2_O4
--operation mode is normal

SE1_settle_cnt[4]_lut_out = SE1_settle_cnt[4] & (SE1L052 # SE1L551 & SE1L323Q) # !SE1_settle_cnt[4] & SE1L551 & SE1L323Q;
SE1_settle_cnt[4] = DFFE(SE1_settle_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC2_1_O4
--operation mode is normal

SE1_settle_cnt[5]_lut_out = SE1_settle_cnt[5] & (SE1L052 # SE1L751 & SE1L323Q) # !SE1_settle_cnt[5] & SE1L751 & SE1L323Q;
SE1_settle_cnt[5] = DFFE(SE1_settle_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC3_2_O4
--operation mode is normal

SE1_settle_cnt[6]_lut_out = SE1_settle_cnt[6] & (SE1L052 # SE1L323Q & SE1L951) # !SE1_settle_cnt[6] & SE1L323Q & SE1L951;
SE1_settle_cnt[6] = DFFE(SE1_settle_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L572 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501 at LC3_1_O4
--operation mode is normal

SE1L572 = !SE1_settle_cnt[5] & !SE1_settle_cnt[6] & SE1_settle_cnt[7] & !SE1_settle_cnt[4];


--SE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC4_2_O4
--operation mode is normal

SE1_settle_cnt[0]_lut_out = SE1_settle_cnt[0] & (SE1L052 # SE1L741 & SE1L323Q) # !SE1_settle_cnt[0] & SE1L741 & SE1L323Q;
SE1_settle_cnt[0] = DFFE(SE1_settle_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC2_2_O4
--operation mode is normal

SE1_settle_cnt[1]_lut_out = SE1_settle_cnt[1] & (SE1L052 # SE1L941 & SE1L323Q) # !SE1_settle_cnt[1] & SE1L941 & SE1L323Q;
SE1_settle_cnt[1] = DFFE(SE1_settle_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC8_2_O4
--operation mode is normal

SE1_settle_cnt[2]_lut_out = SE1_settle_cnt[2] & (SE1L052 # SE1L151 & SE1L323Q) # !SE1_settle_cnt[2] & SE1L151 & SE1L323Q;
SE1_settle_cnt[2] = DFFE(SE1_settle_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC1_1_O4
--operation mode is normal

SE1_settle_cnt[3]_lut_out = SE1_settle_cnt[3] & (SE1L052 # SE1L323Q & SE1L351) # !SE1_settle_cnt[3] & SE1L323Q & SE1L351;
SE1_settle_cnt[3] = DFFE(SE1_settle_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L972 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506 at LC4_1_O4
--operation mode is normal

SE1L972 = (!SE1_settle_cnt[2] & !SE1_settle_cnt[1] & !SE1_settle_cnt[3] & !SE1_settle_cnt[0]) & CASCADE(SE1L572);


--SE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC9_12_M4
--operation mode is normal

SE1_digitize_cnt[28]_lut_out = SE1L613Q & (SE1L041 # SE1L37 & SE1_digitize_cnt[28]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[28];
SE1_digitize_cnt[28] = DFFE(SE1_digitize_cnt[28]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC8_11_M4
--operation mode is normal

SE1_digitize_cnt[29]_lut_out = SE1L37 & (SE1_digitize_cnt[29] # SE1L613Q & SE1L241) # !SE1L37 & SE1L613Q & SE1L241;
SE1_digitize_cnt[29] = DFFE(SE1_digitize_cnt[29]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC3_11_M4
--operation mode is normal

SE1_digitize_cnt[30]_lut_out = SE1L37 & (SE1_digitize_cnt[30] # SE1L613Q & SE1L441) # !SE1L37 & SE1L613Q & SE1L441;
SE1_digitize_cnt[30] = DFFE(SE1_digitize_cnt[30]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC7_11_M4
--operation mode is normal

SE1_digitize_cnt[31]_lut_out = SE1L613Q & (SE1L641 # SE1L37 & SE1_digitize_cnt[31]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[31];
SE1_digitize_cnt[31] = DFFE(SE1_digitize_cnt[31]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496 at LC1_11_M4
--operation mode is normal

SE1L92 = !SE1_digitize_cnt[29] & !SE1_digitize_cnt[30] & !SE1_digitize_cnt[31] & !SE1_digitize_cnt[28];


--SE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC6_11_M4
--operation mode is normal

SE1_digitize_cnt[24]_lut_out = SE1_digitize_cnt[24] & (SE1L37 # SE1L613Q & SE1L231) # !SE1_digitize_cnt[24] & SE1L613Q & SE1L231;
SE1_digitize_cnt[24] = DFFE(SE1_digitize_cnt[24]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC4_11_M4
--operation mode is normal

SE1_digitize_cnt[25]_lut_out = SE1_digitize_cnt[25] & (SE1L37 # SE1L613Q & SE1L431) # !SE1_digitize_cnt[25] & SE1L613Q & SE1L431;
SE1_digitize_cnt[25] = DFFE(SE1_digitize_cnt[25]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC8_12_M4
--operation mode is normal

SE1_digitize_cnt[26]_lut_out = SE1L613Q & (SE1L631 # SE1L37 & SE1_digitize_cnt[26]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[26];
SE1_digitize_cnt[26] = DFFE(SE1_digitize_cnt[26]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC10_12_M4
--operation mode is normal

SE1_digitize_cnt[27]_lut_out = SE1L613Q & (SE1L831 # SE1L37 & SE1_digitize_cnt[27]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[27];
SE1_digitize_cnt[27] = DFFE(SE1_digitize_cnt[27]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L33 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504 at LC2_11_M4
--operation mode is normal

SE1L33 = (!SE1_digitize_cnt[24] & !SE1_digitize_cnt[26] & !SE1_digitize_cnt[25] & !SE1_digitize_cnt[27]) & CASCADE(SE1L92);


--SE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC4_9_M4
--operation mode is normal

SE1_digitize_cnt[20]_lut_out = SE1L37 & (SE1_digitize_cnt[20] # SE1L613Q & SE1L421) # !SE1L37 & SE1L613Q & SE1L421;
SE1_digitize_cnt[20] = DFFE(SE1_digitize_cnt[20]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC10_9_M4
--operation mode is normal

SE1_digitize_cnt[21]_lut_out = SE1L37 & (SE1_digitize_cnt[21] # SE1L613Q & SE1L621) # !SE1L37 & SE1L613Q & SE1L621;
SE1_digitize_cnt[21] = DFFE(SE1_digitize_cnt[21]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC9_9_M4
--operation mode is normal

SE1_digitize_cnt[22]_lut_out = SE1L37 & (SE1_digitize_cnt[22] # SE1L613Q & SE1L821) # !SE1L37 & SE1L613Q & SE1L821;
SE1_digitize_cnt[22] = DFFE(SE1_digitize_cnt[22]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC2_9_M4
--operation mode is normal

SE1_digitize_cnt[23]_lut_out = SE1L37 & (SE1_digitize_cnt[23] # SE1L613Q & SE1L031) # !SE1L37 & SE1L613Q & SE1L031;
SE1_digitize_cnt[23] = DFFE(SE1_digitize_cnt[23]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L03 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498 at LC6_9_M4
--operation mode is normal

SE1L03 = !SE1_digitize_cnt[20] & !SE1_digitize_cnt[22] & !SE1_digitize_cnt[23] & !SE1_digitize_cnt[21];


--SE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC3_9_M4
--operation mode is normal

SE1_digitize_cnt[16]_lut_out = SE1L37 & (SE1_digitize_cnt[16] # SE1L613Q & SE1L611) # !SE1L37 & SE1L613Q & SE1L611;
SE1_digitize_cnt[16] = DFFE(SE1_digitize_cnt[16]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC5_9_M4
--operation mode is normal

SE1_digitize_cnt[17]_lut_out = SE1L37 & (SE1_digitize_cnt[17] # SE1L613Q & SE1L811) # !SE1L37 & SE1L613Q & SE1L811;
SE1_digitize_cnt[17] = DFFE(SE1_digitize_cnt[17]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC1_9_M4
--operation mode is normal

SE1_digitize_cnt[18]_lut_out = SE1L37 & (SE1_digitize_cnt[18] # SE1L613Q & SE1L021) # !SE1L37 & SE1L613Q & SE1L021;
SE1_digitize_cnt[18] = DFFE(SE1_digitize_cnt[18]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC8_9_M4
--operation mode is normal

SE1_digitize_cnt[19]_lut_out = SE1L37 & (SE1_digitize_cnt[19] # SE1L613Q & SE1L221) # !SE1L37 & SE1L613Q & SE1L221;
SE1_digitize_cnt[19] = DFFE(SE1_digitize_cnt[19]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L43 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505 at LC7_9_M4
--operation mode is normal

SE1L43 = (!SE1_digitize_cnt[16] & !SE1_digitize_cnt[19] & !SE1_digitize_cnt[17] & !SE1_digitize_cnt[18]) & CASCADE(SE1L03);


--SE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC6_7_M4
--operation mode is normal

SE1_digitize_cnt[12]_lut_out = SE1L37 & (SE1_digitize_cnt[12] # SE1L613Q & SE1L801) # !SE1L37 & SE1L613Q & SE1L801;
SE1_digitize_cnt[12] = DFFE(SE1_digitize_cnt[12]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC5_7_M4
--operation mode is normal

SE1_digitize_cnt[13]_lut_out = SE1L37 & (SE1_digitize_cnt[13] # SE1L613Q & SE1L011) # !SE1L37 & SE1L613Q & SE1L011;
SE1_digitize_cnt[13] = DFFE(SE1_digitize_cnt[13]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC10_7_M4
--operation mode is normal

SE1_digitize_cnt[14]_lut_out = SE1L37 & (SE1_digitize_cnt[14] # SE1L613Q & SE1L211) # !SE1L37 & SE1L613Q & SE1L211;
SE1_digitize_cnt[14] = DFFE(SE1_digitize_cnt[14]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC3_7_M4
--operation mode is normal

SE1_digitize_cnt[15]_lut_out = SE1L37 & (SE1_digitize_cnt[15] # SE1L613Q & SE1L411) # !SE1L37 & SE1L613Q & SE1L411;
SE1_digitize_cnt[15] = DFFE(SE1_digitize_cnt[15]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500 at LC8_7_M4
--operation mode is normal

SE1L13 = !SE1_digitize_cnt[12] & !SE1_digitize_cnt[14] & !SE1_digitize_cnt[13] & !SE1_digitize_cnt[15];


--SE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC4_7_M4
--operation mode is normal

SE1_digitize_cnt[9]_lut_out = SE1L37 & (SE1_digitize_cnt[9] # SE1L613Q & SE1L201) # !SE1L37 & SE1L613Q & SE1L201;
SE1_digitize_cnt[9] = DFFE(SE1_digitize_cnt[9]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC1_7_M4
--operation mode is normal

SE1_digitize_cnt[8]_lut_out = SE1L37 & (SE1_digitize_cnt[8] # SE1L613Q & SE1L001) # !SE1L37 & SE1L613Q & SE1L001;
SE1_digitize_cnt[8] = DFFE(SE1_digitize_cnt[8]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC2_7_M4
--operation mode is normal

SE1_digitize_cnt[10]_lut_out = SE1L37 & (SE1_digitize_cnt[10] # SE1L613Q & SE1L401) # !SE1L37 & SE1L613Q & SE1L401;
SE1_digitize_cnt[10] = DFFE(SE1_digitize_cnt[10]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC7_7_M4
--operation mode is normal

SE1_digitize_cnt[11]_lut_out = SE1L37 & (SE1_digitize_cnt[11] # SE1L613Q & SE1L601) # !SE1L37 & SE1L613Q & SE1L601;
SE1_digitize_cnt[11] = DFFE(SE1_digitize_cnt[11]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L53 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506 at LC9_7_M4
--operation mode is normal

SE1L53 = (SE1_digitize_cnt[9] & !SE1_digitize_cnt[8] & !SE1_digitize_cnt[10] & !SE1_digitize_cnt[11]) & CASCADE(SE1L13);


--SE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC3_6_M4
--operation mode is normal

SE1_digitize_cnt[4]_lut_out = SE1L613Q & (SE1L29 # SE1_digitize_cnt[4] & SE1L37) # !SE1L613Q & SE1_digitize_cnt[4] & SE1L37;
SE1_digitize_cnt[4] = DFFE(SE1_digitize_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC4_6_M4
--operation mode is normal

SE1_digitize_cnt[5]_lut_out = SE1L613Q & (SE1L49 # SE1_digitize_cnt[5] & SE1L37) # !SE1L613Q & SE1_digitize_cnt[5] & SE1L37;
SE1_digitize_cnt[5] = DFFE(SE1_digitize_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC1_6_M4
--operation mode is normal

SE1_digitize_cnt[6]_lut_out = SE1L613Q & (SE1L69 # SE1L37 & SE1_digitize_cnt[6]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[6];
SE1_digitize_cnt[6] = DFFE(SE1_digitize_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC3_5_M4
--operation mode is normal

SE1_digitize_cnt[7]_lut_out = SE1L37 & (SE1_digitize_cnt[7] # SE1L613Q & SE1L89) # !SE1L37 & SE1L613Q & SE1L89;
SE1_digitize_cnt[7] = DFFE(SE1_digitize_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L23 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502 at LC6_5_M4
--operation mode is normal

SE1L23 = !SE1_digitize_cnt[6] & !SE1_digitize_cnt[5] & !SE1_digitize_cnt[7] & !SE1_digitize_cnt[4];


--SE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC7_8_P4
--operation mode is normal

SE1_digitize_cnt[0]_lut_out = SE1L152 # SE1_digitize_cnt[0] & (!SE1L042 # !SE1L742);
SE1_digitize_cnt[0] = DFFE(SE1_digitize_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC6_8_P4
--operation mode is normal

SE1_digitize_cnt[1]_lut_out = SE1L522 # SE1_digitize_cnt[1] & (!SE1L042 # !SE1L742);
SE1_digitize_cnt[1] = DFFE(SE1_digitize_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC2_6_M4
--operation mode is normal

SE1_digitize_cnt[2]_lut_out = SE1L613Q & (SE1L88 # SE1_digitize_cnt[2] & SE1L37) # !SE1L613Q & SE1_digitize_cnt[2] & SE1L37;
SE1_digitize_cnt[2] = DFFE(SE1_digitize_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC5_5_M4
--operation mode is normal

SE1_digitize_cnt[3]_lut_out = SE1L613Q & (SE1L09 # SE1L37 & SE1_digitize_cnt[3]) # !SE1L613Q & SE1L37 & SE1_digitize_cnt[3];
SE1_digitize_cnt[3] = DFFE(SE1_digitize_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L63 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507 at LC7_5_M4
--operation mode is normal

SE1L63 = (!SE1_digitize_cnt[1] & !SE1_digitize_cnt[2] & !SE1_digitize_cnt[0] & !SE1_digitize_cnt[3]) & CASCADE(SE1L23);


--SE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC3_10_P3
--operation mode is normal

SE1L21 = SE1L023Q & !L1L4Q;


--PE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~786 at LC1_11_E4
--operation mode is normal

PE1L97 = !M1_DAQ_ctrl_local.LC_mode[0] & PE1L28Q & !M1_DAQ_ctrl_local.LC_mode[1] & BF1L1Q;


--SE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC4_14_P4
--operation mode is normal

SE1_readout_cnt[7]_lut_out = SE1L07 # SE1L77 # SE1L023Q & SE1L422;
SE1_readout_cnt[7] = DFFE(SE1_readout_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91 at LC9_15_P4
--operation mode is normal

SE1L952 = SE1_readout_cnt[6] & SE1_readout_cnt[4] & !SE1_readout_cnt[7] & SE1_readout_cnt[5];


--SE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93 at LC10_15_P4
--operation mode is normal

SE1L062 = (SE1_readout_cnt[3] & SE1_readout_cnt[1] & SE1_readout_cnt[0] & SE1_readout_cnt[2]) & CASCADE(SE1L952);


--JE1L81 is daq:inst_daq|trigger:inst_trigger|i57~24 at LC6_3_W2
--operation mode is normal

JE1L81 = (JE1L61 & (JE1_last_A # !JE1L31) # !M1_DAQ_ctrl_local.enable_AB[0]) & CASCADE(JE1L71);


--JE1L71 is daq:inst_daq|trigger:inst_trigger|i57~23 at LC5_3_W2
--operation mode is normal

JE1L71 = M1_DAQ_ctrl_local.enable_AB[1] & !RE1L1Q & !RE2L1Q & M1_DAQ_ctrl_local.enable_DAQ;


--SE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7002 at LC3_15_Z4
--operation mode is normal

SE2L942 = SE2L423Q # !SE1L213Q;


--SE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7003 at LC3_14_Z4
--operation mode is normal

SE2L052 = SE2L023Q # SE2L613Q;


--PE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~840 at LC8_14_G1
--operation mode is normal

PE2L47 = PE2L18Q & !BF2L1Q;


--PE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~841 at LC9_13_G1
--operation mode is normal

PE2L57 = !PE2L58Q & !PE2L78Q;


--PE2_i27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i27 at LC3_14_G1
--operation mode is normal

PE2_i27 = SE2L2Q # RE2L1Q;


--PE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~842 at LC9_14_G1
--operation mode is normal

PE2L67 = !PE2_i27 & (PE2L48Q # PE2L47 # !PE2L57);


--PE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~843 at LC4_15_R2
--operation mode is normal

PE2L77 = NE2_wr_ptr[0] & (NE2_wr_ptr[1] $ !NE2_rd_ptr[1] # !NE2_rd_ptr[0]) # !NE2_wr_ptr[0] & (NE2_rd_ptr[0] # NE2_wr_ptr[1] $ !NE2_rd_ptr[1]);


--NE2L732 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC3_2_R2
--operation mode is normal

NE2L732 = NE2_wr_ptr[0] & PE2L28Q;


--NE2L332 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC6_3_R2
--operation mode is normal

NE2L332 = NE2_rd_ptr[0] & !L1L4Q & (VE2L327 # VE2L427);


--BF2_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_down at LC3_10_N1
--operation mode is normal

BF2_got_post_lc_down_lut_out = (BF2_got_post_lc_down # DF1L51Q & !BF2L262 & BF2L65) & CASCADE(BF2L49);
BF2_got_post_lc_down = DFFE(BF2_got_post_lc_down_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_up at LC1_1_V1
--operation mode is normal

BF2_got_post_lc_up_lut_out = BF2L57 & (BF2_got_post_lc_up # BF2L55);
BF2_got_post_lc_up = DFFE(BF2_got_post_lc_up_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_up at LC10_8_U1
--operation mode is normal

BF2_got_pre_lc_up_lut_out = BF2L57 & (BF2_got_pre_lc_up # BF2L95 & !BF2L815);
BF2_got_pre_lc_up = DFFE(BF2_got_pre_lc_up_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_down at LC8_8_U1
--operation mode is normal

BF2_got_pre_lc_down_lut_out = BF2L57 & (BF2_got_pre_lc_down # !BF2L815 & BF2L87);
BF2_got_pre_lc_down = DFFE(BF2_got_pre_lc_down_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i454~73 at LC3_1_U1
--operation mode is normal

BF2L35 = !BF2_got_post_lc_up & !BF2_got_pre_lc_down & !BF2_got_post_lc_down & !BF2_got_pre_lc_up;


--BF2L45 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i454~74 at LC2_11_N1
--operation mode is normal

BF2L45 = BF2L35 & (BF2L15 # BF2L24);


--BF2_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_old at LC9_10_S1
--operation mode is normal

BF2_launch_old_lut_out = PE2L1Q;
BF2_launch_old = DFFE(BF2_launch_old_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~427 at LC2_10_N1
--operation mode is normal

BF2L57 = !BF2L15 & !BF2L24 & (PE2L1Q # !BF2_launch_old);

--BF2L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~480 at LC2_10_N1
--operation mode is normal

BF2L49 = !BF2L15 & !BF2L24 & (PE2L1Q # !BF2_launch_old);


--SE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC8_15_N4
--operation mode is normal

SE2_settle_cnt[28]_lut_out = SE2L202 & (SE2L323Q # SE2_settle_cnt[28] & SE2L252) # !SE2L202 & SE2_settle_cnt[28] & SE2L252;
SE2_settle_cnt[28] = DFFE(SE2_settle_cnt[28]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC10_16_N4
--operation mode is normal

SE2_settle_cnt[29]_lut_out = SE2L252 & (SE2_settle_cnt[29] # SE2L323Q & SE2L402) # !SE2L252 & SE2L323Q & SE2L402;
SE2_settle_cnt[29] = DFFE(SE2_settle_cnt[29]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC8_16_N4
--operation mode is normal

SE2_settle_cnt[30]_lut_out = SE2L252 & (SE2_settle_cnt[30] # SE2L323Q & SE2L602) # !SE2L252 & SE2L323Q & SE2L602;
SE2_settle_cnt[30] = DFFE(SE2_settle_cnt[30]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC9_15_N4
--operation mode is normal

SE2_settle_cnt[31]_lut_out = SE2L802 & (SE2L323Q # SE2_settle_cnt[31] & SE2L252) # !SE2L802 & SE2_settle_cnt[31] & SE2L252;
SE2_settle_cnt[31] = DFFE(SE2_settle_cnt[31]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L472 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495 at LC1_16_N4
--operation mode is normal

SE2L472 = !SE2_settle_cnt[31] & !SE2_settle_cnt[30] & !SE2_settle_cnt[28] & !SE2_settle_cnt[29];


--SE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC3_8_N4
--operation mode is normal

SE2_settle_cnt[24]_lut_out = SE2_settle_cnt[24] & (SE2L252 # SE2L323Q & SE2L491) # !SE2_settle_cnt[24] & SE2L323Q & SE2L491;
SE2_settle_cnt[24] = DFFE(SE2_settle_cnt[24]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC7_15_N4
--operation mode is normal

SE2_settle_cnt[25]_lut_out = SE2L691 & (SE2L323Q # SE2_settle_cnt[25] & SE2L252) # !SE2L691 & SE2_settle_cnt[25] & SE2L252;
SE2_settle_cnt[25] = DFFE(SE2_settle_cnt[25]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC7_16_N4
--operation mode is normal

SE2_settle_cnt[26]_lut_out = SE2L252 & (SE2_settle_cnt[26] # SE2L323Q & SE2L891) # !SE2L252 & SE2L323Q & SE2L891;
SE2_settle_cnt[26] = DFFE(SE2_settle_cnt[26]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC6_16_N4
--operation mode is normal

SE2_settle_cnt[27]_lut_out = SE2L252 & (SE2_settle_cnt[27] # SE2L323Q & SE2L002) # !SE2L252 & SE2L323Q & SE2L002;
SE2_settle_cnt[27] = DFFE(SE2_settle_cnt[27]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L872 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503 at LC2_16_N4
--operation mode is normal

SE2L872 = (!SE2_settle_cnt[25] & !SE2_settle_cnt[27] & !SE2_settle_cnt[24] & !SE2_settle_cnt[26]) & CASCADE(SE2L472);


--SE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC4_14_N4
--operation mode is normal

SE2_settle_cnt[20]_lut_out = SE2_settle_cnt[20] & (SE2L252 # SE2L323Q & SE2L681) # !SE2_settle_cnt[20] & SE2L323Q & SE2L681;
SE2_settle_cnt[20] = DFFE(SE2_settle_cnt[20]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC2_14_N4
--operation mode is normal

SE2_settle_cnt[21]_lut_out = SE2_settle_cnt[21] & (SE2L252 # SE2L323Q & SE2L881) # !SE2_settle_cnt[21] & SE2L323Q & SE2L881;
SE2_settle_cnt[21] = DFFE(SE2_settle_cnt[21]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC5_14_N4
--operation mode is normal

SE2_settle_cnt[22]_lut_out = SE2_settle_cnt[22] & (SE2L252 # SE2L323Q & SE2L091) # !SE2_settle_cnt[22] & SE2L323Q & SE2L091;
SE2_settle_cnt[22] = DFFE(SE2_settle_cnt[22]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC6_14_N4
--operation mode is normal

SE2_settle_cnt[23]_lut_out = SE2_settle_cnt[23] & (SE2L252 # SE2L323Q & SE2L291) # !SE2_settle_cnt[23] & SE2L323Q & SE2L291;
SE2_settle_cnt[23] = DFFE(SE2_settle_cnt[23]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L572 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497 at LC8_14_N4
--operation mode is normal

SE2L572 = !SE2_settle_cnt[23] & !SE2_settle_cnt[21] & !SE2_settle_cnt[22] & !SE2_settle_cnt[20];


--SE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC10_14_N4
--operation mode is normal

SE2_settle_cnt[16]_lut_out = SE2_settle_cnt[16] & (SE2L252 # SE2L323Q & SE2L871) # !SE2_settle_cnt[16] & SE2L323Q & SE2L871;
SE2_settle_cnt[16] = DFFE(SE2_settle_cnt[16]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC1_14_N4
--operation mode is normal

SE2_settle_cnt[17]_lut_out = SE2_settle_cnt[17] & (SE2L252 # SE2L323Q & SE2L081) # !SE2_settle_cnt[17] & SE2L323Q & SE2L081;
SE2_settle_cnt[17] = DFFE(SE2_settle_cnt[17]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC7_14_N4
--operation mode is normal

SE2_settle_cnt[18]_lut_out = SE2_settle_cnt[18] & (SE2L252 # SE2L323Q & SE2L281) # !SE2_settle_cnt[18] & SE2L323Q & SE2L281;
SE2_settle_cnt[18] = DFFE(SE2_settle_cnt[18]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC3_14_N4
--operation mode is normal

SE2_settle_cnt[19]_lut_out = SE2_settle_cnt[19] & (SE2L252 # SE2L323Q & SE2L481) # !SE2_settle_cnt[19] & SE2L323Q & SE2L481;
SE2_settle_cnt[19] = DFFE(SE2_settle_cnt[19]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L972 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504 at LC9_14_N4
--operation mode is normal

SE2L972 = (!SE2_settle_cnt[19] & !SE2_settle_cnt[18] & !SE2_settle_cnt[16] & !SE2_settle_cnt[17]) & CASCADE(SE2L572);


--SE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC1_12_N4
--operation mode is normal

SE2_settle_cnt[12]_lut_out = SE2_settle_cnt[12] & (SE2L252 # SE2L323Q & SE2L071) # !SE2_settle_cnt[12] & SE2L323Q & SE2L071;
SE2_settle_cnt[12] = DFFE(SE2_settle_cnt[12]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC6_12_N4
--operation mode is normal

SE2_settle_cnt[13]_lut_out = SE2_settle_cnt[13] & (SE2L252 # SE2L323Q & SE2L271) # !SE2_settle_cnt[13] & SE2L323Q & SE2L271;
SE2_settle_cnt[13] = DFFE(SE2_settle_cnt[13]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC7_12_N4
--operation mode is normal

SE2_settle_cnt[14]_lut_out = SE2_settle_cnt[14] & (SE2L252 # SE2L323Q & SE2L471) # !SE2_settle_cnt[14] & SE2L323Q & SE2L471;
SE2_settle_cnt[14] = DFFE(SE2_settle_cnt[14]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC5_8_N4
--operation mode is normal

SE2_settle_cnt[15]_lut_out = SE2_settle_cnt[15] & (SE2L252 # SE2L323Q & SE2L671) # !SE2_settle_cnt[15] & SE2L323Q & SE2L671;
SE2_settle_cnt[15] = DFFE(SE2_settle_cnt[15]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L672 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499 at LC4_12_N4
--operation mode is normal

SE2L672 = !SE2_settle_cnt[13] & !SE2_settle_cnt[14] & !SE2_settle_cnt[12] & !SE2_settle_cnt[15];


--SE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC3_12_N4
--operation mode is normal

SE2_settle_cnt[8]_lut_out = SE2_settle_cnt[8] & (SE2L252 # SE2L323Q & SE2L261) # !SE2_settle_cnt[8] & SE2L323Q & SE2L261;
SE2_settle_cnt[8] = DFFE(SE2_settle_cnt[8]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC8_12_N4
--operation mode is normal

SE2_settle_cnt[9]_lut_out = SE2_settle_cnt[9] & (SE2L252 # SE2L323Q & SE2L461) # !SE2_settle_cnt[9] & SE2L323Q & SE2L461;
SE2_settle_cnt[9] = DFFE(SE2_settle_cnt[9]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC10_12_N4
--operation mode is normal

SE2_settle_cnt[10]_lut_out = SE2_settle_cnt[10] & (SE2L252 # SE2L323Q & SE2L661) # !SE2_settle_cnt[10] & SE2L323Q & SE2L661;
SE2_settle_cnt[10] = DFFE(SE2_settle_cnt[10]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC2_12_N4
--operation mode is normal

SE2_settle_cnt[11]_lut_out = SE2_settle_cnt[11] & (SE2L252 # SE2L323Q & SE2L861) # !SE2_settle_cnt[11] & SE2L323Q & SE2L861;
SE2_settle_cnt[11] = DFFE(SE2_settle_cnt[11]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L082 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505 at LC5_12_N4
--operation mode is normal

SE2L082 = (!SE2_settle_cnt[10] & !SE2_settle_cnt[9] & !SE2_settle_cnt[8] & !SE2_settle_cnt[11]) & CASCADE(SE2L672);


--SE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC7_10_N4
--operation mode is normal

SE2_settle_cnt[7]_lut_out = SE2L252 & (SE2_settle_cnt[7] # SE2L061 & SE2L323Q) # !SE2L252 & SE2L061 & SE2L323Q;
SE2_settle_cnt[7] = DFFE(SE2_settle_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC8_10_N4
--operation mode is normal

SE2_settle_cnt[4]_lut_out = SE2_settle_cnt[4] & (SE2L252 # SE2L323Q & SE2L451) # !SE2_settle_cnt[4] & SE2L323Q & SE2L451;
SE2_settle_cnt[4] = DFFE(SE2_settle_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC1_10_N4
--operation mode is normal

SE2_settle_cnt[5]_lut_out = SE2_settle_cnt[5] & (SE2L252 # SE2L323Q & SE2L651) # !SE2_settle_cnt[5] & SE2L323Q & SE2L651;
SE2_settle_cnt[5] = DFFE(SE2_settle_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC10_10_N4
--operation mode is normal

SE2_settle_cnt[6]_lut_out = SE2_settle_cnt[6] & (SE2L252 # SE2L851 & SE2L323Q) # !SE2_settle_cnt[6] & SE2L851 & SE2L323Q;
SE2_settle_cnt[6] = DFFE(SE2_settle_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L772 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501 at LC3_9_N4
--operation mode is normal

SE2L772 = !SE2_settle_cnt[6] & !SE2_settle_cnt[5] & SE2_settle_cnt[7] & !SE2_settle_cnt[4];


--SE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC2_10_N4
--operation mode is normal

SE2_settle_cnt[0]_lut_out = SE2_settle_cnt[0] & (SE2L252 # SE2L323Q & SE2L641) # !SE2_settle_cnt[0] & SE2L323Q & SE2L641;
SE2_settle_cnt[0] = DFFE(SE2_settle_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC4_10_N4
--operation mode is normal

SE2_settle_cnt[1]_lut_out = SE2_settle_cnt[1] & (SE2L252 # SE2L323Q & SE2L841) # !SE2_settle_cnt[1] & SE2L323Q & SE2L841;
SE2_settle_cnt[1] = DFFE(SE2_settle_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC3_10_N4
--operation mode is normal

SE2_settle_cnt[2]_lut_out = SE2_settle_cnt[2] & (SE2L252 # SE2L323Q & SE2L051) # !SE2_settle_cnt[2] & SE2L323Q & SE2L051;
SE2_settle_cnt[2] = DFFE(SE2_settle_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC2_9_N4
--operation mode is normal

SE2_settle_cnt[3]_lut_out = SE2_settle_cnt[3] & (SE2L252 # SE2L323Q & SE2L251) # !SE2_settle_cnt[3] & SE2L323Q & SE2L251;
SE2_settle_cnt[3] = DFFE(SE2_settle_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L182 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506 at LC4_9_N4
--operation mode is normal

SE2L182 = (!SE2_settle_cnt[2] & !SE2_settle_cnt[1] & !SE2_settle_cnt[3] & !SE2_settle_cnt[0]) & CASCADE(SE2L772);


--SE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC8_7_T4
--operation mode is normal

SE2_digitize_cnt[28]_lut_out = SE2L352 & (SE2_digitize_cnt[28] # SE2L713Q & SE2L931) # !SE2L352 & SE2L713Q & SE2L931;
SE2_digitize_cnt[28] = DFFE(SE2_digitize_cnt[28]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC10_7_T4
--operation mode is normal

SE2_digitize_cnt[29]_lut_out = SE2L352 & (SE2_digitize_cnt[29] # SE2L713Q & SE2L141) # !SE2L352 & SE2L713Q & SE2L141;
SE2_digitize_cnt[29] = DFFE(SE2_digitize_cnt[29]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC2_6_T4
--operation mode is normal

SE2_digitize_cnt[30]_lut_out = SE2_digitize_cnt[30] & (SE2L352 # SE2L713Q & SE2L341) # !SE2_digitize_cnt[30] & SE2L713Q & SE2L341;
SE2_digitize_cnt[30] = DFFE(SE2_digitize_cnt[30]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC8_6_T4
--operation mode is normal

SE2_digitize_cnt[31]_lut_out = SE2_digitize_cnt[31] & (SE2L352 # SE2L713Q & SE2L541) # !SE2_digitize_cnt[31] & SE2L713Q & SE2L541;
SE2_digitize_cnt[31] = DFFE(SE2_digitize_cnt[31]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496 at LC3_6_T4
--operation mode is normal

SE2L92 = !SE2_digitize_cnt[30] & !SE2_digitize_cnt[29] & !SE2_digitize_cnt[31] & !SE2_digitize_cnt[28];


--SE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC1_6_T4
--operation mode is normal

SE2_digitize_cnt[24]_lut_out = SE2_digitize_cnt[24] & (SE2L352 # SE2L713Q & SE2L131) # !SE2_digitize_cnt[24] & SE2L713Q & SE2L131;
SE2_digitize_cnt[24] = DFFE(SE2_digitize_cnt[24]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC6_6_T4
--operation mode is normal

SE2_digitize_cnt[25]_lut_out = SE2_digitize_cnt[25] & (SE2L352 # SE2L713Q & SE2L331) # !SE2_digitize_cnt[25] & SE2L713Q & SE2L331;
SE2_digitize_cnt[25] = DFFE(SE2_digitize_cnt[25]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC7_7_T4
--operation mode is normal

SE2_digitize_cnt[26]_lut_out = SE2L352 & (SE2_digitize_cnt[26] # SE2L713Q & SE2L531) # !SE2L352 & SE2L713Q & SE2L531;
SE2_digitize_cnt[26] = DFFE(SE2_digitize_cnt[26]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC9_7_T4
--operation mode is normal

SE2_digitize_cnt[27]_lut_out = SE2L352 & (SE2_digitize_cnt[27] # SE2L713Q & SE2L731) # !SE2L352 & SE2L713Q & SE2L731;
SE2_digitize_cnt[27] = DFFE(SE2_digitize_cnt[27]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L33 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504 at LC4_6_T4
--operation mode is normal

SE2L33 = (!SE2_digitize_cnt[24] & !SE2_digitize_cnt[26] & !SE2_digitize_cnt[25] & !SE2_digitize_cnt[27]) & CASCADE(SE2L92);


--SE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC1_4_T4
--operation mode is normal

SE2_digitize_cnt[20]_lut_out = SE2L352 & (SE2_digitize_cnt[20] # SE2L713Q & SE2L321) # !SE2L352 & SE2L713Q & SE2L321;
SE2_digitize_cnt[20] = DFFE(SE2_digitize_cnt[20]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC5_4_T4
--operation mode is normal

SE2_digitize_cnt[21]_lut_out = SE2L352 & (SE2_digitize_cnt[21] # SE2L713Q & SE2L521) # !SE2L352 & SE2L713Q & SE2L521;
SE2_digitize_cnt[21] = DFFE(SE2_digitize_cnt[21]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC10_4_T4
--operation mode is normal

SE2_digitize_cnt[22]_lut_out = SE2L352 & (SE2_digitize_cnt[22] # SE2L713Q & SE2L721) # !SE2L352 & SE2L713Q & SE2L721;
SE2_digitize_cnt[22] = DFFE(SE2_digitize_cnt[22]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC2_4_T4
--operation mode is normal

SE2_digitize_cnt[23]_lut_out = SE2L352 & (SE2_digitize_cnt[23] # SE2L713Q & SE2L921) # !SE2L352 & SE2L713Q & SE2L921;
SE2_digitize_cnt[23] = DFFE(SE2_digitize_cnt[23]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L03 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498 at LC8_4_T4
--operation mode is normal

SE2L03 = !SE2_digitize_cnt[21] & !SE2_digitize_cnt[22] & !SE2_digitize_cnt[20] & !SE2_digitize_cnt[23];


--SE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC3_4_T4
--operation mode is normal

SE2_digitize_cnt[16]_lut_out = SE2L352 & (SE2_digitize_cnt[16] # SE2L713Q & SE2L511) # !SE2L352 & SE2L713Q & SE2L511;
SE2_digitize_cnt[16] = DFFE(SE2_digitize_cnt[16]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC6_4_T4
--operation mode is normal

SE2_digitize_cnt[17]_lut_out = SE2L352 & (SE2_digitize_cnt[17] # SE2L713Q & SE2L711) # !SE2L352 & SE2L713Q & SE2L711;
SE2_digitize_cnt[17] = DFFE(SE2_digitize_cnt[17]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC4_4_T4
--operation mode is normal

SE2_digitize_cnt[18]_lut_out = SE2L352 & (SE2_digitize_cnt[18] # SE2L713Q & SE2L911) # !SE2L352 & SE2L713Q & SE2L911;
SE2_digitize_cnt[18] = DFFE(SE2_digitize_cnt[18]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC7_4_T4
--operation mode is normal

SE2_digitize_cnt[19]_lut_out = SE2L352 & (SE2_digitize_cnt[19] # SE2L713Q & SE2L121) # !SE2L352 & SE2L713Q & SE2L121;
SE2_digitize_cnt[19] = DFFE(SE2_digitize_cnt[19]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L43 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505 at LC9_4_T4
--operation mode is normal

SE2L43 = (!SE2_digitize_cnt[16] & !SE2_digitize_cnt[19] & !SE2_digitize_cnt[17] & !SE2_digitize_cnt[18]) & CASCADE(SE2L03);


--SE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC10_2_T4
--operation mode is normal

SE2_digitize_cnt[12]_lut_out = SE2L713Q & (SE2L701 # SE2L352 & SE2_digitize_cnt[12]) # !SE2L713Q & SE2L352 & SE2_digitize_cnt[12];
SE2_digitize_cnt[12] = DFFE(SE2_digitize_cnt[12]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC9_2_T4
--operation mode is normal

SE2_digitize_cnt[13]_lut_out = SE2L713Q & (SE2L901 # SE2L352 & SE2_digitize_cnt[13]) # !SE2L713Q & SE2L352 & SE2_digitize_cnt[13];
SE2_digitize_cnt[13] = DFFE(SE2_digitize_cnt[13]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC8_2_T4
--operation mode is normal

SE2_digitize_cnt[14]_lut_out = SE2L713Q & (SE2L111 # SE2_digitize_cnt[14] & SE2L352) # !SE2L713Q & SE2_digitize_cnt[14] & SE2L352;
SE2_digitize_cnt[14] = DFFE(SE2_digitize_cnt[14]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC5_2_T4
--operation mode is normal

SE2_digitize_cnt[15]_lut_out = SE2L713Q & (SE2L311 # SE2_digitize_cnt[15] & SE2L352) # !SE2L713Q & SE2_digitize_cnt[15] & SE2L352;
SE2_digitize_cnt[15] = DFFE(SE2_digitize_cnt[15]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500 at LC2_2_T4
--operation mode is normal

SE2L13 = !SE2_digitize_cnt[12] & !SE2_digitize_cnt[14] & !SE2_digitize_cnt[13] & !SE2_digitize_cnt[15];


--SE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC1_2_T4
--operation mode is normal

SE2_digitize_cnt[9]_lut_out = SE2L713Q & (SE2L101 # SE2_digitize_cnt[9] & SE2L352) # !SE2L713Q & SE2_digitize_cnt[9] & SE2L352;
SE2_digitize_cnt[9] = DFFE(SE2_digitize_cnt[9]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC6_2_T4
--operation mode is normal

SE2_digitize_cnt[8]_lut_out = SE2L713Q & (SE2L99 # SE2_digitize_cnt[8] & SE2L352) # !SE2L713Q & SE2_digitize_cnt[8] & SE2L352;
SE2_digitize_cnt[8] = DFFE(SE2_digitize_cnt[8]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC4_2_T4
--operation mode is normal

SE2_digitize_cnt[10]_lut_out = SE2_digitize_cnt[10] & (SE2L352 # SE2L713Q & SE2L301) # !SE2_digitize_cnt[10] & SE2L713Q & SE2L301;
SE2_digitize_cnt[10] = DFFE(SE2_digitize_cnt[10]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC7_2_T4
--operation mode is normal

SE2_digitize_cnt[11]_lut_out = SE2_digitize_cnt[11] & (SE2L352 # SE2L713Q & SE2L501) # !SE2_digitize_cnt[11] & SE2L713Q & SE2L501;
SE2_digitize_cnt[11] = DFFE(SE2_digitize_cnt[11]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L53 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506 at LC3_2_T4
--operation mode is normal

SE2L53 = (!SE2_digitize_cnt[10] & SE2_digitize_cnt[9] & !SE2_digitize_cnt[11] & !SE2_digitize_cnt[8]) & CASCADE(SE2L13);


--SE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC3_1_T4
--operation mode is normal

SE2_digitize_cnt[4]_lut_out = SE2L352 & (SE2_digitize_cnt[4] # SE2L19 & SE2L713Q) # !SE2L352 & SE2L19 & SE2L713Q;
SE2_digitize_cnt[4] = DFFE(SE2_digitize_cnt[4]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC6_13_T4
--operation mode is normal

SE2_digitize_cnt[5]_lut_out = SE2L352 & (SE2_digitize_cnt[5] # SE2L713Q & SE2L39) # !SE2L352 & SE2L713Q & SE2L39;
SE2_digitize_cnt[5] = DFFE(SE2_digitize_cnt[5]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC5_13_T4
--operation mode is normal

SE2_digitize_cnt[6]_lut_out = SE2L352 & (SE2_digitize_cnt[6] # SE2L713Q & SE2L59) # !SE2L352 & SE2L713Q & SE2L59;
SE2_digitize_cnt[6] = DFFE(SE2_digitize_cnt[6]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC7_13_T4
--operation mode is normal

SE2_digitize_cnt[7]_lut_out = SE2L352 & (SE2_digitize_cnt[7] # SE2L713Q & SE2L79) # !SE2L352 & SE2L713Q & SE2L79;
SE2_digitize_cnt[7] = DFFE(SE2_digitize_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L23 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502 at LC1_1_T4
--operation mode is normal

SE2L23 = !SE2_digitize_cnt[7] & !SE2_digitize_cnt[5] & !SE2_digitize_cnt[6] & !SE2_digitize_cnt[4];


--SE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC5_1_Z4
--operation mode is normal

SE2_digitize_cnt[0]_lut_out = SE2L513Q # SE2L422 # SE2_digitize_cnt[0] & SE2L352;
SE2_digitize_cnt[0] = DFFE(SE2_digitize_cnt[0]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC3_13_T4
--operation mode is normal

SE2_digitize_cnt[1]_lut_out = SE2L352 & (SE2_digitize_cnt[1] # SE2L713Q & SE2L58) # !SE2L352 & SE2L713Q & SE2L58;
SE2_digitize_cnt[1] = DFFE(SE2_digitize_cnt[1]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC7_6_T4
--operation mode is normal

SE2_digitize_cnt[2]_lut_out = SE2_digitize_cnt[2] & (SE2L352 # SE2L713Q & SE2L78) # !SE2_digitize_cnt[2] & SE2L713Q & SE2L78;
SE2_digitize_cnt[2] = DFFE(SE2_digitize_cnt[2]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC4_1_T4
--operation mode is normal

SE2_digitize_cnt[3]_lut_out = SE2L352 & (SE2_digitize_cnt[3] # SE2L713Q & SE2L98) # !SE2L352 & SE2L713Q & SE2L98;
SE2_digitize_cnt[3] = DFFE(SE2_digitize_cnt[3]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L63 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507 at LC2_1_T4
--operation mode is normal

SE2L63 = (!SE2_digitize_cnt[1] & !SE2_digitize_cnt[3] & !SE2_digitize_cnt[0] & !SE2_digitize_cnt[2]) & CASCADE(SE2L23);


--PE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~846 at LC7_14_G1
--operation mode is normal

PE2L87 = !M1_DAQ_ctrl_local.LC_mode[0] & BF2L1Q & PE2L18Q & !M1_DAQ_ctrl_local.LC_mode[1];


--SE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC7_11_Z4
--operation mode is normal

SE2L21 = SE2L023Q & !L1L4Q;


--SE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC5_2_Z4
--operation mode is normal

SE2_readout_cnt[7]_lut_out = SE2L67 # SE2L322 & SE2L023Q # !SE2L842;
SE2_readout_cnt[7] = DFFE(SE2_readout_cnt[7]_lut_out, GLOBAL(HF1_outclock1), , , !L1L4Q);


--SE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91 at LC6_15_Z4
--operation mode is normal

SE2L162 = SE2_readout_cnt[4] & SE2_readout_cnt[5] & SE2_readout_cnt[6] & !SE2_readout_cnt[7];


--SE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93 at LC7_15_Z4
--operation mode is normal

SE2L262 = (SE2_readout_cnt[2] & SE2_readout_cnt[1] & SE2_readout_cnt[0] & SE2_readout_cnt[3]) & CASCADE(SE2L162);


--M1_CS_ctrl_local.CS_CPU is slaveregister:inst_slaveregister|CS_ctrl_local.CS_CPU at LC8_15_P1
--operation mode is normal

M1_CS_ctrl_local.CS_CPU_lut_out = M1L302 & !M1L689 & M1L129 & M1L9421;
M1_CS_ctrl_local.CS_CPU = DFFE(M1_CS_ctrl_local.CS_CPU_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--D1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start at LC4_16_Z1
--operation mode is normal

D1_cs_time_start_lut_out = (D1_cs_time_start # D1L17 & D1L07 & D1L27) & CASCADE(D1L231);
D1_cs_time_start = DFFE(D1_cs_time_start_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--D1L131 is calibration_sources:inst_calibration_sources|i~595 at LC3_7_Z1
--operation mode is normal

D1L131 = M1_CS_ctrl_local.CS_mode[0] & M1_CS_ctrl_local.CS_CPU # !M1_CS_ctrl_local.CS_mode[0] & !D1_cs_time_start & D1L18;


--M1L5621 is slaveregister:inst_slaveregister|i16171~13 at LC8_15_C1
--operation mode is normal

M1L5621 = JF1L84Q & JF1L44Q & JF1L74Q & !JF1L64Q;


--M1L2621 is slaveregister:inst_slaveregister|i16049~21 at LC9_15_C1
--operation mode is normal

M1L2621 = (!JF1L54Q & JF1L34Q) & CASCADE(M1L5621);


--D1L801 is calibration_sources:inst_calibration_sources|i370~54 at LC9_3_S4
--operation mode is normal

D1L801 = (D1_ATWD_R2R # M1_CS_ctrl_local.CS_enable[5] & D1_now_action) & CASCADE(D1L431);


--DF2_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last at LC3_14_W3
--operation mode is normal

DF2_rx_decode_edge_last_lut_out = !FF2L51Q & (FF2L61Q # DF2_rx_decode_edge_last);
DF2_rx_decode_edge_last = DFFE(DF2_rx_decode_edge_last_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF2L41Q);


--DF2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~161 at LC1_7_W3
--operation mode is normal

DF2L3 = DF2_rx_decode_time_cnt[2] & !DF2_rx_decode_time_cnt[0] & DF2_rx_decode_time_cnt[1] & DF2L41Q;


--DF2_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first at LC5_15_W3
--operation mode is normal

DF2_rx_decode_edge_first_lut_out = FF2L61Q;
DF2_rx_decode_edge_first = DFFE(DF2_rx_decode_edge_first_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF2L2);


--EF2L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i11~25 at LC10_6_U3
--operation mode is normal

EF2L1 = !DF2L6Q & !DF2L5Q;


--DF1_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last at LC5_11_W4
--operation mode is normal

DF1_rx_decode_edge_last_lut_out = !FF1L51Q & (FF1L61Q # DF1_rx_decode_edge_last);
DF1_rx_decode_edge_last = DFFE(DF1_rx_decode_edge_last_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF1L41Q);


--DF1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~161 at LC7_11_W4
--operation mode is normal

DF1L3 = DF1_rx_decode_time_cnt[2] & DF1_rx_decode_time_cnt[1] & DF1L41Q & !DF1_rx_decode_time_cnt[0];


--DF1_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first at LC5_12_W4
--operation mode is normal

DF1_rx_decode_edge_first_lut_out = FF1L61Q;
DF1_rx_decode_edge_first = DFFE(DF1_rx_decode_edge_first_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , DF1L2);


--EF1L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i11~25 at LC9_9_Q3
--operation mode is normal

EF1L1 = !DF1L6Q & !DF1L5Q;


--KB81_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC6_5_X4
--operation mode is normal

KB81_aeb_out = KB61_aeb_out & KB71_aeb_out;


--EC1_dudt[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[7] at LC5_6_B3
--operation mode is normal

EC1_dudt[7]_lut_out = UC1L81Q;
EC1_dudt[7] = DFFE(EC1_dudt[7]_lut_out, GLOBAL(HF1_outclock0), , , !UC1L7Q);


--EC1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~199 at LC5_5_B3
--operation mode is normal

EC1L741 = EC1L341 # EC1L541 # EC1L141 & !EC1_dudt[7];


--EC1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~200 at LC10_5_B3
--operation mode is normal

EC1L841 = EC1L131 # EC1L921 # EC1L721 # EC1L331;


--EC1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~201 at LC8_3_B3
--operation mode is normal

EC1L941 = EC1L731 # EC1L531;


--EC1_dudt[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[6] at LC4_6_B3
--operation mode is normal

EC1_dudt[6]_lut_out = !UC1L41Q;
EC1_dudt[6] = DFFE(EC1_dudt[6]_lut_out, GLOBAL(HF1_outclock0), , , !UC1L7Q);


--EC1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~202 at LC8_5_B3
--operation mode is normal

EC1L051 = EC1_dudt[6] & EC1L931 & (EC1L941 # EC1L841) # !EC1_dudt[6] & (EC1L941 # EC1L931 # EC1L841);


--EC1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~42 at LC3_5_B3
--operation mode is normal

EC1L641 = EC1L141 $ EC1_dudt[7];


--UC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|HLWT~18 at LC6_5_B3
--operation mode is normal

UC1L8 = !EC1L95Q & UC1L71Q;


--UC1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~36 at LC3_6_B3
--operation mode is normal

UC1L12Q_lut_out = UC1L51Q # NC1L9Q & !W11_sload_path[4] & UC1L12Q;
UC1L12Q = DFFE(UC1L12Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~33 at LC9_8_B3
--operation mode is normal

UC1L91Q_lut_out = !EC1_max_level & (UC1L11 # UC1L91Q & !W11_sload_path[2]);
UC1L91Q = DFFE(UC1L91Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~32 at LC4_7_B3
--operation mode is normal

UC1L81Q_lut_out = UC1L01 # !NC1L9Q & EC1_max_level & !UC1L61Q;
UC1L81Q = DFFE(UC1L81Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|START~17 at LC8_8_B3
--operation mode is normal

UC1L22 = UC1L81Q # UC1L91Q;


--UC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~391 at LC1_6_B3
--operation mode is normal

UC1L1 = !W11_sload_path[4] & !EC1L95Q;


--UC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~reg at LC1_7_B3
--operation mode is normal

UC1L5Q_lut_out = !UC1L4 & !UC1L2 & (UC1L1 # !UC1L02Q);
UC1L5Q = DFFE(UC1L5Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC6_8_X4
--operation mode is normal

NC1L62Q_lut_out = NC1L32Q & W8_sload_path[2] & NC1L41 & !UC1L51Q;
NC1L62Q = DFFE(NC1L62Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--MC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~60 at LC3_1_P3
--operation mode is normal

MC1L3 = !W81_q[5] & !W81_q[6] & !W81_q[7] & !W81_q[4];


--MC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~63 at LC4_1_P3
--operation mode is normal

MC1L4 = (!W81_q[1] & !W81_q[3] & !W81_q[2] & W81_q[0]) & CASCADE(MC1L3);


--DC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC8_16_K4
--operation mode is normal

DC1L81 = HC1L21 # HC1L71 # !DC1_EOF_WAIT;


--NC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC8_10_K4
--operation mode is normal

NC1L6 = DB5_dffs[1] & (DB5_dffs[3] # !DB5_dffs[5]) # !DB5_dffs[1] & (DB5_dffs[6] # DB5_dffs[3] & DB5_dffs[5]);


--NC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC5_10_K4
--operation mode is normal

NC1L7 = DB5_dffs[6] & DB5_dffs[4] & !DB5_dffs[3] # !DB5_dffs[6] & (!DB5_dffs[3] # !DB5_dffs[4]);


--HE1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i330~180 at LC6_10_U2
--operation mode is normal

HE1L12 = (HE1_rdaddr[1] & HE1_rdaddr[4]) & CASCADE(HE1L22);


--WE2_hit_size_in_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10] at LC2_8_Q2
--operation mode is normal

WE2_hit_size_in_header[10]_lut_out = !WE2_i888 & (WE2L61Q & WE2L152 # !WE2L61Q & WE2_hit_size_in_header[10]);
WE2_hit_size_in_header[10] = DFFE(WE2_hit_size_in_header[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0] at LC6_2_Q2
--operation mode is normal

WE2_hit_size_in_header[0]_lut_out = !WE2_i888 & (WE2L61Q & WE2L132 # !WE2L61Q & WE2_hit_size_in_header[0]);
WE2_hit_size_in_header[0] = DFFE(WE2_hit_size_in_header[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1] at LC9_9_Q2
--operation mode is normal

WE2_hit_size_in_header[1]_lut_out = !WE2_i888 & (WE2L61Q & WE2L332 # !WE2L61Q & WE2_hit_size_in_header[1]);
WE2_hit_size_in_header[1] = DFFE(WE2_hit_size_in_header[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~59 at LC7_14_Q2
--operation mode is normal

WE2L681 = WE2_hit_size_in_header[0] # WE2_hit_size_in_header[1];


--VE2_compr_active is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_active at LC10_10_R2
--operation mode is normal

VE2_compr_active_lut_out = !VE2L8311Q & VE2L4211Q;
VE2_compr_active = DFFE(VE2_compr_active_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i379~30 at LC5_11_R2
--operation mode is normal

WE2L661 = !NE2L122 & (NE2_rd_ptr[0] & !NE2_header_1.ATWDavail # !NE2_rd_ptr[0] & !NE2_header_0.ATWDavail);


--VE2_ring_rd_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly at LC3_6_Z4
--operation mode is normal

VE2_ring_rd_en_dly_lut_out = VE2_ring_rd_en & VE2_st_mach_init;
VE2_ring_rd_en_dly = DFFE(VE2_ring_rd_en_dly_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_st_mach_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|st_mach_init at LC6_15_R2
--operation mode is normal

VE2_st_mach_init_lut_out = !VE2L669 & (VE2_st_mach_init # !VE2L179 & VE2L569);
VE2_st_mach_init = DFFE(VE2_st_mach_init_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10694 at LC9_11_R2
--operation mode is normal

WE2L782 = WE2L51Q & !VE2_compr_active & (NE2L122 # NE2L022);


--NE2L822 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~9 at LC10_15_R2
--operation mode is normal

NE2L822 = NE2_rd_ptr[0] $ NE2_wr_ptr[0];


--WE1_hit_size_in_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10] at LC8_7_K2
--operation mode is normal

WE1_hit_size_in_header[10]_lut_out = !WE1_i888 & (WE1L61Q & WE1L742 # !WE1L61Q & WE1_hit_size_in_header[10]);
WE1_hit_size_in_header[10] = DFFE(WE1_hit_size_in_header[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0] at LC5_13_K2
--operation mode is normal

WE1_hit_size_in_header[0]_lut_out = !WE1_i888 & (WE1L61Q & WE1L722 # !WE1L61Q & WE1_hit_size_in_header[0]);
WE1_hit_size_in_header[0] = DFFE(WE1_hit_size_in_header[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1] at LC5_5_K2
--operation mode is normal

WE1_hit_size_in_header[1]_lut_out = !WE1_i888 & (WE1L61Q & WE1L922 # !WE1L61Q & WE1_hit_size_in_header[1]);
WE1_hit_size_in_header[1] = DFFE(WE1_hit_size_in_header[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~59 at LC10_2_K2
--operation mode is normal

WE1L281 = WE1_hit_size_in_header[1] # WE1_hit_size_in_header[0];


--VE1_compr_active is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_active at LC6_6_F2
--operation mode is normal

VE1_compr_active_lut_out = !VE1L7311Q & VE1L3211Q;
VE1_compr_active = DFFE(VE1_compr_active_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i379~30 at LC10_10_D2
--operation mode is normal

WE1L261 = !NE1L222 & (NE1_rd_ptr[0] & !NE1_header_1.ATWDavail # !NE1_rd_ptr[0] & !NE1_header_0.ATWDavail);


--VE1_ring_rd_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly at LC3_3_B4
--operation mode is normal

VE1_ring_rd_en_dly_lut_out = VE1_ring_rd_en & VE1_st_mach_init;
VE1_ring_rd_en_dly = DFFE(VE1_ring_rd_en_dly_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_st_mach_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|st_mach_init at LC5_8_Y4
--operation mode is normal

VE1_st_mach_init_lut_out = !VE1L569 & (VE1_st_mach_init # VE1L469 & !VE1L079);
VE1_st_mach_init = DFFE(VE1_st_mach_init_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10604 at LC3_7_F2
--operation mode is normal

WE1L282 = !VE1_compr_active & WE1L51Q & (NE1L222 # NE1L122);


--NE1L922 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~9 at LC1_6_F2
--operation mode is normal

NE1L922 = NE1_wr_ptr[0] $ NE1_rd_ptr[0];


--WE2_hit_size_in_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8] at LC10_2_Q2
--operation mode is normal

WE2_hit_size_in_header[8]_lut_out = !WE2_i888 & (WE2L61Q & WE2L742 # !WE2L61Q & WE2_hit_size_in_header[8]);
WE2_hit_size_in_header[8] = DFFE(WE2_hit_size_in_header[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8] at LC9_12_F2
--operation mode is normal

WE1_hit_size_in_header[8]_lut_out = !WE1_i888 & (WE1L61Q & WE1L342 # !WE1L61Q & WE1_hit_size_in_header[8]);
WE1_hit_size_in_header[8] = DFFE(WE1_hit_size_in_header[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4] at LC5_10_R2
--operation mode is normal

WE2_hit_size_in_header[4]_lut_out = !WE2_i888 & (WE2L61Q & WE2L932 # !WE2L61Q & WE2_hit_size_in_header[4]);
WE2_hit_size_in_header[4] = DFFE(WE2_hit_size_in_header[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4] at LC3_5_K2
--operation mode is normal

WE1_hit_size_in_header[4]_lut_out = !WE1_i888 & (WE1L61Q & WE1L532 # !WE1L61Q & WE1_hit_size_in_header[4]);
WE1_hit_size_in_header[4] = DFFE(WE1_hit_size_in_header[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9] at LC10_10_Q2
--operation mode is normal

WE2_hit_size_in_header[9]_lut_out = !WE2_i888 & (WE2L61Q & WE2L942 # !WE2L61Q & WE2_hit_size_in_header[9]);
WE2_hit_size_in_header[9] = DFFE(WE2_hit_size_in_header[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9] at LC2_5_K2
--operation mode is normal

WE1_hit_size_in_header[9]_lut_out = !WE1_i888 & (WE1L61Q & WE1L542 # !WE1L61Q & WE1_hit_size_in_header[9]);
WE1_hit_size_in_header[9] = DFFE(WE1_hit_size_in_header[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7] at LC9_2_Q2
--operation mode is normal

WE2_hit_size_in_header[7]_lut_out = !WE2_i888 & (WE2L61Q & WE2L542 # !WE2L61Q & WE2_hit_size_in_header[7]);
WE2_hit_size_in_header[7] = DFFE(WE2_hit_size_in_header[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7] at LC8_8_D2
--operation mode is normal

WE1_hit_size_in_header[7]_lut_out = !WE1_i888 & (WE1L61Q & WE1L142 # !WE1L61Q & WE1_hit_size_in_header[7]);
WE1_hit_size_in_header[7] = DFFE(WE1_hit_size_in_header[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2] at LC1_8_Q2
--operation mode is normal

WE2_hit_size_in_header[2]_lut_out = !WE2_i888 & (WE2L61Q & WE2L532 # !WE2L61Q & WE2_hit_size_in_header[2]);
WE2_hit_size_in_header[2] = DFFE(WE2_hit_size_in_header[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2] at LC10_7_K2
--operation mode is normal

WE1_hit_size_in_header[2]_lut_out = !WE1_i888 & (WE1L61Q & WE1L132 # !WE1L61Q & WE1_hit_size_in_header[2]);
WE1_hit_size_in_header[2] = DFFE(WE1_hit_size_in_header[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5] at LC7_10_Q2
--operation mode is normal

WE2_hit_size_in_header[5]_lut_out = !WE2_i888 & (WE2L61Q & WE2L142 # !WE2L61Q & WE2_hit_size_in_header[5]);
WE2_hit_size_in_header[5] = DFFE(WE2_hit_size_in_header[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5] at LC7_7_K2
--operation mode is normal

WE1_hit_size_in_header[5]_lut_out = !WE1_i888 & (WE1L61Q & WE1L732 # !WE1L61Q & WE1_hit_size_in_header[5]);
WE1_hit_size_in_header[5] = DFFE(WE1_hit_size_in_header[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6] at LC8_2_Q2
--operation mode is normal

WE2_hit_size_in_header[6]_lut_out = !WE2_i888 & (WE2L61Q & WE2L342 # !WE2L61Q & WE2_hit_size_in_header[6]);
WE2_hit_size_in_header[6] = DFFE(WE2_hit_size_in_header[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6] at LC9_7_K2
--operation mode is normal

WE1_hit_size_in_header[6]_lut_out = !WE1_i888 & (WE1L61Q & WE1L932 # !WE1L61Q & WE1_hit_size_in_header[6]);
WE1_hit_size_in_header[6] = DFFE(WE1_hit_size_in_header[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE2_hit_size_in_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3] at LC4_8_Q2
--operation mode is normal

WE2_hit_size_in_header[3]_lut_out = WE2_i888 # WE2L61Q & WE2L732 # !WE2L61Q & WE2_hit_size_in_header[3];
WE2_hit_size_in_header[3] = DFFE(WE2_hit_size_in_header[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_hit_size_in_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3] at LC2_3_D2
--operation mode is normal

WE1_hit_size_in_header[3]_lut_out = WE1_i888 # WE1L61Q & WE1L332 # !WE1L61Q & WE1_hit_size_in_header[3];
WE1_hit_size_in_header[3] = DFFE(WE1_hit_size_in_header[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1_ram_address_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0] at LC8_10_F2
--operation mode is normal

WE1_ram_address_header[0]_lut_out = WE1_ram_address_header[0] & (WE1L081 # WE1L91Q & WE1L602) # !WE1_ram_address_header[0] & WE1L91Q & WE1L602;
WE1_ram_address_header[0] = DFFE(WE1_ram_address_header[0]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1_ram_address_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1] at LC2_9_F2
--operation mode is normal

WE1_ram_address_header[1]_lut_out = WE1L081 & (WE1_ram_address_header[1] # WE1L91Q & WE1L802) # !WE1L081 & WE1L91Q & WE1L802;
WE1_ram_address_header[1] = DFFE(WE1_ram_address_header[1]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10606 at LC6_14_B2
--operation mode is normal

WE1L382 = WE1_ram_address_header[0] & WE1_ram_address_header[1];


--WE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10607 at LC9_14_B2
--operation mode is normal

WE1L482 = !WE1L81Q & (WE1L923 & WE1L382 # !WE1L91Q);


--WE2_ram_address_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0] at LC2_13_T2
--operation mode is normal

WE2_ram_address_header[0]_lut_out = WE2L012 & (WE2L91Q # WE2_ram_address_header[0] & WE2L481) # !WE2L012 & WE2_ram_address_header[0] & WE2L481;
WE2_ram_address_header[0] = DFFE(WE2_ram_address_header[0]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2_ram_address_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1] at LC5_13_T2
--operation mode is normal

WE2_ram_address_header[1]_lut_out = WE2_ram_address_header[1] & (WE2L481 # WE2L91Q & WE2L212) # !WE2_ram_address_header[1] & WE2L91Q & WE2L212;
WE2_ram_address_header[1] = DFFE(WE2_ram_address_header[1]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10696 at LC7_7_Z2
--operation mode is normal

WE2L882 = WE2_ram_address_header[0] & WE2_ram_address_header[1];


--WE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10697 at LC3_7_Z2
--operation mode is normal

WE2L982 = !WE2L81Q & (WE2L823 & WE2L882 # !WE2L91Q);


--VE1_atwd_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_done at LC10_16_I2
--operation mode is normal

VE1_atwd_done_lut_out = VE1L3211Q & (VE1L607 # VE1_atwd_done & !VE1_i2558);
VE1_atwd_done = DFFE(VE1_atwd_done_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L0311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27 at LC4_15_Y2
--operation mode is normal

VE1L0311Q_lut_out = VE1L9211Q;
VE1L0311Q = DFFE(VE1L0311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L977 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1062 at LC5_8_O2
--operation mode is normal

VE1L977 = VE1L4211Q & (!VE1_compr_mode[1] & !VE1_compr_mode[0] # !NE1L222);


--VE1L6311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33 at LC9_10_T3
--operation mode is normal

VE1L6311Q_lut_out = VE1L5311Q;
VE1L6311Q = DFFE(VE1L6311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0] at LC2_5_O2
--operation mode is normal

VE1_event_end_wait[0]_lut_out = !VE1_event_end_wait[0] & VE1_lbm_read_done;
VE1_event_end_wait[0] = DFFE(VE1_event_end_wait[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1] at LC1_5_O2
--operation mode is normal

VE1_event_end_wait[1]_lut_out = VE1_lbm_read_done & (VE1_event_end_wait[0] $ VE1_event_end_wait[1]);
VE1_event_end_wait[1] = DFFE(VE1_event_end_wait[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2] at LC8_5_O2
--operation mode is normal

VE1_event_end_wait[2]_lut_out = VE1_lbm_read_done & (VE1_event_end_wait[2] $ (VE1_event_end_wait[0] & VE1_event_end_wait[1]));
VE1_event_end_wait[2] = DFFE(VE1_event_end_wait[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L369 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7740 at LC9_7_O2
--operation mode is normal

VE1L369 = VE1_event_end_wait[0] & VE1_event_end_wait[1] & !VE1_event_end_wait[2];


--VE1L469 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7742 at LC9_16_Y2
--operation mode is normal

VE1L469 = !VE1L1311Q & VE1L1301 & !VE1L2311Q;


--VE1L569 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7743 at LC10_8_O2
--operation mode is normal

VE1L569 = VE1_event_end_wait[0] & VE1_event_end_wait[1] & VE1L7311Q & !VE1_event_end_wait[2];


--VE2_atwd_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_done at LC5_11_R1
--operation mode is normal

VE2_atwd_done_lut_out = VE2L4211Q & (VE2L607 # !VE2_i2558 & VE2_atwd_done);
VE2_atwd_done = DFFE(VE2_atwd_done_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L1311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27 at LC6_12_R4
--operation mode is normal

VE2L1311Q_lut_out = VE2L0311Q;
VE2L1311Q = DFFE(VE2L1311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L087 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1054 at LC3_4_R2
--operation mode is normal

VE2L087 = VE2L5211Q & (!VE2_compr_mode[1] & !VE2_compr_mode[0] # !NE2L122);


--VE2L7311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33 at LC6_9_V4
--operation mode is normal

VE2L7311Q_lut_out = VE2L6311Q;
VE2L7311Q = DFFE(VE2L7311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0] at LC7_15_R2
--operation mode is normal

VE2_event_end_wait[0]_lut_out = !VE2_event_end_wait[0] & VE2_lbm_read_done;
VE2_event_end_wait[0] = DFFE(VE2_event_end_wait[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1] at LC9_15_R2
--operation mode is normal

VE2_event_end_wait[1]_lut_out = VE2_lbm_read_done & (VE2_event_end_wait[0] $ VE2_event_end_wait[1]);
VE2_event_end_wait[1] = DFFE(VE2_event_end_wait[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2] at LC3_15_R2
--operation mode is normal

VE2_event_end_wait[2]_lut_out = VE2_lbm_read_done & (VE2_event_end_wait[2] $ (VE2_event_end_wait[0] & VE2_event_end_wait[1]));
VE2_event_end_wait[2] = DFFE(VE2_event_end_wait[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L469 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7753 at LC9_14_R2
--operation mode is normal

VE2L469 = VE2_event_end_wait[1] & !VE2_event_end_wait[2] & VE2_event_end_wait[0];


--VE2L569 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7755 at LC10_5_R3
--operation mode is normal

VE2L569 = !VE2L2311Q & VE2L2301 & !VE2L3311Q;


--VE2L669 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7756 at LC8_16_R2
--operation mode is normal

VE2L669 = VE2_event_end_wait[1] & VE2_event_end_wait[0] & !VE2_event_end_wait[2] & VE2L8311Q;


--M1_i16110 is slaveregister:inst_slaveregister|i16110 at LC5_16_C1
--operation mode is normal

M1_i16110 = !JF1L64Q & M1L372 & !JF1L44Q & JF1L54Q;


--VE1L669 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7744 at LC6_14_Y2
--operation mode is normal

VE1L669 = !VE1L7311Q & VE1L1301 & !VE1L4211Q;


--W33L12 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~106 at LC10_4_J1
--operation mode is normal

W33L12 = W33_sload_path[6] & W33_sload_path[7] & !W33_sload_path[8] & W33_sload_path[5];


--W33L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~107 at LC8_3_J1
--operation mode is normal

W33L22 = W33_sload_path[4] & W33_sload_path[3] & W33_sload_path[1] & W33_sload_path[2];


--VE1_i2471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2471 at LC6_5_J1
--operation mode is normal

VE1_i2471 = VE1_atwd_done # W33L12 & W33L22 & !W33_sload_path[0];


--VE1_atwd_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en at LC7_16_O2
--operation mode is normal

VE1_atwd_bfr_en_lut_out = !VE1L7311Q & VE1L3211Q & VE1L1;
VE1_atwd_bfr_en = DFFE(VE1_atwd_bfr_en_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43 at LC3_8_O2
--operation mode is normal

VE1L22 = !VE1_compr_mode[1] & !VE1_compr_mode[0];


--W23_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[1] at LC10_7_O2
--operation mode is normal

W23_sset_path[1] = VE1L3211Q & W23_counter_cell[1] & !VE1L7311Q;


--M1_i16171 is slaveregister:inst_slaveregister|i16171 at LC4_16_C1
--operation mode is normal

M1_i16171 = !JF1L64Q & M1L372 & JF1L44Q & JF1L54Q;


--VE2L769 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7757 at LC10_12_R4
--operation mode is normal

VE2L769 = !VE2L5211Q & !VE2L8311Q & VE2L2301;


--W93L12 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[0]~106 at LC10_10_R4
--operation mode is normal

W93L12 = W93_sload_path[6] & W93_sload_path[7] & !W93_sload_path[8] & W93_sload_path[5];


--W93L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[0]~107 at LC6_11_R4
--operation mode is normal

W93L22 = W93_sload_path[4] & W93_sload_path[3] & W93_sload_path[2] & W93_sload_path[1];


--VE2_i2471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2471 at LC3_11_R4
--operation mode is normal

VE2_i2471 = VE2_atwd_done # W93L12 & W93L22 & !W93_sload_path[0];


--VE2_atwd_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en at LC9_16_R4
--operation mode is normal

VE2_atwd_bfr_en_lut_out = VE2L4211Q & !VE2L8311Q & VE2L1;
VE2_atwd_bfr_en = DFFE(VE2_atwd_bfr_en_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43 at LC9_4_R2
--operation mode is normal

VE2L22 = !VE2_compr_mode[1] & !VE2_compr_mode[0];


--W83_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[1] at LC8_13_X1
--operation mode is normal

W83_sset_path[1] = VE2L4211Q & W83_counter_cell[1] & !VE2L8311Q;


--WE1_ram_data_hdr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0] at LC8_11_E2
--operation mode is normal

WE1_ram_data_hdr[0]_lut_out = WE1L481 # WE1L91Q & (WE1L503 # WE1L303);
WE1_ram_data_hdr[0] = DFFE(WE1_ram_data_hdr[0]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1_ring_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_init at LC5_11_E4
--operation mode is normal

VE1_ring_init_lut_out = VE1_ring_init # VE1L179 & VE1L1301 & !VE1L079;
VE1_ring_init = DFFE(VE1_ring_init_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_ring_data[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[10] at LC9_13_I4
--operation mode is normal

VE1_ring_data[10]_lut_out = VE1_ring_init & (VE1L837 & VE1L045 # !VE1L837 & VE1_flagged_rl_compr_dly[10]);
VE1_ring_data[10] = DFFE(VE1_ring_data[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_i_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[1] at LC7_12_T3
--operation mode is normal

VE1_i_dly[1]_lut_out = VE1_i[1] & VE1_st_mach_init;
VE1_i_dly[1] = DFFE(VE1_i_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[2] at LC8_13_T3
--operation mode is normal

VE1_i_dly[2]_lut_out = VE1_i[2] & VE1_st_mach_init;
VE1_i_dly[2] = DFFE(VE1_i_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[3] at LC1_3_B4
--operation mode is normal

VE1_i_dly[3]_lut_out = VE1_i[3] & VE1_st_mach_init;
VE1_i_dly[3] = DFFE(VE1_i_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[4] at LC7_3_B4
--operation mode is normal

VE1_i_dly[4]_lut_out = VE1_i[4] & VE1_st_mach_init;
VE1_i_dly[4] = DFFE(VE1_i_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L457 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~187 at LC1_6_B4
--operation mode is normal

VE1L457 = VE1_i_dly[3] # VE1_i_dly[4] # VE1_i_dly[2] # VE1_i_dly[1];

--VE1L4301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7829 at LC1_6_B4
--operation mode is normal

VE1L4301 = VE1_i_dly[3] # VE1_i_dly[4] # VE1_i_dly[2] # VE1_i_dly[1];


--VE1L557 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~189 at LC9_6_B4
--operation mode is normal

VE1L557 = VE1_i_dly[3] # VE1_i_dly[4] # VE1_i_dly[2] # !VE1_i_dly[1];


--VE1_ring_data[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[14] at LC10_4_I4
--operation mode is normal

VE1_ring_data[14]_lut_out = VE1_ring_init & (VE1L215 & VE1_ring_data[14] # !VE1L215 & VE1L454);
VE1_ring_data[14] = DFFE(VE1_ring_data[14]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[16] at LC9_2_I4
--operation mode is normal

VE1_ring_data[16]_lut_out = VE1_ring_init & VE1L994;
VE1_ring_data[16] = DFFE(VE1_ring_data[16]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L657 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~191 at LC10_4_B4
--operation mode is normal

VE1L657 = VE1_i_dly[1] # VE1_i_dly[4] # VE1_i_dly[3] # !VE1_i_dly[2];


--VE1L757 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~193 at LC3_4_B4
--operation mode is normal

VE1L757 = VE1_i_dly[4] # VE1_i_dly[3] # !VE1_i_dly[2] # !VE1_i_dly[1];


--VE1L546 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1038 at LC6_4_B4
--operation mode is normal

VE1L546 = VE1L657 & VE1_ring_data[16] & !VE1L757 # !VE1L657 & VE1_ring_data[14];


--VE1L646 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1039 at LC9_14_B4
--operation mode is normal

VE1L646 = VE1_i_dly[3] # VE1_i_dly[4] # !VE1_i_dly[2];

--VE1L356 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1047 at LC9_14_B4
--operation mode is normal

VE1L356 = VE1_i_dly[3] # VE1_i_dly[4] # !VE1_i_dly[2];


--VE1_ring_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[0] at LC9_12_J4
--operation mode is normal

VE1_ring_data[0]_lut_out = VE1_ring_init & VE1L906;
VE1_ring_data[0] = DFFE(VE1_ring_data[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[2] at LC5_2_J4
--operation mode is normal

VE1_ring_data[2]_lut_out = VE1_ring_init & VE1L295;
VE1_ring_data[2] = DFFE(VE1_ring_data[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L857 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~195 at LC2_3_B4
--operation mode is normal

VE1L857 = VE1_i_dly[2] # VE1_i_dly[4] # VE1_i_dly[1] # !VE1_i_dly[3];


--VE1L957 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~197 at LC9_3_B4
--operation mode is normal

VE1L957 = VE1_i_dly[2] # VE1_i_dly[4] # !VE1_i_dly[1] # !VE1_i_dly[3];


--VE1L746 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1040 at LC8_7_B4
--operation mode is normal

VE1L746 = VE1L857 & VE1_ring_data[2] & !VE1L957 # !VE1L857 & VE1_ring_data[0];


--VE1L846 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1041 at LC9_5_B4
--operation mode is normal

VE1L846 = VE1_i_dly[4] # VE1_i_dly[2] # !VE1_i_dly[3];


--VE1L946 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1042 at LC8_14_B4
--operation mode is normal

VE1L946 = VE1_i_dly[4] # !VE1_i_dly[2] # !VE1_i_dly[3];


--VE1_ring_data[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[8] at LC6_6_G4
--operation mode is normal

VE1_ring_data[8]_lut_out = VE1_ring_init & VE1L055;
VE1_ring_data[8] = DFFE(VE1_ring_data[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L769 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7745 at LC5_3_B4
--operation mode is normal

VE1L769 = VE1_i_dly[2] # VE1_i_dly[3] # VE1_i_dly[1] # !VE1_i_dly[4];


--VE1L056 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1043 at LC7_7_B4
--operation mode is normal

VE1L056 = VE1L946 & (VE1L769 & VE1_h_compr_data[0] # !VE1L769 & VE1_ring_data[8]);


--VE1_ring_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[4] at LC6_11_J4
--operation mode is normal

VE1_ring_data[4]_lut_out = VE1L275 # VE1L175 # VE1_flagged_rl_compr_dly[4] & VE1L375;
VE1_ring_data[4] = DFFE(VE1_ring_data[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[6] at LC8_12_I4
--operation mode is normal

VE1_ring_data[6]_lut_out = VE1L065 # VE1L655 # VE1L375 & VE1_flagged_rl_compr_dly[6];
VE1_ring_data[6] = DFFE(VE1_ring_data[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L067 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~199 at LC10_3_B4
--operation mode is normal

VE1L067 = VE1_i_dly[4] # VE1_i_dly[1] # !VE1_i_dly[3] # !VE1_i_dly[2];


--VE1L167 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~201 at LC6_3_B4
--operation mode is normal

VE1L167 = VE1_i_dly[4] # !VE1_i_dly[1] # !VE1_i_dly[3] # !VE1_i_dly[2];


--VE1L156 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1044 at LC2_8_B4
--operation mode is normal

VE1L156 = VE1L067 & VE1_ring_data[6] & !VE1L167 # !VE1L067 & VE1_ring_data[4];


--VE1L256 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2221~1045 at LC1_7_B4
--operation mode is normal

VE1L256 = VE1L746 # VE1L846 & (VE1L056 # VE1L156);


--VE1L576 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2269~1226 at LC3_7_B4
--operation mode is normal

VE1L576 = VE1L557 & (VE1L546 # VE1L646 & VE1L256);


--VE1_ring_data[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[12] at LC8_6_G4
--operation mode is normal

VE1_ring_data[12]_lut_out = VE1L625 & VE1_ring_init;
VE1_ring_data[12] = DFFE(VE1_ring_data[12]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L869 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7746 at LC5_14_B4
--operation mode is normal

VE1L869 = !VE1_i_dly[3] & !VE1_i_dly[4];


--VE1L676 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2269~1227 at LC10_6_B4
--operation mode is normal

VE1L676 = VE1_ring_data[12] & VE1L869 & !VE1_i_dly[2] & VE1_i_dly[1];


--VE1L776 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2269~1228 at LC4_7_B4
--operation mode is normal

VE1L776 = VE1L457 & (VE1L676 # VE1L576) # !VE1L457 & VE1_ring_data[10];


--WE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10608 at LC10_4_F2
--operation mode is normal

WE1L582 = !WE1L22Q & !WE1L32Q;


--WE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10609 at LC5_1_F2
--operation mode is normal

WE1L682 = !WE1L41Q & !WE1L71Q & !WE1L61Q & WE1L461;


--WE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10611 at LC8_8_F2
--operation mode is normal

WE1L782 = WE1_header_write & WE1_ram_address_header[1] # !WE1_header_write & WE1_ram_address[1];


--WE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10613 at LC6_14_F2
--operation mode is normal

WE1L882 = WE1_ram_address[0] & (WE1_ram_address_header[0] # !WE1_header_write) # !WE1_ram_address[0] & WE1_header_write & WE1_ram_address_header[0];


--WE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10615 at LC4_4_F2
--operation mode is normal

WE1L982 = !WE1L02Q & !WE1L22Q & !WE1L12Q & !WE1L32Q;


--WE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~20 at LC5_7_F2
--operation mode is normal

WE1L081 = WE1L51Q # WE1L31Q # !WE1L982 # !WE1L072;


--WE2_ram_data_hdr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0] at LC8_3_Q2
--operation mode is normal

WE2_ram_data_hdr[0]_lut_out = WE2L881 # WE2L91Q & (WE2L803 # WE2L703);
WE2_ram_data_hdr[0] = DFFE(WE2_ram_data_hdr[0]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2_ring_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_init at LC6_5_R3
--operation mode is normal

VE2_ring_init_lut_out = VE2_ring_init # VE2L2301 & VE2L279 & !VE2L179;
VE2_ring_init = DFFE(VE2_ring_init_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_ring_data[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[10] at LC6_4_F3
--operation mode is normal

VE2_ring_data[10]_lut_out = VE2_ring_init & (VE2L837 & VE2L045 # !VE2L837 & VE2_flagged_rl_compr_dly[10]);
VE2_ring_data[10] = DFFE(VE2_ring_data[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_i_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[1] at LC9_9_Z3
--operation mode is normal

VE2_i_dly[1]_lut_out = VE2_i[1] & VE2_st_mach_init;
VE2_i_dly[1] = DFFE(VE2_i_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[2] at LC6_13_Z3
--operation mode is normal

VE2_i_dly[2]_lut_out = VE2_i[2] & VE2_st_mach_init;
VE2_i_dly[2] = DFFE(VE2_i_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[3] at LC5_2_V4
--operation mode is normal

VE2_i_dly[3]_lut_out = VE2_i[3] & VE2_st_mach_init;
VE2_i_dly[3] = DFFE(VE2_i_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[4] at LC2_9_Z3
--operation mode is normal

VE2_i_dly[4]_lut_out = VE2_i[4] & VE2_st_mach_init;
VE2_i_dly[4] = DFFE(VE2_i_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L457 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~187 at LC1_5_Z3
--operation mode is normal

VE2L457 = VE2_i_dly[2] # VE2_i_dly[4] # VE2_i_dly[1] # VE2_i_dly[3];

--VE2L5301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7842 at LC1_5_Z3
--operation mode is normal

VE2L5301 = VE2_i_dly[2] # VE2_i_dly[4] # VE2_i_dly[1] # VE2_i_dly[3];


--VE2L557 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~189 at LC8_9_Z3
--operation mode is normal

VE2L557 = VE2_i_dly[4] # VE2_i_dly[3] # VE2_i_dly[2] # !VE2_i_dly[1];


--VE2_ring_data[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[14] at LC7_9_F3
--operation mode is normal

VE2_ring_data[14]_lut_out = VE2_ring_init & (VE2L215 & VE2_ring_data[14] # !VE2L215 & VE2L454);
VE2_ring_data[14] = DFFE(VE2_ring_data[14]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[16] at LC9_8_M3
--operation mode is normal

VE2_ring_data[16]_lut_out = VE2_ring_init & VE2L994;
VE2_ring_data[16] = DFFE(VE2_ring_data[16]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L657 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~191 at LC7_9_Z3
--operation mode is normal

VE2L657 = VE2_i_dly[4] # VE2_i_dly[3] # VE2_i_dly[1] # !VE2_i_dly[2];


--VE2L757 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~193 at LC5_9_Z3
--operation mode is normal

VE2L757 = VE2_i_dly[4] # VE2_i_dly[3] # !VE2_i_dly[2] # !VE2_i_dly[1];


--VE2L546 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1050 at LC5_8_Z3
--operation mode is normal

VE2L546 = VE2L657 & VE2_ring_data[16] & !VE2L757 # !VE2L657 & VE2_ring_data[14];


--VE2L646 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1051 at LC3_6_Z3
--operation mode is normal

VE2L646 = VE2_i_dly[3] # VE2_i_dly[4] # !VE2_i_dly[2];

--VE2L356 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1059 at LC3_6_Z3
--operation mode is normal

VE2L356 = VE2_i_dly[3] # VE2_i_dly[4] # !VE2_i_dly[2];


--VE2_ring_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[0] at LC6_4_G3
--operation mode is normal

VE2_ring_data[0]_lut_out = VE2_ring_init & VE2L906;
VE2_ring_data[0] = DFFE(VE2_ring_data[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[2] at LC6_2_G3
--operation mode is normal

VE2_ring_data[2]_lut_out = VE2_ring_init & VE2L295;
VE2_ring_data[2] = DFFE(VE2_ring_data[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L857 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~195 at LC4_9_Z3
--operation mode is normal

VE2L857 = VE2_i_dly[4] # VE2_i_dly[2] # VE2_i_dly[1] # !VE2_i_dly[3];


--VE2L957 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~197 at LC10_9_Z3
--operation mode is normal

VE2L957 = VE2_i_dly[4] # VE2_i_dly[2] # !VE2_i_dly[3] # !VE2_i_dly[1];


--VE2L746 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1052 at LC8_8_Z3
--operation mode is normal

VE2L746 = VE2L857 & VE2_ring_data[2] & !VE2L957 # !VE2L857 & VE2_ring_data[0];


--VE2L846 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1053 at LC9_6_Z3
--operation mode is normal

VE2L846 = VE2_i_dly[4] # VE2_i_dly[2] # !VE2_i_dly[3];


--VE2L946 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1054 at LC4_7_Z3
--operation mode is normal

VE2L946 = VE2_i_dly[4] # !VE2_i_dly[3] # !VE2_i_dly[2];


--VE2_ring_data[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[8] at LC5_7_G3
--operation mode is normal

VE2_ring_data[8]_lut_out = VE2_ring_init & VE2L055;
VE2_ring_data[8] = DFFE(VE2_ring_data[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L869 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7758 at LC4_8_Z3
--operation mode is normal

VE2L869 = VE2_i_dly[3] # VE2_i_dly[2] # VE2_i_dly[1] # !VE2_i_dly[4];


--VE2L056 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1055 at LC9_7_Z3
--operation mode is normal

VE2L056 = VE2L946 & (VE2L869 & VE2_h_compr_data[0] # !VE2L869 & VE2_ring_data[8]);


--VE2_ring_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[4] at LC7_1_M3
--operation mode is normal

VE2_ring_data[4]_lut_out = VE2L275 # VE2L175 # VE2L375 & VE2_flagged_rl_compr_dly[4];
VE2_ring_data[4] = DFFE(VE2_ring_data[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[6] at LC8_3_M3
--operation mode is normal

VE2_ring_data[6]_lut_out = VE2L065 # VE2L655 # VE2_flagged_rl_compr_dly[6] & VE2L375;
VE2_ring_data[6] = DFFE(VE2_ring_data[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L067 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~199 at LC7_10_Z3
--operation mode is normal

VE2L067 = VE2_i_dly[1] # VE2_i_dly[4] # !VE2_i_dly[3] # !VE2_i_dly[2];


--VE2L167 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~201 at LC9_8_Z3
--operation mode is normal

VE2L167 = VE2_i_dly[4] # !VE2_i_dly[1] # !VE2_i_dly[2] # !VE2_i_dly[3];


--VE2L156 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1056 at LC8_1_Z3
--operation mode is normal

VE2L156 = VE2L067 & VE2_ring_data[6] & !VE2L167 # !VE2L067 & VE2_ring_data[4];


--VE2L256 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2221~1057 at LC5_7_Z3
--operation mode is normal

VE2L256 = VE2L746 # VE2L846 & (VE2L156 # VE2L056);


--VE2L576 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2269~1230 at LC7_7_Z3
--operation mode is normal

VE2L576 = VE2L557 & (VE2L546 # VE2L256 & VE2L646);


--VE2_ring_data[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[12] at LC9_7_G3
--operation mode is normal

VE2_ring_data[12]_lut_out = VE2_ring_init & VE2L625;
VE2_ring_data[12] = DFFE(VE2_ring_data[12]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L969 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7759 at LC7_6_Z3
--operation mode is normal

VE2L969 = !VE2_i_dly[3] & !VE2_i_dly[4];


--VE2L676 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2269~1231 at LC1_7_Z3
--operation mode is normal

VE2L676 = VE2_ring_data[12] & !VE2_i_dly[2] & VE2_i_dly[1] & VE2L969;


--VE2L776 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2269~1232 at LC10_7_Z3
--operation mode is normal

VE2L776 = VE2L457 & (VE2L676 # VE2L576) # !VE2L457 & VE2_ring_data[10];


--WE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10698 at LC3_8_Z2
--operation mode is normal

WE2L092 = !WE2L22Q & !WE2L32Q;


--WE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10699 at LC6_8_Z2
--operation mode is normal

WE2L192 = WE2L861 & !WE2L41Q & !WE2L61Q & !WE2L71Q;


--WE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10701 at LC3_16_T2
--operation mode is normal

WE2L292 = WE2_ram_address_header[1] & (WE2_ram_address[1] # WE2_header_write) # !WE2_ram_address_header[1] & WE2_ram_address[1] & !WE2_header_write;


--WE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10703 at LC2_12_T2
--operation mode is normal

WE2L392 = WE2_ram_address[0] & (WE2_ram_address_header[0] # !WE2_header_write) # !WE2_ram_address[0] & WE2_header_write & WE2_ram_address_header[0];


--WE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10705 at LC5_7_Z2
--operation mode is normal

WE2L492 = !WE2L02Q & !WE2L22Q & !WE2L32Q & !WE2L12Q;


--WE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~20 at LC6_14_R2
--operation mode is normal

WE2L481 = WE2L31Q # WE2L51Q # !WE2L572 # !WE2L492;


--W43_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[9] at LC5_2_O2
--operation mode is normal

W43_sset_path[9] = W43_counter_cell[9] & !VE1_i2291 & !VE1L7311Q;


--W43_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[0] at LC7_4_O2
--operation mode is normal

W43_sset_path[0] = !VE1L7311Q & W43_counter_cell[0] & !VE1_i2291;


--W43_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[1] at LC2_4_O2
--operation mode is normal

W43_sset_path[1] = !VE1L7311Q & W43_counter_cell[1] & !VE1_i2291;


--VE1L969 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7747 at LC6_8_O2
--operation mode is normal

VE1L969 = VE1L1311Q # VE1L4211Q & (VE1L22 # !NE1L222);


--W04_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[9] at LC7_12_R1
--operation mode is normal

W04_sset_path[9] = W04_counter_cell[9] & !VE2L8311Q & !VE2_i2291;


--W04_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[0] at LC7_14_R1
--operation mode is normal

W04_sset_path[0] = !VE2L8311Q & W04_counter_cell[0] & !VE2_i2291;


--W04_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_3|alt_synch_counter:wysi_counter|sset_path[1] at LC6_14_R1
--operation mode is normal

W04_sset_path[1] = W04_counter_cell[1] & !VE2L8311Q & !VE2_i2291;


--VE2L079 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7760 at LC4_12_R4
--operation mode is normal

VE2L079 = VE2L2311Q # VE2L5211Q & (VE2L22 # !NE2L122);


--WE1_ram_data_hdr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1] at LC4_4_K2
--operation mode is normal

WE1_ram_data_hdr[1]_lut_out = WE1L181 & (WE1_ram_data_hdr[1] # WE1L91Q & WE1L903) # !WE1L181 & WE1L91Q & WE1L903;
WE1_ram_data_hdr[1] = DFFE(WE1_ram_data_hdr[1]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1_ring_data[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[11] at LC10_6_G4
--operation mode is normal

VE1_ring_data[11]_lut_out = VE1_ring_init & (VE1L925 # VE1L784 & VE1L335);
VE1_ring_data[11] = DFFE(VE1_ring_data[11]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[15] at LC10_2_I4
--operation mode is normal

VE1_ring_data[15]_lut_out = VE1_ring_init & VE1L905;
VE1_ring_data[15] = DFFE(VE1_ring_data[15]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[17] at LC9_6_G4
--operation mode is normal

VE1_ring_data[17]_lut_out = VE1_ring_init & VE1L394;
VE1_ring_data[17] = DFFE(VE1_ring_data[17]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L046 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2220~1038 at LC8_4_B4
--operation mode is normal

VE1L046 = VE1L657 & VE1_ring_data[17] & !VE1L757 # !VE1L657 & VE1_ring_data[15];


--VE1_ring_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[1] at LC9_9_I4
--operation mode is normal

VE1_ring_data[1]_lut_out = VE1_ring_init & VE1L995;
VE1_ring_data[1] = DFFE(VE1_ring_data[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[3] at LC10_15_J4
--operation mode is normal

VE1_ring_data[3]_lut_out = VE1_ring_init & VE1L385;
VE1_ring_data[3] = DFFE(VE1_ring_data[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L146 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2220~1039 at LC4_3_B4
--operation mode is normal

VE1L146 = VE1L857 & VE1_ring_data[3] & !VE1L957 # !VE1L857 & VE1_ring_data[1];


--VE1_ring_data[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[9] at LC9_12_I4
--operation mode is normal

VE1_ring_data[9]_lut_out = VE1_ring_init & (VE1L445 # VE1_flagged_rl_compr_dly[9] & !VE1L837);
VE1_ring_data[9] = DFFE(VE1_ring_data[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L246 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2220~1040 at LC3_2_B4
--operation mode is normal

VE1L246 = VE1L946 & (VE1L769 & VE1_h_compr_data[1] # !VE1L769 & VE1_ring_data[9]);


--VE1_ring_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[5] at LC9_11_I4
--operation mode is normal

VE1_ring_data[5]_lut_out = VE1L165 # VE1L665 & (VE1L565 # VE1L465);
VE1_ring_data[5] = DFFE(VE1_ring_data[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1_ring_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[7] at LC10_9_G4
--operation mode is normal

VE1_ring_data[7]_lut_out = VE1_ring_init & (VE1L155 # VE1L555);
VE1_ring_data[7] = DFFE(VE1_ring_data[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L346 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2220~1041 at LC9_2_B4
--operation mode is normal

VE1L346 = VE1L067 & VE1_ring_data[7] & !VE1L167 # !VE1L067 & VE1_ring_data[5];


--VE1L446 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2220~1042 at LC4_2_B4
--operation mode is normal

VE1L446 = VE1L146 # VE1L846 & (VE1L346 # VE1L246);


--VE1L276 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2268~1228 at LC3_6_B4
--operation mode is normal

VE1L276 = VE1L557 & (VE1L046 # VE1L646 & VE1L446);


--VE1_ring_data[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[13] at LC2_7_I4
--operation mode is normal

VE1_ring_data[13]_lut_out = VE1_ring_init & VE1L915;
VE1_ring_data[13] = DFFE(VE1_ring_data[13]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_ring_write_en_dly1);


--VE1L376 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2268~1229 at LC8_6_B4
--operation mode is normal

VE1L376 = VE1_ring_data[13] & VE1_i_dly[1] & !VE1_i_dly[2] & VE1L869;


--VE1L476 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2268~1230 at LC5_6_B4
--operation mode is normal

VE1L476 = VE1L457 & (VE1L376 # VE1L276) # !VE1L457 & VE1_ring_data[11];


--WE2_ram_data_hdr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1] at LC4_3_Z3
--operation mode is normal

WE2_ram_data_hdr[1]_lut_out = WE2L91Q & (WE2L213 # WE2L581 & WE2_ram_data_hdr[1]) # !WE2L91Q & WE2L581 & WE2_ram_data_hdr[1];
WE2_ram_data_hdr[1] = DFFE(WE2_ram_data_hdr[1]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2_ring_data[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[11] at LC4_1_M3
--operation mode is normal

VE2_ring_data[11]_lut_out = VE2_ring_init & (VE2L925 # VE2L784 & VE2L335);
VE2_ring_data[11] = DFFE(VE2_ring_data[11]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[15] at LC7_8_M3
--operation mode is normal

VE2_ring_data[15]_lut_out = VE2_ring_init & VE2L905;
VE2_ring_data[15] = DFFE(VE2_ring_data[15]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[17] at LC5_4_F3
--operation mode is normal

VE2_ring_data[17]_lut_out = VE2_ring_init & VE2L394;
VE2_ring_data[17] = DFFE(VE2_ring_data[17]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L046 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2220~1038 at LC1_9_Z3
--operation mode is normal

VE2L046 = VE2L657 & VE2_ring_data[17] & !VE2L757 # !VE2L657 & VE2_ring_data[15];


--VE2_ring_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[1] at LC10_7_M3
--operation mode is normal

VE2_ring_data[1]_lut_out = VE2_ring_init & VE2L995;
VE2_ring_data[1] = DFFE(VE2_ring_data[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[3] at LC5_2_G3
--operation mode is normal

VE2_ring_data[3]_lut_out = VE2_ring_init & VE2L385;
VE2_ring_data[3] = DFFE(VE2_ring_data[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L146 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2220~1039 at LC3_11_Z3
--operation mode is normal

VE2L146 = VE2L857 & VE2_ring_data[3] & !VE2L957 # !VE2L857 & VE2_ring_data[1];


--VE2_ring_data[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[9] at LC9_1_F3
--operation mode is normal

VE2_ring_data[9]_lut_out = VE2_ring_init & (VE2L445 # !VE2L837 & VE2_flagged_rl_compr_dly[9]);
VE2_ring_data[9] = DFFE(VE2_ring_data[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L246 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2220~1040 at LC1_11_Z3
--operation mode is normal

VE2L246 = VE2L946 & (VE2L869 & VE2_h_compr_data[1] # !VE2L869 & VE2_ring_data[9]);


--VE2_ring_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[5] at LC9_4_M3
--operation mode is normal

VE2_ring_data[5]_lut_out = VE2L165 # VE2L665 & (VE2L465 # VE2L565);
VE2_ring_data[5] = DFFE(VE2_ring_data[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2_ring_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[7] at LC7_13_M3
--operation mode is normal

VE2_ring_data[7]_lut_out = VE2_ring_init & (VE2L155 # VE2L555);
VE2_ring_data[7] = DFFE(VE2_ring_data[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L346 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2220~1041 at LC8_11_Z3
--operation mode is normal

VE2L346 = VE2L067 & !VE2L167 & VE2_ring_data[7] # !VE2L067 & VE2_ring_data[5];


--VE2L446 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2220~1042 at LC4_11_Z3
--operation mode is normal

VE2L446 = VE2L146 # VE2L846 & (VE2L246 # VE2L346);


--VE2L276 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2268~1228 at LC3_10_Z3
--operation mode is normal

VE2L276 = VE2L557 & (VE2L046 # VE2L646 & VE2L446);


--VE2_ring_data[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[13] at LC8_11_F3
--operation mode is normal

VE2_ring_data[13]_lut_out = VE2_ring_init & VE2L915;
VE2_ring_data[13] = DFFE(VE2_ring_data[13]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_ring_write_en_dly1);


--VE2L376 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2268~1229 at LC2_10_Z3
--operation mode is normal

VE2L376 = VE2_i_dly[1] & VE2L969 & VE2_ring_data[13] & !VE2_i_dly[2];


--VE2L476 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2268~1230 at LC9_10_Z3
--operation mode is normal

VE2L476 = VE2L457 & (VE2L376 # VE2L276) # !VE2L457 & VE2_ring_data[11];


--WE1_ram_data_hdr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2] at LC10_6_K2
--operation mode is normal

WE1_ram_data_hdr[2]_lut_out = WE1L581 # WE1L91Q & (WE1L113 # WE1L013);
WE1_ram_data_hdr[2] = DFFE(WE1_ram_data_hdr[2]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L536 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2219~1038 at LC5_4_B4
--operation mode is normal

VE1L536 = VE1L657 & VE1_ring_data[0] & !VE1L757 # !VE1L657 & VE1_ring_data[16];


--VE1L636 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2219~1039 at LC3_8_B4
--operation mode is normal

VE1L636 = VE1L857 & VE1_ring_data[4] & !VE1L957 # !VE1L857 & VE1_ring_data[2];


--VE1L736 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2219~1040 at LC10_9_B4
--operation mode is normal

VE1L736 = VE1L946 & (VE1L769 & VE1_h_compr_data[2] # !VE1L769 & VE1_ring_data[10]);


--VE1L836 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2219~1041 at LC7_8_B4
--operation mode is normal

VE1L836 = VE1L067 & VE1_ring_data[8] & !VE1L167 # !VE1L067 & VE1_ring_data[6];


--VE1L936 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2219~1042 at LC5_8_B4
--operation mode is normal

VE1L936 = VE1L636 # VE1L846 & (VE1L836 # VE1L736);


--VE1L966 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2267~1228 at LC3_9_B4
--operation mode is normal

VE1L966 = VE1L557 & (VE1L536 # VE1L646 & VE1L936);


--VE1L076 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2267~1229 at LC10_10_B4
--operation mode is normal

VE1L076 = VE1_ring_data[14] & VE1_i_dly[1] & !VE1_i_dly[2] & VE1L869;


--VE1L176 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2267~1230 at LC7_9_B4
--operation mode is normal

VE1L176 = VE1L457 & (VE1L076 # VE1L966) # !VE1L457 & VE1_ring_data[12];


--WE2_ram_data_hdr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2] at LC4_7_Q2
--operation mode is normal

WE2_ram_data_hdr[2]_lut_out = WE2L981 # WE2L91Q & (WE2L513 # WE2L413);
WE2_ram_data_hdr[2] = DFFE(WE2_ram_data_hdr[2]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L536 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2219~1038 at LC7_8_Z3
--operation mode is normal

VE2L536 = VE2L657 & VE2_ring_data[0] & !VE2L757 # !VE2L657 & VE2_ring_data[16];


--VE2L636 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2219~1039 at LC3_8_Z3
--operation mode is normal

VE2L636 = VE2L857 & VE2_ring_data[4] & !VE2L957 # !VE2L857 & VE2_ring_data[2];


--VE2L736 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2219~1040 at LC8_7_Z3
--operation mode is normal

VE2L736 = VE2L946 & (VE2L869 & VE2_h_compr_data[2] # !VE2L869 & VE2_ring_data[10]);


--VE2L836 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2219~1041 at LC7_3_Z3
--operation mode is normal

VE2L836 = VE2L067 & VE2_ring_data[8] & !VE2L167 # !VE2L067 & VE2_ring_data[6];


--VE2L936 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2219~1042 at LC10_3_Z3
--operation mode is normal

VE2L936 = VE2L636 # VE2L846 & (VE2L736 # VE2L836);


--VE2L966 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2267~1228 at LC6_8_Z3
--operation mode is normal

VE2L966 = VE2L557 & (VE2L536 # VE2L936 & VE2L646);


--VE2L076 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2267~1229 at LC1_10_Z3
--operation mode is normal

VE2L076 = !VE2_i_dly[2] & VE2L969 & VE2_i_dly[1] & VE2_ring_data[14];


--VE2L176 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2267~1230 at LC10_8_Z3
--operation mode is normal

VE2L176 = VE2L457 & (VE2L076 # VE2L966) # !VE2L457 & VE2_ring_data[12];


--WE1_ram_data_hdr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3] at LC8_2_D2
--operation mode is normal

WE1_ram_data_hdr[3]_lut_out = WE1L313 # WE1L413 & (WE1L713 # WE1L333);
WE1_ram_data_hdr[3] = DFFE(WE1_ram_data_hdr[3]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L036 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2218~1038 at LC10_5_B4
--operation mode is normal

VE1L036 = VE1L657 & VE1_ring_data[1] & !VE1L757 # !VE1L657 & VE1_ring_data[17];


--VE1L136 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2218~1039 at LC5_2_B4
--operation mode is normal

VE1L136 = VE1L857 & VE1_ring_data[5] & !VE1L957 # !VE1L857 & VE1_ring_data[3];


--VE1L236 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2218~1040 at LC8_2_B4
--operation mode is normal

VE1L236 = VE1L946 & (VE1L769 & VE1_h_compr_data[3] # !VE1L769 & VE1_ring_data[11]);


--VE1L336 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2218~1041 at LC7_2_B4
--operation mode is normal

VE1L336 = VE1L067 & !VE1L167 & VE1_ring_data[9] # !VE1L067 & VE1_ring_data[7];


--VE1L436 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2218~1042 at LC3_1_B4
--operation mode is normal

VE1L436 = VE1L136 # VE1L846 & (VE1L236 # VE1L336);


--VE1L666 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2266~1228 at LC6_6_B4
--operation mode is normal

VE1L666 = VE1L557 & (VE1L036 # VE1L646 & VE1L436);


--VE1L766 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2266~1229 at LC7_6_B4
--operation mode is normal

VE1L766 = VE1_ring_data[15] & VE1_i_dly[1] & !VE1_i_dly[2] & VE1L869;


--VE1L866 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2266~1230 at LC4_6_B4
--operation mode is normal

VE1L866 = VE1L457 & (VE1L766 # VE1L666) # !VE1L457 & VE1_ring_data[13];


--WE2_ram_data_hdr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3] at LC7_5_Q2
--operation mode is normal

WE2_ram_data_hdr[3]_lut_out = WE2L091 # WE2L91Q & (WE2L713 # WE2L613);
WE2_ram_data_hdr[3] = DFFE(WE2_ram_data_hdr[3]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L036 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2218~1038 at LC4_10_Z3
--operation mode is normal

VE2L036 = VE2L657 & VE2_ring_data[1] & !VE2L757 # !VE2L657 & VE2_ring_data[17];


--VE2L136 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2218~1039 at LC5_11_Z3
--operation mode is normal

VE2L136 = VE2L857 & VE2_ring_data[5] & !VE2L957 # !VE2L857 & VE2_ring_data[3];


--VE2L236 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2218~1040 at LC4_12_Z3
--operation mode is normal

VE2L236 = VE2L946 & (VE2L869 & VE2_h_compr_data[3] # !VE2L869 & VE2_ring_data[11]);


--VE2L336 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2218~1041 at LC6_11_Z3
--operation mode is normal

VE2L336 = VE2L067 & !VE2L167 & VE2_ring_data[9] # !VE2L067 & VE2_ring_data[7];


--VE2L436 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2218~1042 at LC2_11_Z3
--operation mode is normal

VE2L436 = VE2L136 # VE2L846 & (VE2L336 # VE2L236);


--VE2L666 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2266~1228 at LC10_10_Z3
--operation mode is normal

VE2L666 = VE2L557 & (VE2L036 # VE2L436 & VE2L646);


--VE2L766 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2266~1229 at LC6_10_Z3
--operation mode is normal

VE2L766 = VE2_i_dly[1] & !VE2_i_dly[2] & VE2_ring_data[15] & VE2L969;


--VE2L866 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2266~1230 at LC8_10_Z3
--operation mode is normal

VE2L866 = VE2L457 & (VE2L766 # VE2L666) # !VE2L457 & VE2_ring_data[13];


--WE1_ram_data_hdr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4] at LC6_16_B2
--operation mode is normal

WE1_ram_data_hdr[4]_lut_out = WE1L91Q & (WE1L913 # WE1L181 & WE1_ram_data_hdr[4]) # !WE1L91Q & WE1L181 & WE1_ram_data_hdr[4];
WE1_ram_data_hdr[4] = DFFE(WE1_ram_data_hdr[4]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L526 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1038 at LC4_4_B4
--operation mode is normal

VE1L526 = VE1L657 & VE1_ring_data[2] & !VE1L757 # !VE1L657 & VE1_ring_data[0];


--VE1L626 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1039 at LC10_8_B4
--operation mode is normal

VE1L626 = VE1L857 & !VE1L957 & VE1_ring_data[6] # !VE1L857 & VE1_ring_data[4];


--VE1L726 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1040 at LC8_9_B4
--operation mode is normal

VE1L726 = VE1L946 & (VE1L769 & VE1_h_compr_data[4] # !VE1L769 & VE1_ring_data[12]);


--VE1L826 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1041 at LC1_8_B4
--operation mode is normal

VE1L826 = VE1L067 & VE1_ring_data[10] & !VE1L167 # !VE1L067 & VE1_ring_data[8];


--VE1L926 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1042 at LC4_8_B4
--operation mode is normal

VE1L926 = VE1L626 # VE1L846 & (VE1L726 # VE1L826);


--VE1L366 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2265~1228 at LC6_9_B4
--operation mode is normal

VE1L366 = VE1L557 & (VE1L526 # VE1L646 & VE1L926);


--VE1L466 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2265~1229 at LC1_10_B4
--operation mode is normal

VE1L466 = VE1_ring_data[16] & VE1_i_dly[1] & !VE1_i_dly[2] & VE1L869;


--VE1L566 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2265~1230 at LC2_9_B4
--operation mode is normal

VE1L566 = VE1L457 & (VE1L466 # VE1L366) # !VE1L457 & VE1_ring_data[14];


--WE2_ram_data_hdr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4] at LC3_3_Z3
--operation mode is normal

WE2_ram_data_hdr[4]_lut_out = WE2L581 & (WE2_ram_data_hdr[4] # WE2L91Q & WE2L023) # !WE2L581 & WE2L91Q & WE2L023;
WE2_ram_data_hdr[4] = DFFE(WE2_ram_data_hdr[4]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L526 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1038 at LC3_9_Z3
--operation mode is normal

VE2L526 = VE2L657 & VE2_ring_data[2] & !VE2L757 # !VE2L657 & VE2_ring_data[0];


--VE2L626 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1039 at LC5_2_Z3
--operation mode is normal

VE2L626 = VE2L857 & VE2_ring_data[6] & !VE2L957 # !VE2L857 & VE2_ring_data[4];


--VE2L726 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1040 at LC10_2_Z3
--operation mode is normal

VE2L726 = VE2L946 & (VE2L869 & VE2_h_compr_data[4] # !VE2L869 & VE2_ring_data[12]);


--VE2L826 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1041 at LC9_3_Z3
--operation mode is normal

VE2L826 = VE2L067 & !VE2L167 & VE2_ring_data[10] # !VE2L067 & VE2_ring_data[8];


--VE2L926 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1042 at LC8_2_Z3
--operation mode is normal

VE2L926 = VE2L626 # VE2L846 & (VE2L726 # VE2L826);


--VE2L366 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2265~1228 at LC6_9_Z3
--operation mode is normal

VE2L366 = VE2L557 & (VE2L526 # VE2L646 & VE2L926);


--VE2L466 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2265~1229 at LC3_5_Z3
--operation mode is normal

VE2L466 = VE2_ring_data[16] & !VE2_i_dly[2] & VE2_i_dly[1] & VE2L969;


--VE2L566 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2265~1230 at LC6_3_Z3
--operation mode is normal

VE2L566 = VE2L457 & (VE2L466 # VE2L366) # !VE2L457 & VE2_ring_data[14];


--WE1_ram_data_hdr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5] at LC5_5_L2
--operation mode is normal

WE1_ram_data_hdr[5]_lut_out = WE1_ram_data_hdr[5] & (WE1L181 # WE1L91Q & WE1L023) # !WE1_ram_data_hdr[5] & WE1L91Q & WE1L023;
WE1_ram_data_hdr[5] = DFFE(WE1_ram_data_hdr[5]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L026 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1038 at LC7_4_B4
--operation mode is normal

VE1L026 = VE1L657 & VE1_ring_data[3] & !VE1L757 # !VE1L657 & VE1_ring_data[1];


--VE1L126 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1039 at LC3_14_B4
--operation mode is normal

VE1L126 = VE1L857 & VE1_ring_data[7] & !VE1L957 # !VE1L857 & VE1_ring_data[5];


--VE1L226 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1040 at LC7_14_B4
--operation mode is normal

VE1L226 = VE1L946 & (VE1L769 & VE1_h_compr_data[5] # !VE1L769 & VE1_ring_data[13]);


--VE1L326 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1041 at LC6_2_B4
--operation mode is normal

VE1L326 = VE1L067 & VE1_ring_data[11] & !VE1L167 # !VE1L067 & VE1_ring_data[9];


--VE1L426 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1042 at LC4_14_B4
--operation mode is normal

VE1L426 = VE1L126 # VE1L846 & (VE1L326 # VE1L226);


--VE1L066 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2264~1228 at LC3_13_B4
--operation mode is normal

VE1L066 = VE1L557 & (VE1L026 # VE1L646 & VE1L426);


--VE1L166 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2264~1229 at LC7_13_B4
--operation mode is normal

VE1L166 = VE1_ring_data[17] & VE1_i_dly[1] & !VE1_i_dly[2] & VE1L869;


--VE1L266 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2264~1230 at LC6_13_B4
--operation mode is normal

VE1L266 = VE1L457 & (VE1L166 # VE1L066) # !VE1L457 & VE1_ring_data[15];


--WE2_ram_data_hdr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5] at LC6_4_Z3
--operation mode is normal

WE2_ram_data_hdr[5]_lut_out = WE2_ram_data_hdr[5] & (WE2L581 # WE2L91Q & WE2L123) # !WE2_ram_data_hdr[5] & WE2L91Q & WE2L123;
WE2_ram_data_hdr[5] = DFFE(WE2_ram_data_hdr[5]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L026 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1038 at LC4_5_Z3
--operation mode is normal

VE2L026 = VE2L657 & VE2_ring_data[3] & !VE2L757 # !VE2L657 & VE2_ring_data[1];


--VE2L126 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1039 at LC10_11_Z3
--operation mode is normal

VE2L126 = VE2L857 & !VE2L957 & VE2_ring_data[7] # !VE2L857 & VE2_ring_data[5];


--VE2L226 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1040 at LC8_4_Z3
--operation mode is normal

VE2L226 = VE2L946 & (VE2L869 & VE2_h_compr_data[5] # !VE2L869 & VE2_ring_data[13]);


--VE2L326 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1041 at LC5_3_Z3
--operation mode is normal

VE2L326 = VE2L067 & VE2_ring_data[11] & !VE2L167 # !VE2L067 & VE2_ring_data[9];


--VE2L426 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1042 at LC9_4_Z3
--operation mode is normal

VE2L426 = VE2L126 # VE2L846 & (VE2L326 # VE2L226);


--VE2L066 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2264~1228 at LC3_4_Z3
--operation mode is normal

VE2L066 = VE2L557 & (VE2L026 # VE2L646 & VE2L426);


--VE2L166 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2264~1229 at LC5_10_Z3
--operation mode is normal

VE2L166 = VE2_i_dly[1] & VE2_ring_data[17] & !VE2_i_dly[2] & VE2L969;


--VE2L266 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2264~1230 at LC10_4_Z3
--operation mode is normal

VE2L266 = VE2L457 & (VE2L166 # VE2L066) # !VE2L457 & VE2_ring_data[15];


--WE1_ram_data_hdr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6] at LC9_2_F2
--operation mode is normal

WE1_ram_data_hdr[6]_lut_out = WE1L781 # WE1L91Q & (WE1L123 # WE1L433);
WE1_ram_data_hdr[6] = DFFE(WE1_ram_data_hdr[6]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE2_ram_data_hdr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6] at LC10_1_X2
--operation mode is normal

WE2_ram_data_hdr[6]_lut_out = WE2L191 # WE2L91Q & (WE2L233 # WE2L223);
WE2_ram_data_hdr[6] = DFFE(WE2_ram_data_hdr[6]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--WE1_ram_data_hdr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7] at LC6_8_F2
--operation mode is normal

WE1_ram_data_hdr[7]_lut_out = WE1L223 # WE1L91Q & (WE1L423 # WE1L533);
WE1_ram_data_hdr[7] = DFFE(WE1_ram_data_hdr[7]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L456 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2262~1231 at LC3_5_B4
--operation mode is normal

VE1L456 = VE1_h_compr_data[7] & !VE1_ring_rd_en_dly & VE1_ring_init;


--VE1L876 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2269~1230 at LC5_5_B4
--operation mode is normal

VE1L876 = VE1_ring_rd_en_dly & VE1_ring_init;

--VE1L976 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2269~1232 at LC5_5_B4
--operation mode is normal

VE1L976 = VE1_ring_rd_en_dly & VE1_ring_init;


--VE1L556 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2262~1232 at LC9_4_B4
--operation mode is normal

VE1L556 = !VE1_i_dly[1] & VE1L869 & VE1_ring_data[17] & !VE1_i_dly[2];


--WE2_ram_data_hdr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7] at LC3_5_Z2
--operation mode is normal

WE2_ram_data_hdr[7]_lut_out = WE2L323 # WE2L91Q & (WE2L423 # WE2L333);
WE2_ram_data_hdr[7] = DFFE(WE2_ram_data_hdr[7]_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L456 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2262~1231 at LC8_6_Z3
--operation mode is normal

VE2L456 = VE2_h_compr_data[7] & !VE2_ring_rd_en_dly & VE2_ring_init;


--VE2L876 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2269~1234 at LC5_5_Z3
--operation mode is normal

VE2L876 = VE2_ring_rd_en_dly & VE2_ring_init;

--VE2L976 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2269~1236 at LC5_5_Z3
--operation mode is normal

VE2L976 = VE2_ring_rd_en_dly & VE2_ring_init;


--VE2L556 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2262~1232 at LC1_6_Z3
--operation mode is normal

VE2L556 = !VE2_i_dly[2] & !VE2_i_dly[1] & VE2L969 & VE2_ring_data[17];


--PE1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC6_5_D2
--operation mode is normal

PE1_HEADER_data.timestamp[47]~reg0_lut_out = W74_sload_path[47];
PE1_HEADER_data.timestamp[47]~reg0 = DFFE(PE1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE1L55);


--PE2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC5_1_T2
--operation mode is normal

PE2_HEADER_data.timestamp[47]~reg0_lut_out = W74_sload_path[47];
PE2_HEADER_data.timestamp[47]~reg0 = DFFE(PE2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(HF1_outclock1), , , PE2L55);


--M1_i770 is slaveregister:inst_slaveregister|i770 at LC2_1_P1
--operation mode is normal

M1_i770 = JF1L14Q # !M1L313 # !M1L403 # !JF1L53Q;


--M1L292 is slaveregister:inst_slaveregister|i250~18 at LC8_1_P1
--operation mode is normal

M1L292 = JF1L63Q # JF1L73Q # JF1L83Q # !JF1L53Q;


--M1L5131 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~38 at LC3_1_P1
--operation mode is normal

M1L5131 = (M1L4131 & (JF1L14Q # M1L292 # !M1L492)) & CASCADE(M1_i770);


--M1L3521 is slaveregister:inst_slaveregister|i14726~47 at LC6_4_P1
--operation mode is normal

M1L3521 = (!M1L523 & !M1L244 & M1_i1492 & M1_i1285) & CASCADE(M1L422);


--M1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~27 at LC8_13_C1
--operation mode is normal

M1L83 = (M1L443 # !JF1L14Q # !JF1L53Q # !M1L492) & CASCADE(M1L734);


--M1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~27 at LC6_10_C1
--operation mode is normal

M1L3 = (JF1L53Q # M1_i2894 & (M1_i2418 # M1L443)) & CASCADE(M1L1621);


--K1L421 is rate_meters:inst_rate_meters|i738~0 at LC9_2_V3
--operation mode is normal

K1L421 = W64_q[1] & (M1_RM_ctrl_local.rm_sn_enable[0] # M1_RM_ctrl_local.rm_sn_enable[1]);


--SD1_send[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[0] at LC3_13_L3
--operation mode is normal

SD1_send[0]_lut_out = TB1_SND_DAT # TB1_SND_DRBT # TB1_SND_DRAND # !TB1L63;
SD1_send[0] = DFFE(SD1_send[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--SD1_send[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[1] at LC9_13_L3
--operation mode is normal

SD1_send[1]_lut_out = SD1_send[0];
SD1_send[1] = DFFE(SD1_send[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--SD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~1 at LC10_12_L3
--operation mode is normal

SD1L2 = !SD1_send[1] & SD1_send[0] # !W42L81;


--SD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~0 at LC2_13_L3
--operation mode is normal

SD1L1 = !SD1_send[1] & SD1_send[0];


--K1L66 is rate_meters:inst_rate_meters|i285~0 at LC8_3_G2
--operation mode is normal

K1L66 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[1];


--K1L321 is rate_meters:inst_rate_meters|i737~0 at LC9_1_V3
--operation mode is normal

K1L321 = W64_q[2] & (M1_RM_ctrl_local.rm_sn_enable[1] # M1_RM_ctrl_local.rm_sn_enable[0]);


--PD1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC1_10_K1
--operation mode is normal

PD1_tx_dpr_waddr[0]_lut_out = M1_COMM_ctrl_local.tx_head[0];
PD1_tx_dpr_waddr[0] = DFFE(PD1_tx_dpr_waddr[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst46);


--K1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3] at LC3_15_L1
--operation mode is normal

K1_RM_sn_data_int[3]_lut_out = W64_q[3];
K1_RM_sn_data_int[3] = DFFE(K1_RM_sn_data_int[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7] at LC9_12_L1
--operation mode is normal

K1_RM_sn_data_int[7]_lut_out = W64_q[3];
K1_RM_sn_data_int[7] = DFFE(K1_RM_sn_data_int[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L692);


--M1L693 is slaveregister:inst_slaveregister|i4795~972 at LC3_1_C1
--operation mode is normal

M1L693 = M1L253 # M1L1011 # JF1L73Q # !M1L313;


--M1L705 is slaveregister:inst_slaveregister|i5045~786 at LC6_1_C1
--operation mode is normal

M1L705 = (!M1L833 & M1_i1917 & M1L693 & M1L044) & CASCADE(M1L924);


--K1L06 is rate_meters:inst_rate_meters|i279~0 at LC7_5_G2
--operation mode is normal

K1L06 = W54_q[7] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L82 is rate_meters:inst_rate_meters|i215~0 at LC6_9_B2
--operation mode is normal

K1L82 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[7];


--K1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9] at LC7_14_K1
--operation mode is normal

K1_RM_sn_data_int[9]_lut_out = W64_q[1];
K1_RM_sn_data_int[9] = DFFE(K1_RM_sn_data_int[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L203);


--K1L85 is rate_meters:inst_rate_meters|i277~0 at LC5_3_G2
--operation mode is normal

K1L85 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[9];


--K1L62 is rate_meters:inst_rate_meters|i213~0 at LC8_2_B2
--operation mode is normal

K1L62 = W44_q[9] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L601 is rate_meters:inst_rate_meters|i704~60 at LC8_2_V3
--operation mode is normal

K1L601 = K1_lockout_sn[8] # !M1_RM_ctrl_local.rm_sn_enable[1] # !M1_RM_ctrl_local.rm_sn_enable[0];


--M1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0] at LC10_16_V1
--operation mode is normal

M1_RM_ctrl_local.rm_sn_dead[0]_lut_out = VF1_MASTERHWDATA[16];
M1_RM_ctrl_local.rm_sn_dead[0] = DFFE(M1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L7141);


--K1L261 is rate_meters:inst_rate_meters|i~829 at LC3_5_V3
--operation mode is normal

K1L261 = M1_RM_ctrl_local.rm_sn_dead[1] & (!K1_lockout_sn[5] & M1_RM_ctrl_local.rm_sn_dead[0] # !K1_lockout_sn[6]) # !M1_RM_ctrl_local.rm_sn_dead[1] & !K1_lockout_sn[5] & !K1_lockout_sn[6] & M1_RM_ctrl_local.rm_sn_dead[0];


--K1_i704 is rate_meters:inst_rate_meters|i704 at LC4_5_V3
--operation mode is normal

K1_i704 = K1L601 # K1_lockout_sn[7] & (!K1L261 # !M1_RM_ctrl_local.rm_sn_dead[2]) # !K1_lockout_sn[7] & !M1_RM_ctrl_local.rm_sn_dead[2] & !K1L261;


--K1L111 is rate_meters:inst_rate_meters|i710~0 at LC7_5_V3
--operation mode is normal

K1L111 = K1_lockout_sn[3] & !K1_i704;


--K1L201 is rate_meters:inst_rate_meters|i698~208 at LC7_6_V3
--operation mode is normal

K1L201 = !K1_lockout_sn[8] & (M1_RM_ctrl_local.rm_sn_dead[2] # !K1_lockout_sn[7]);


--K1L021 is rate_meters:inst_rate_meters|i733~188 at LC6_6_V3
--operation mode is normal

K1L021 = !K1_lockout_sn[0] & !K1_lockout_sn[1];


--K1L121 is rate_meters:inst_rate_meters|i733~189 at LC5_6_V3
--operation mode is normal

K1L121 = K1L021 & !K1_lockout_sn[2] & !K1_lockout_sn[3] & !K1_lockout_sn[4];


--K1L301 is rate_meters:inst_rate_meters|i698~209 at LC10_6_V3
--operation mode is normal

K1L301 = K1L711 & !K1L121 & (M1_RM_ctrl_local.rm_sn_enable[0] $ M1_RM_ctrl_local.rm_sn_enable[1]) # !K1L711 & (M1_RM_ctrl_local.rm_sn_enable[0] $ M1_RM_ctrl_local.rm_sn_enable[1]);


--K1L361 is rate_meters:inst_rate_meters|i~830 at LC3_10_V3
--operation mode is normal

K1L361 = K1_lockout_sn[5] & (K1_lockout_sn[4] # !K1L611 # !M1_RM_ctrl_local.rm_sn_dead[0]) # !K1_lockout_sn[5] & !M1_RM_ctrl_local.rm_sn_dead[0] & (K1_lockout_sn[4] # !K1L611);


--K1L621 is rate_meters:inst_rate_meters|i~253 at LC3_6_V3
--operation mode is normal

K1L621 = K1_lockout_sn[7] $ M1_RM_ctrl_local.rm_sn_dead[2];


--K1L461 is rate_meters:inst_rate_meters|i~831 at LC9_6_V3
--operation mode is normal

K1L461 = !K1L621 & (K1_lockout_sn[6] & (K1L361 # !M1_RM_ctrl_local.rm_sn_dead[1]) # !K1_lockout_sn[6] & K1L361 & !M1_RM_ctrl_local.rm_sn_dead[1]);


--K1L401 is rate_meters:inst_rate_meters|i698~210 at LC6_5_V3
--operation mode is normal

K1L401 = K1L461 # !K1L301 & K1L511 # !K1L201;


--K1L211 is rate_meters:inst_rate_meters|i711~0 at LC8_5_V3
--operation mode is normal

K1L211 = K1_lockout_sn[2] & !K1_i704;


--K1L311 is rate_meters:inst_rate_meters|i712~0 at LC10_5_V3
--operation mode is normal

K1L311 = K1_lockout_sn[1] & !K1_i704;


--K1L411 is rate_meters:inst_rate_meters|i713~0 at LC5_5_V3
--operation mode is normal

K1L411 = K1_lockout_sn[0] & !K1_i704;


--K1L701 is rate_meters:inst_rate_meters|i706~0 at LC2_5_V3
--operation mode is normal

K1L701 = !K1L601 & K1_lockout_sn[7] & M1_RM_ctrl_local.rm_sn_dead[2] & K1L261;


--K1L801 is rate_meters:inst_rate_meters|i707~0 at LC1_4_V3
--operation mode is normal

K1L801 = K1_lockout_sn[6] & !K1_i704;


--K1L901 is rate_meters:inst_rate_meters|i708~0 at LC9_5_V3
--operation mode is normal

K1L901 = K1_lockout_sn[5] & !K1_i704;


--K1L011 is rate_meters:inst_rate_meters|i709~0 at LC1_5_V3
--operation mode is normal

K1L011 = K1_lockout_sn[4] & !K1_i704;


--UB1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13] at LC10_8_A4
--operation mode is normal

UB1_inst40[13]_lut_out = W31_q[13];
UB1_inst40[13] = DFFE(UB1_inst40[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , DC1_DCMD_SEQ1);


--K1L15 is rate_meters:inst_rate_meters|i270~0 at LC8_7_G2
--operation mode is normal

K1L15 = W54_q[16] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L91 is rate_meters:inst_rate_meters|i206~0 at LC1_2_B2
--operation mode is normal

K1L91 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[16];


--K1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18] at LC2_7_G1
--operation mode is normal

K1_RM_sn_data_int[18]_lut_out = W74_sload_path[18];
K1_RM_sn_data_int[18] = DFFE(K1_RM_sn_data_int[18]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1L71 is rate_meters:inst_rate_meters|i204~0 at LC5_4_B2
--operation mode is normal

K1L71 = W44_q[18] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L94 is rate_meters:inst_rate_meters|i268~0 at LC9_16_G2
--operation mode is normal

K1L94 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[18];


--M1_COMPR_ctrl_local.ATWDa3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[6] at LC4_7_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out = VF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDa3thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDa1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[6] at LC8_11_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out = VF1_MASTERHWDATA[22];
M1_COMPR_ctrl_local.ATWDa1thres[6] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--M1L649 is slaveregister:inst_slaveregister|i5447~1408 at LC7_3_E1
--operation mode is normal

M1L649 = (M1_COMPR_ctrl_local.ATWDa1thres[6] & (M1_COMPR_ctrl_local.ATWDa3thres[6] # !JF1L53Q) # !M1_COMPR_ctrl_local.ATWDa1thres[6] & M1_COMPR_ctrl_local.ATWDa3thres[6] & JF1L53Q) & CASCADE(M1L805);


--M1L749 is slaveregister:inst_slaveregister|i5447~1409 at LC5_3_E1
--operation mode is normal

M1L749 = (W5_sload_path[22] # !JF1L53Q) & CASCADE(M1L963);


--K1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22] at LC9_7_G1
--operation mode is normal

K1_RM_sn_data[22]_lut_out = K1_RM_sn_data_int[22];
K1_RM_sn_data[22] = DFFE(K1_RM_sn_data[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L849 is slaveregister:inst_slaveregister|i5447~1410 at LC6_7_G1
--operation mode is normal

M1L849 = (K1_RM_sn_data[22] & (JF1L63Q # M1_i1632 # !M1L323)) & CASCADE(M1L844);


--K1L54 is rate_meters:inst_rate_meters|i264~0 at LC5_7_G2
--operation mode is normal

K1L54 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[22];


--K1L31 is rate_meters:inst_rate_meters|i200~0 at LC6_13_B2
--operation mode is normal

K1L31 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[22];


--K1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23] at LC9_11_P1
--operation mode is normal

K1_RM_sn_data_int[23]_lut_out = W74_sload_path[23];
K1_RM_sn_data_int[23] = DFFE(K1_RM_sn_data_int[23]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24] at LC10_11_B1
--operation mode is normal

K1_RM_sn_data_int[24]_lut_out = W74_sload_path[24];
K1_RM_sn_data_int[24] = DFFE(K1_RM_sn_data_int[24]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1L34 is rate_meters:inst_rate_meters|i262~0 at LC8_9_G2
--operation mode is normal

K1L34 = W54_q[24] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L11 is rate_meters:inst_rate_meters|i198~0 at LC6_6_B2
--operation mode is normal

K1L11 = W44_q[24] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28] at LC6_11_B1
--operation mode is normal

K1_RM_sn_data_int[28]_lut_out = W74_sload_path[28];
K1_RM_sn_data_int[28] = DFFE(K1_RM_sn_data_int[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29] at LC4_7_G1
--operation mode is normal

K1_RM_sn_data_int[29]_lut_out = W74_sload_path[29];
K1_RM_sn_data_int[29] = DFFE(K1_RM_sn_data_int[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--M1_LC_ctrl_local.lc_cable_length_up[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][6] at LC9_10_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out = VF1_MASTERHWDATA[30];
M1_LC_ctrl_local.lc_cable_length_up[3][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--D1L83Q is calibration_sources:inst_calibration_sources|cs_flash_time[30]~reg0 at LC5_12_P1
--operation mode is normal

D1L83Q_lut_out = W74_sload_path[30];
D1L83Q = DFFE(D1L83Q_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , D1L121);


--M1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30] at LC10_5_P1
--operation mode is normal

M1_CS_ctrl_local.CS_time[30]_lut_out = VF1_MASTERHWDATA[30];
M1_CS_ctrl_local.CS_time[30] = DFFE(M1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L222);


--M1L1211 is slaveregister:inst_slaveregister|i5631~713 at LC9_12_P1
--operation mode is normal

M1L1211 = JF1L63Q & D1L83Q # !JF1L63Q & M1_CS_ctrl_local.CS_time[30];


--M1L2211 is slaveregister:inst_slaveregister|i5631~716 at LC3_12_P1
--operation mode is normal

M1L2211 = (M1_i952 & !M1_i1169 & M1L1211 # !M1_i952 & M1_LC_ctrl_local.lc_cable_length_up[3][6]) & CASCADE(M1L949);


--K1L73 is rate_meters:inst_rate_meters|i256~0 at LC3_11_G2
--operation mode is normal

K1L73 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[30];


--K1L5 is rate_meters:inst_rate_meters|i192~0 at LC7_7_B2
--operation mode is normal

K1L5 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[30];


--CB1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC10_14_H4
--operation mode is normal

CB1_status_out[1] = AMPP_FUNCTION(T1_is_max_write_address_ff, RF2L2Q, C5L31, GLOBAL(HF2_outclock1), !B1_i12);


--BB1L1Q is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable~reg0 at LC5_10_H4
--operation mode is normal

BB1L1Q = AMPP_FUNCTION(RF2L2Q, DB1_dffs[5], BB1L4, AB1L1, GLOBAL(HF2_outclock1), !B1_i12);


--T1L1 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|i37~46 at LC10_11_H4
--operation mode is normal

T1L1 = AMPP_FUNCTION(CB1_status_out[1], DB1_dffs[6], BB1L1Q);


--P1L52 is sld_hub:sld_hub_inst|i219~371 at LC5_5_H4
--operation mode is normal

P1L52 = AMPP_FUNCTION(RF6L2Q, T1L1, P1L51);


--DB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] at LC9_3_H4
--operation mode is normal

DB1_dffs[4] = AMPP_FUNCTION(DB1_dffs[5], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5] at LC4_3_H4
--operation mode is normal

DB1_dffs[5] = AMPP_FUNCTION(DB1_dffs[6], GLOBAL(A1L3), !B1_i12, S1_i8);


--BB1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC3_4_H4
--operation mode is normal

BB1_edq = AMPP_FUNCTION(BB1L4, RF2L2Q, DB1_dffs[5], AB1L1, GLOBAL(HF2_outclock1), !B1_i12);


--BB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i24~68 at LC5_4_H4
--operation mode is normal

BB1L4 = AMPP_FUNCTION(DB1_dffs[5], W2_sload_path[9], DB1_dffs[4], BB1_edq);


--RF2L2Q is sld_hub:sld_hub_inst|sld_dffex:GEN_IRF_1_IRF|Q[1]~reg0 at LC9_9_D4
--operation mode is normal

RF2L2Q = AMPP_FUNCTION(RF3L2Q, RF6L2Q, RF1L1Q, GLOBAL(A1L6), !P1_i144, P1L72);


--AB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|i30~112 at LC7_4_H4
--operation mode is normal

AB1L1 = AMPP_FUNCTION(W2_sload_path[11], W2_sload_path[9], DB1_dffs[4], W2_sload_path[10]);


--BB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|i23~28 at LC4_4_H4
--operation mode is normal

BB1L3 = AMPP_FUNCTION(BB1L4, RF2L2Q, DB1_dffs[5], AB1L1);


--Y1_trigger_happened_ff[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2] at LC5_11_H4
--operation mode is normal

Y1_trigger_happened_ff[2] = AMPP_FUNCTION(FB3_regoutff, FB4_regoutff, GLOBAL(HF2_outclock1), RF2L2Q, Y1_i29);

--EB2L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|i19~0 at LC5_11_H4
--operation mode is normal

EB2L1 = AMPP_FUNCTION(FB3_regoutff, FB4_regoutff);


--Y1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC8_12_C4
--operation mode is normal

Y1_trigger_happened_ff[1] = AMPP_FUNCTION(FB1_regoutff, FB2_regoutff, GLOBAL(HF2_outclock1), RF2L2Q, Y1_i19);


--Y1_trigger_happened_ff[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0] at LC6_3_H4
--operation mode is normal

Y1_trigger_happened_ff[0] = AMPP_FUNCTION(GLOBAL(HF2_outclock1), RF2L2Q, Y1_i12);


--DB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LC10_3_H4
--operation mode is normal

DB1_dffs[2] = AMPP_FUNCTION(DB1_dffs[3], GLOBAL(A1L3), !B1_i12, S1_i8);


--Y1_i25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i25 at LC6_7_H4
--operation mode is normal

Y1_i25 = AMPP_FUNCTION(Y1_trigger_happened_ff[0], DB1_dffs[2], Y1_trigger_happened_ff[1]);


--DB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LC1_3_H4
--operation mode is normal

DB1_dffs[3] = AMPP_FUNCTION(DB1_dffs[4], GLOBAL(A1L3), !B1_i12, S1_i8);


--Y1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~189 at LC2_7_H4
--operation mode is normal

Y1L6 = AMPP_FUNCTION(DB1_dffs[3], Y1_trigger_happened_ff[2], DB1_dffs[6], Y1_i25);


--DB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7] at LC9_1_F4
--operation mode is normal

DB1_dffs[7] = AMPP_FUNCTION(DB1_dffs[8], GLOBAL(A1L3), !B1_i12, S1_i8);


--P1L91 is sld_hub:sld_hub_inst|i217~396 at LC1_5_H4
--operation mode is normal

P1L91 = AMPP_FUNCTION(HB81_points[0][3], RF6L4Q, RF6L8Q);


--P1L02 is sld_hub:sld_hub_inst|i217~397 at LC5_7_H4
--operation mode is normal

P1L02 = AMPP_FUNCTION(Y1_trigger_happened_ff[0], DB1_dffs[2], Y1_trigger_happened_ff[1]);


--P1L12 is sld_hub:sld_hub_inst|i217~398 at LC4_7_H4
--operation mode is normal

P1L12 = AMPP_FUNCTION(Y1L6, P1L51, Y1L01, P1L02);


--SF1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC6_13_D4
--operation mode is normal

SF1_state[15] = AMPP_FUNCTION(A1L8, SF1_state[12], SF1_state[14], GLOBAL(A1L6));


--SF1L2 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|i23~32 at LC10_15_D4
--operation mode is normal

SF1L2 = AMPP_FUNCTION(SF1_state[1], SF1_state[15]);


--HB81_points[0][7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][7] at LC8_11_D4
--operation mode is normal

HB81_points[0][7] = AMPP_FUNCTION(RF6L2Q, RF6L3Q, RF6L4Q, P1_i44, GLOBAL(A1L6), !P1_i144, P1L01);


--P1_i159 is sld_hub:sld_hub_inst|i159 at LC6_10_D4
--operation mode is normal

P1_i159 = AMPP_FUNCTION(RF1L1Q, P1_OK_TO_UPDATE_IR_Q, SF1_state[8]);


--P1_i160 is sld_hub:sld_hub_inst|i160 at LC8_4_D4
--operation mode is normal

P1_i160 = AMPP_FUNCTION(SF1_state[4], SF1_state[8]);


--RF3L1Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[0]~reg0 at LC2_10_D4
--operation mode is normal

RF3L1Q = AMPP_FUNCTION(RF6L1Q, GLOBAL(A1L6), !P1_i144, P1_i257);


--P1L7 is sld_hub:sld_hub_inst|i45~123 at LC9_12_D4
--operation mode is normal

P1L7 = AMPP_FUNCTION(SF1_state[12], A1L8, SF1_state[2]);


--HB81_points[0][1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][1] at LC3_11_D4
--operation mode is normal

HB81_points[0][1] = AMPP_FUNCTION(RF6L2Q, RF6L3Q, RF6L4Q, P1_i44, GLOBAL(A1L6), !P1_i144, P1L01);


--P1L21 is sld_hub:sld_hub_inst|i159~8 at LC3_10_D4
--operation mode is normal

P1L21 = AMPP_FUNCTION(SF1_state[8], P1_OK_TO_UPDATE_IR_Q);


--HB81_points[0][2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|altshift:external_latency_ffs|points[0][2] at LC9_11_D4
--operation mode is normal

HB81_points[0][2] = AMPP_FUNCTION(RF6L2Q, RF6L3Q, RF6L4Q, P1_i44, GLOBAL(A1L6), !P1_i144, P1L01);


--P1L41 is sld_hub:sld_hub_inst|i170~22 at LC8_10_D4
--operation mode is normal

P1L41 = AMPP_FUNCTION(P1L21, HB81_points[0][2], RF5L1Q, HB81_points[0][1]);


--P1_i257 is sld_hub:sld_hub_inst|i257 at LC7_10_D4
--operation mode is normal

P1_i257 = AMPP_FUNCTION(RF4L1Q, SF1_state[5], P1_OK_TO_UPDATE_IR_Q);


--P1L72 is sld_hub:sld_hub_inst|i238~73 at LC10_10_D4
--operation mode is normal

P1L72 = AMPP_FUNCTION(RF1L1Q, RF4L1Q, RF5L1Q, HB81_points[0][2], P1L92);


--P1L92 is sld_hub:sld_hub_inst|i257~10 at LC9_10_D4
--operation mode is normal

P1L92 = AMPP_FUNCTION(P1_OK_TO_UPDATE_IR_Q, SF1_state[5]);


--P1L71 is sld_hub:sld_hub_inst|i216~354 at LC6_6_H4
--operation mode is normal

P1L71 = AMPP_FUNCTION(RF6L5Q, RF6L4Q, HB81_points[0][3], RF6L8Q);


--P1L81 is sld_hub:sld_hub_inst|i216~355 at LC10_7_H4
--operation mode is normal

P1L81 = AMPP_FUNCTION(Y1L6, P1L51, Y1L01, Y1_i25);


--RF6L7Q is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]~reg0 at LC6_5_H4
--operation mode is normal

RF6L7Q = AMPP_FUNCTION(RF6L7Q, RF6L8Q, SF1_state[4], P1L51, GLOBAL(A1L6), !P1_i144, P1_i210);


--R1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC3_15_D4
--operation mode is normal

R1_WORD_SR[2] = AMPP_FUNCTION(R1L3, A1L5, R1_WORD_SR[3], GLOBAL(A1L3), !R1_i4, B1L14);


--R1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~248 at LC5_15_D4
--operation mode is normal

R1L2 = AMPP_FUNCTION(W1_sload_path[3], W1_sload_path[1], W1_sload_path[2], W1_sload_path[0]);


--R1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~0 at LC10_16_D4
--operation mode is normal

R1L6 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, A1L5, P1L13);


--R1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~274 at LC9_16_D4
--operation mode is normal

R1L5 = AMPP_FUNCTION(W1_sload_path[1], W1_sload_path[3], W1_sload_path[0], W1_sload_path[2]);


--DB3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC10_9_H4
--operation mode is normal

DB3_dffs[2] = AMPP_FUNCTION(C5_dffs[1], A1L5, DB3_dffs[3], GLOBAL(A1L3), !B1_i12);


--C5_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[0] at LC1_13_H4
--operation mode is qfbk_counter

C5_dffs[0] = AMPP_FUNCTION(GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L1 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[1]~COUT at LC1_13_H4
--operation mode is qfbk_counter

C5L1 = AMPP_FUNCTION();


--C5_dffs[11] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[11] at LC2_15_H4
--operation mode is counter

C5_dffs[11] = AMPP_FUNCTION(C5_dffs[11], C5L11, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|cout at LC2_15_H4
--operation mode is counter

C5_cout = AMPP_FUNCTION(C5_dffs[11], C5L11);


--R2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC3_4_D4
--operation mode is normal

R2_WORD_SR[2] = AMPP_FUNCTION(R2L5, SF1_state[4], W84_sload_path[4], R2_WORD_SR[3], GLOBAL(A1L6), !R2_i4, P1_i282);


--R2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~512 at LC6_3_D4
--operation mode is normal

R2L5 = AMPP_FUNCTION(W84_sload_path[1], W84_sload_path[2], W84_sload_path[3], W84_sload_path[0]);


--R2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]~0 at LC6_2_D4
--operation mode is normal

R2L7 = AMPP_FUNCTION(SF1_state[3], SF1_state[4], P1_jtag_debug_mode_usr0);


--R2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~540 at LC5_2_D4
--operation mode is normal

R2L6 = AMPP_FUNCTION(W84_sload_path[1], W84_sload_path[0]);


--R2L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~0 at LC8_3_D4
--operation mode is normal

R2L2 = AMPP_FUNCTION(W84_sload_path[3], W84_sload_path[4], R2L6, W84_sload_path[2]);


--P1L22 is sld_hub:sld_hub_inst|i218~585 at LC3_6_H4
--operation mode is normal

P1L22 = AMPP_FUNCTION(RF6L3Q, RF6L4Q, HB81_points[0][3], RF6L8Q);


--CB1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC6_10_H4
--operation mode is normal

CB1_status_out[2] = AMPP_FUNCTION(RF2L2Q, GLOBAL(HF2_outclock1), !B1_i12);


--P1L32 is sld_hub:sld_hub_inst|i218~586 at LC8_3_H4
--operation mode is normal

P1L32 = AMPP_FUNCTION(RF2L2Q, T1_is_max_write_address_ff, BB1L5Q, BB1_edq);


--P1L42 is sld_hub:sld_hub_inst|i218~587 at LC3_7_H4
--operation mode is normal

P1L42 = AMPP_FUNCTION(DB1_dffs[6], CB1_status_out[2], P1L32, P1L51);


--P1L01 is sld_hub:sld_hub_inst|i151~33 at LC3_12_D4
--operation mode is normal

P1L01 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, SF1_state[4], SF1_state[3], P1_jtag_debug_mode_usr0, P1L9);


--P1L9 is sld_hub:sld_hub_inst|i151~32 at LC2_12_D4
--operation mode is normal

P1L9 = AMPP_FUNCTION(A1L8, altera_internal_jtag);


--SF1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC10_13_D4
--operation mode is normal

SF1_state[11] = AMPP_FUNCTION(SF1_state[10], A1L8, SF1_state[11], SF1_state[14], GLOBAL(A1L6));


--SF1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC8_12_D4
--operation mode is normal

SF1_state[9] = AMPP_FUNCTION(A1L8, SF1_state[2], GLOBAL(A1L6));


--SF1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC9_13_D4
--operation mode is normal

SF1_tms_cnt[2] = AMPP_FUNCTION(A1L8, SF1_tms_cnt[2], SF1_tms_cnt[1], SF1_tms_cnt[0], GLOBAL(A1L6));


--SF1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC8_13_D4
--operation mode is normal

SF1_tms_cnt[0] = AMPP_FUNCTION(A1L8, SF1_tms_cnt[0], GLOBAL(A1L6));


--SF1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC7_14_D4
--operation mode is normal

SF1_tms_cnt[1] = AMPP_FUNCTION(A1L8, SF1_tms_cnt[0], SF1_tms_cnt[1], GLOBAL(A1L6));


--SF1L1 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|i16~38 at LC5_14_D4
--operation mode is normal

SF1L1 = AMPP_FUNCTION(SF1_tms_cnt[2], SF1_tms_cnt[0], SF1_tms_cnt[1]);


--SF1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC3_13_D4
--operation mode is normal

SF1_state[10] = AMPP_FUNCTION(SF1_state[9], A1L8, GLOBAL(A1L6));


--SF1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC2_7_D4
--operation mode is normal

SF1_state[6] = AMPP_FUNCTION(A1L8, SF1_state[5], SF1_state[6], GLOBAL(A1L6));


--BC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~13 at LC6_13_L4
--operation mode is normal

BC1L22 = !BC1L3Q & BC1L2Q;


--ZB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~338 at LC8_11_C2
--operation mode is normal

ZB1L711 = !ZB1L38 & !ZB1L58;


--ZB1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC8_13_C2
--operation mode is normal

ZB1_dpr_radr[14]_lut_out = M1_COMM_ctrl_local.rx_tail[14];
ZB1_dpr_radr[14] = DFFE(ZB1_dpr_radr[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC2_13_C2
--operation mode is normal

ZB1_dpr_radr[13]_lut_out = M1_COMM_ctrl_local.rx_tail[13];
ZB1_dpr_radr[13] = DFFE(ZB1_dpr_radr[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC10_12_C2
--operation mode is normal

ZB1_dpr_wadr[13]_lut_out = W31_q[13];
ZB1_dpr_wadr[13] = DFFE(ZB1_dpr_wadr[13]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC5_13_C2
--operation mode is normal

ZB1_dpr_wadr[14]_lut_out = W31_q[14];
ZB1_dpr_wadr[14] = DFFE(ZB1_dpr_wadr[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~189 at LC8_12_C2
--operation mode is normal

ZB1L53 = ZB1_dpr_wadr[14] & !ZB1_dpr_wadr[13] & ZB1_dpr_radr[13] & ZB1_dpr_radr[14] # !ZB1_dpr_wadr[14] & (ZB1_dpr_radr[14] # !ZB1_dpr_wadr[13] & ZB1_dpr_radr[13]);


--ZB1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC3_7_C2
--operation mode is normal

ZB1_dpr_radr[15]_lut_out = M1_COMM_ctrl_local.rx_tail[15];
ZB1_dpr_radr[15] = DFFE(ZB1_dpr_radr[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC5_14_C2
--operation mode is normal

ZB1_dpr_wadr[15]_lut_out = W31_q[15];
ZB1_dpr_wadr[15] = DFFE(ZB1_dpr_wadr[15]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~190 at LC8_8_C2
--operation mode is normal

ZB1L63 = ZB1L53 & (ZB1_dpr_radr[15] # !ZB1_dpr_wadr[15]) # !ZB1L53 & ZB1_dpr_radr[15] & !ZB1_dpr_wadr[15];

--ZB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~192 at LC8_8_C2
--operation mode is normal

ZB1L73 = ZB1L53 & (ZB1_dpr_radr[15] # !ZB1_dpr_wadr[15]) # !ZB1L53 & ZB1_dpr_radr[15] & !ZB1_dpr_wadr[15];


--ZB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~355 at LC10_11_C2
--operation mode is normal

ZB1L121 = (!ZB1L98 & !ZB1L63 & !ZB1L78 & ZB1L711) & CASCADE(ZB1L811);


--ZB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~340 at LC9_11_C2
--operation mode is normal

ZB1L811 = !ZB1L19 & (ZB1L421 # !ZB1L18);


--ZB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356 at LC10_8_C2
--operation mode is normal

ZB1L221 = (ZB1L521 # !ZB1L801) & CASCADE(ZB1L321);


--TB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~177 at LC2_5_L3
--operation mode is normal

TB1L41 = !BC1L42Q & !BC1L7Q & TB1_CMD_WAIT & !BC1L32Q;


--TB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~180 at LC3_5_L3
--operation mode is normal

TB1L61 = (!BC1L81Q & !BC1L02Q) & CASCADE(TB1L41);


--KD1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC9_12_J3
--operation mode is normal

KD1L75Q_lut_out = !QD1_STF & (KD1L7 # KD1_last_byte & KD1L55Q);
KD1L75Q = DFFE(KD1L75Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC10_11_J3
--operation mode is normal

KD1L81 = KD1_loopcnt[1] & KD1_loopcnt[2] & !KD1_loopcnt[5] & KD1_loopcnt[0];


--KD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC8_11_J3
--operation mode is normal

KD1L9 = !KD1_loopcnt[3] # !KD1L81 # !KD1_loopcnt[4];


--YC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC6_8_L3
--operation mode is normal

YC1L41Q_lut_out = YC1L31Q & !QD1L26Q & (TB1_REC_PULSE # YC1L41Q) # !YC1L31Q & (TB1_REC_PULSE # YC1L41Q);
YC1L41Q = DFFE(YC1L41Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC2_9_L3
--operation mode is normal

YC1L3 = !YC1L41Q & TB1_REC_PULSE;


--YC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC9_6_L3
--operation mode is normal

YC1L7Q_lut_out = YC1L2 # YC1L5Q # !W41L41 & YC1L6Q;
YC1L7Q = DFFE(YC1L7Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC8_8_L3
--operation mode is normal

YC1L1 = QD1L311Q & YC1L7Q;


--YC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC7_9_L3
--operation mode is normal

YC1L11Q_lut_out = !YC1L41Q & TB1_REC_PULSE;
YC1L11Q = DFFE(YC1L11Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC10_8_L3
--operation mode is normal

YC1L01Q_lut_out = YC1L11Q # YC1L01Q & !W41L41;
YC1L01Q = DFFE(YC1L01Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC3_8_L3
--operation mode is normal

YC1L81 = YC1L1 # YC1L11Q # YC1L01Q & !W41L41;


--QD1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC2_11_I3
--operation mode is normal

QD1L501 = XD1L9Q & (QD1_ID_BYTE # QD1_TC_TX_TIME # QD1_TC_RX_TIME);


--QD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1794 at LC3_11_I3
--operation mode is normal

QD1L12 = !W62L9 & !W52L8;


--QD1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC9_11_I3
--operation mode is normal

QD1L601 = W52L8 # W62L9 # !QD1_RXSHR8 & !QD1_TXSHR8;


--HC1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC8_14_G4
--operation mode is normal

HC1L24Q_lut_out = DC1L61 & (HC1L4 # HC1L3 & HC1L34Q);
HC1L24Q = DFFE(HC1L24Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--HC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC8_15_G4
--operation mode is normal

HC1L6 = HC1L24Q & NC1L01Q;


--HC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC2_13_G4
--operation mode is normal

HC1_loopcnt[0]_lut_out = HC1_loopcnt[0] & !HC1L14Q # !HC1_loopcnt[0] & HC1L34Q;
HC1_loopcnt[0] = DFFE(HC1_loopcnt[0]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC1_13_G4
--operation mode is normal

HC1_loopcnt[1]_lut_out = HC1_loopcnt[1] & (!HC1_loopcnt[0] & HC1L34Q # !HC1L14Q) # !HC1_loopcnt[1] & HC1_loopcnt[0] & HC1L34Q;
HC1_loopcnt[1] = DFFE(HC1_loopcnt[1]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC7_14_G4
--operation mode is normal

HC1_loopcnt[2]_lut_out = HC1_loopcnt[2] & (!HC1L91 & HC1L34Q # !HC1L14Q) # !HC1_loopcnt[2] & HC1L91 & HC1L34Q;
HC1_loopcnt[2] = DFFE(HC1_loopcnt[2]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC9_15_G4
--operation mode is normal

HC1_loopcnt[3]_lut_out = HC1_loopcnt[3] & (HC1L34Q & !HC1L5 # !HC1L14Q) # !HC1_loopcnt[3] & HC1L34Q & HC1L5;
HC1_loopcnt[3] = DFFE(HC1_loopcnt[3]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC4_14_G4
--operation mode is normal

HC1L3 = HC1_loopcnt[1] & !HC1_loopcnt[3] & HC1_loopcnt[0] & HC1_loopcnt[2];


--HC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC5_13_G4
--operation mode is normal

HC1_srg[6]_lut_out = HC1L02 # HC1L24Q & DB5_dffs[6];
HC1_srg[6] = DFFE(HC1_srg[6]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC1_14_G4
--operation mode is normal

HC1L14Q_lut_out = !DC1_STF_WAIT & !DC1_START;
HC1L14Q = DFFE(HC1L14Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--HC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC7_13_G4
--operation mode is normal

HC1L81 = HC1_srg[7] & (HC1_srg[6] & HC1L34Q # !HC1L14Q) # !HC1_srg[7] & HC1_srg[6] & HC1L34Q;


--HC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3 at LC10_14_G4
--operation mode is normal

HC1L82 = !DC1_STF_WAIT & MC1L5Q & !DC1_START;


--QD1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~813 at LC8_15_I3
--operation mode is normal

QD1L37 = TB1_SND_TC_DAT # !SD1L6Q & !TB1_SND_ID # !XD1L9Q;


--QD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~814 at LC2_16_I3
--operation mode is normal

QD1L47 = QD1_CRC3 # QD1L37 & QD1_DCMD_SEQ1 # !QD1L83;


--QD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~815 at LC9_5_I3
--operation mode is normal

QD1L57 = QD1_RXSHR8 # XD1L9Q & (QD1_MTYPE_LEN1 # QD1_BYT1);


--QD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~816 at LC5_10_I3
--operation mode is normal

QD1L67 = QD1_ID_LOAD # QD1L57 # QD1_ID_BYTE # !QD1L14;


--QD1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~817 at LC9_15_I3
--operation mode is normal

QD1L77 = !XD1L9Q & (QD1_BYT3 # QD1_CRC2);


--QD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~818 at LC9_16_I3
--operation mode is normal

QD1L87 = QD1L77 # !W62L9 & (QD1_TXSHR8 # QD1_ID_SHR8);


--YC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC8_9_L3
--operation mode is normal

YC1L61Q_lut_out = YC1L8Q # YC1L51 # YC1L9Q & KB91_agb_out;
YC1L61Q = DFFE(YC1L61Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--FD1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC2_1_E3
--operation mode is normal

FD1_b_non_empty_lut_out = YC1L71Q # FD1_b_full # FD1_b_non_empty & FD1L6;
FD1_b_non_empty = DFFE(FD1_b_non_empty_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );


--ED1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC10_1_E3
--operation mode is normal

ED1_valid_rreq = FD1_b_non_empty & YC1L61Q;


--YC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC2_8_L3
--operation mode is normal

YC1L71Q_lut_out = YC1L4 # YC1L11Q # YC1L01Q # YC1L8Q;
YC1L71Q = DFFE(YC1L71Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--FD1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC3_1_E3
--operation mode is normal

FD1_b_full_lut_out = !YC1L61Q & (FD1_b_full # YC1L71Q & FD1L3);
FD1_b_full = DFFE(FD1_b_full_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , );


--ED1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC8_1_E3
--operation mode is normal

ED1_valid_wreq = YC1L71Q & !FD1_b_full;


--ED1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC9_1_E3
--operation mode is normal

ED1_rd_ptr_lsb_lut_out = !ED1_rd_ptr_lsb;
ED1_rd_ptr_lsb = DFFE(ED1_rd_ptr_lsb_lut_out, GLOBAL(HF1_outclock0), YC1L41Q, , ED1_valid_rreq);


--QD1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~376 at LC1_1_I3
--operation mode is normal

QD1L46 = QD1_EOF # QD1_TCWFM_H # QD1_BYT3 # QD1_CRC1;


--QD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~377 at LC3_2_I3
--operation mode is normal

QD1L56 = !XD1L9Q & (QD1_CRC3 # QD1L46 # QD1_MTYPE_LEN1);


--QD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~378 at LC5_2_I3
--operation mode is normal

QD1L66 = W62L9 & QD1_RXSHR8 # !W62L9 & QD1_TXSHR8;


--QD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~379 at LC1_5_I3
--operation mode is normal

QD1L76 = QD1_TC_TX_TIME # XD1L9Q & QD1_BYT0 # !XD1L9Q & QD1_BYT1;


--QD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~380 at LC3_5_I3
--operation mode is normal

QD1L86 = QD1_PTYPE_SEQ0 # QD1_TCWFM_L # QD1_BYT2 # QD1_CRC2;


--QD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~381 at LC2_4_I3
--operation mode is normal

QD1L96 = QD1_CRC0 # QD1_LEN0;


--QD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~382 at LC8_5_I3
--operation mode is normal

QD1L07 = QD1L76 # XD1L9Q & (QD1L96 # QD1L86);


--QD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1795 at LC6_1_I3
--operation mode is normal

QD1L22 = QD1L43Q & KD1L3Q;


--QD1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~383 at LC7_1_I3
--operation mode is normal

QD1L17 = QD1L22 # QD1_DCMD_SEQ1 & (QD1L8 # !XD1L9Q);


--DB7_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC7_1_H3
--operation mode is normal

DB7_dffs[1]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[1] # !QD1_ID_LOAD & DB7_dffs[2];
DB7_dffs[1] = DFFE(DB7_dffs[1]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--VB1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37 at LC9_10_I3
--operation mode is normal

VB1_inst37 = QD1_ID_LOAD # QD1_ID_SHR8;


--QD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~346 at LC3_3_I3
--operation mode is normal

QD1L88 = QD1_PTYPE_SEQ0 # XD1L9Q & QD1_CRC0 # !XD1L9Q & QD1_EOF;


--QD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~347 at LC3_4_I3
--operation mode is normal

QD1L98 = QD1L88 # QD1_DCMD_SEQ1 & QD1L35 # !QD1L84;


--QD1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~348 at LC10_6_I3
--operation mode is normal

QD1L09 = !SD1L9Q # !XD1L9Q;


--QD1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~349 at LC6_5_I3
--operation mode is normal

QD1L19 = QD1_RXSHR8 & (W62L9 # QD1_STF & QD1L09) # !QD1_RXSHR8 & QD1_STF & QD1L09;


--QD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~328 at LC1_14_I3
--operation mode is normal

QD1L08 = XD1L9Q & (QD1_CRC0 # QD1_DCMD_SEQ1 & SD1L6Q);


--QD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~329 at LC2_15_I3
--operation mode is normal

QD1L18 = QD1L08 # QD1L31 # QD1L55Q & W22L43;


--QD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~330 at LC10_2_I3
--operation mode is normal

QD1L28 = QD1_EOF # QD1_STF # QD1_CRC1;


--QD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~331 at LC3_1_I3
--operation mode is normal

QD1L38 = QD1L92 # QD1_CRC2 # !XD1L9Q & QD1L28;


--QD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~332 at LC8_2_I3
--operation mode is normal

QD1L48 = QD1_RXSHR8 # QD1_ID_SHR8;


--QD1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~333 at LC9_1_I3
--operation mode is normal

QD1L58 = QD1L43Q # QD1_CRC3 # W62L9 & QD1L48;


--NB2_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC9_1_E3
NB2_q[9]_data_in = COM_AD_D[11];
NB2_q[9]_write_enable = ED1_valid_wreq;
NB2_q[9]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[9]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[9]_clear_0 = !YC1L41Q;
NB2_q[9]_clock_enable_1 = ED1_valid_rreq;
NB2_q[9]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[9]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[9] = MEMORY_SEGMENT(NB2_q[9]_data_in, NB2_q[9]_write_enable, NB2_q[9]_clock_0, NB2_q[9]_clock_1, NB2_q[9]_clear_0, , , NB2_q[9]_clock_enable_1, VCC, NB2_q[9]_write_address, NB2_q[9]_read_address);


--NB2_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC12_1_E3
NB2_q[1]_data_in = COM_AD_D[3];
NB2_q[1]_write_enable = ED1_valid_wreq;
NB2_q[1]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[1]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[1]_clear_0 = !YC1L41Q;
NB2_q[1]_clock_enable_1 = ED1_valid_rreq;
NB2_q[1]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[1]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[1] = MEMORY_SEGMENT(NB2_q[1]_data_in, NB2_q[1]_write_enable, NB2_q[1]_clock_0, NB2_q[1]_clock_1, NB2_q[1]_clear_0, , , NB2_q[1]_clock_enable_1, VCC, NB2_q[1]_write_address, NB2_q[1]_read_address);


--RB83L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_1_H3
--operation mode is normal

RB83L1 = QD1L97Q # QD1L27Q & NB2_q[9] # !QD1L27Q & NB2_q[1];


--RB83L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_1_H3
--operation mode is normal

RB83L2 = (DB7_dffs[1] & !QD1L27Q # !QD1L97Q) & CASCADE(RB83L1);


--RB73L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_2_A3
--operation mode is normal

RB73L1 = QD1L49Q # QD1L68Q & RB43L2 # !QD1L68Q & RB33L2;


--RB53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~68 at LC10_13_L3
--operation mode is normal

RB53L2 = TB1_SND_DRBT # TB1_SND_IDLE # TB1_SND_DRAND;


--RB53_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC7_2_A3
--operation mode is normal

RB53_result_node = QD1L97Q & (QD1L27Q & RB53L2 # !QD1L27Q & W91_pre_out[1]);


--RB73L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC4_2_A3
--operation mode is normal

RB73L2 = (QD1L68Q & RB63L2 # !QD1L68Q & RB53_result_node # !QD1L49Q) & CASCADE(RB73L1);


--KD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~844 at LC5_13_J3
--operation mode is normal

KD1L91 = RB65L2 & (QD1L79Q # RB55L2) # !RB65L2 & !QD1L79Q & RB55L2;


--DB8_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC8_9_H3
--operation mode is normal

DB8_dffs[5]_lut_out = DB8_dffs[6] & (KD1L02 # !XD1L9Q) # !DB8_dffs[6] & KD1L02 & XD1L9Q;
DB8_dffs[5] = DFFE(DB8_dffs[5]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--LC1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC5_3_S3
--operation mode is normal

LC1_inst10[8]_lut_out = COM_AD_D[10];
LC1_inst10[8] = DFFE(LC1_inst10[8]_lut_out, GLOBAL(HF1_outclock0), , , );


--FF1_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[1] at LC4_16_U4
--operation mode is normal

FF1_A_srg[1]_lut_out = FF1_A_srg[2];
FF1_A_srg[1] = DFFE(FF1_A_srg[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[2] at LC8_16_U4
--operation mode is normal

FF1_A_srg[2]_lut_out = FF1_A_srg[3];
FF1_A_srg[2] = DFFE(FF1_A_srg[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i26~116 at LC10_16_U4
--operation mode is normal

FF1L71 = !FF1_A_srg[2] & FF1_A_srg[1];


--FF1_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[0] at LC9_15_U4
--operation mode is normal

FF1_A_srg[0]_lut_out = FF1_A_srg[1];
FF1_A_srg[0] = DFFE(FF1_A_srg[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[0] at LC7_16_U4
--operation mode is normal

FF1_B_srg[0]_lut_out = FF1_B_srg[1];
FF1_B_srg[0] = DFFE(FF1_B_srg[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[1] at LC2_16_U4
--operation mode is normal

FF1_B_srg[1]_lut_out = FF1_B_srg[2];
FF1_B_srg[1] = DFFE(FF1_B_srg[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i26~117 at LC4_15_U4
--operation mode is normal

FF1L81 = FF1_A_srg[0] & !FF1_B_srg[0] # !FF1_B_srg[1];


--FF1_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[3] at LC3_14_U4
--operation mode is normal

FF1_B_srg[3]_lut_out = FF1_B_srg[4];
FF1_B_srg[3] = DFFE(FF1_B_srg[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[2] at LC6_15_U4
--operation mode is normal

FF1_B_srg[2]_lut_out = FF1_B_srg[3];
FF1_B_srg[2] = DFFE(FF1_B_srg[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[3] at LC9_16_U4
--operation mode is normal

FF1_A_srg[3]_lut_out = FF1_A_srg[4];
FF1_A_srg[3] = DFFE(FF1_A_srg[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i47~116 at LC5_15_U4
--operation mode is normal

FF1L91 = FF1_A_srg[3] & !FF1_A_srg[2];


--FF1L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i47~117 at LC7_15_U4
--operation mode is normal

FF1L02 = FF1_A_srg[2] & (FF1_B_srg[0] & !FF1_A_srg[0] # !FF1_A_srg[1]);


--DF1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~162 at LC6_12_W4
--operation mode is normal

DF1L4 = FF1L61Q # FF1L51Q;


--FF2_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[1] at LC6_13_V3
--operation mode is normal

FF2_A_srg[1]_lut_out = FF2_A_srg[2];
FF2_A_srg[1] = DFFE(FF2_A_srg[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[2] at LC5_13_V3
--operation mode is normal

FF2_A_srg[2]_lut_out = FF2_A_srg[3];
FF2_A_srg[2] = DFFE(FF2_A_srg[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i26~116 at LC4_13_V3
--operation mode is normal

FF2L71 = FF2_A_srg[1] & !FF2_A_srg[2];


--FF2_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[0] at LC7_13_V3
--operation mode is normal

FF2_A_srg[0]_lut_out = FF2_A_srg[1];
FF2_A_srg[0] = DFFE(FF2_A_srg[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[0] at LC9_13_V3
--operation mode is normal

FF2_B_srg[0]_lut_out = FF2_B_srg[1];
FF2_B_srg[0] = DFFE(FF2_B_srg[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[1] at LC3_13_V3
--operation mode is normal

FF2_B_srg[1]_lut_out = FF2_B_srg[2];
FF2_B_srg[1] = DFFE(FF2_B_srg[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i26~117 at LC10_13_V3
--operation mode is normal

FF2L81 = FF2_A_srg[0] & !FF2_B_srg[0] # !FF2_B_srg[1];


--FF2_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[3] at LC6_15_V2
--operation mode is normal

FF2_B_srg[3]_lut_out = FF2_B_srg[4];
FF2_B_srg[3] = DFFE(FF2_B_srg[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[2] at LC8_13_V3
--operation mode is normal

FF2_B_srg[2]_lut_out = FF2_B_srg[3];
FF2_B_srg[2] = DFFE(FF2_B_srg[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[3] at LC7_12_V3
--operation mode is normal

FF2_A_srg[3]_lut_out = FF2_A_srg[4];
FF2_A_srg[3] = DFFE(FF2_A_srg[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i47~116 at LC6_12_V3
--operation mode is normal

FF2L91 = FF2_A_srg[3] & !FF2_A_srg[2];


--FF2L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i47~117 at LC2_13_V3
--operation mode is normal

FF2L02 = FF2_A_srg[2] & (!FF2_A_srg[0] & FF2_B_srg[0] # !FF2_A_srg[1]);


--DF2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~162 at LC6_15_W3
--operation mode is normal

DF2L4 = FF2L51Q # FF2L61Q;


--PE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~788 at LC6_12_E4
--operation mode is normal

PE1L08 = PE1L28Q # PE1L48Q;


--JE1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0] at LC3_9_W2
--operation mode is normal

JE1_ATWDTrigger_A_shift[0]_lut_out = JE1_ATWDTrigger_A_sig;
JE1_ATWDTrigger_A_shift[0] = DFFE(JE1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--JE1_i179 is daq:inst_daq|trigger:inst_trigger|i179 at LC5_9_W2
--operation mode is normal

JE1_i179 = JE1_ATWDTrigger_A_sig & !JE1_ATWDTrigger_A_shift[0];


--JE1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0] at LC7_4_W2
--operation mode is normal

JE1_ATWDTrigger_B_shift[0]_lut_out = JE1_ATWDTrigger_B_sig;
JE1_ATWDTrigger_B_shift[0] = DFFE(JE1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--PE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~848 at LC7_9_W2
--operation mode is normal

PE2L97 = PE2L18Q # PE2L38Q;


--BF2L575 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3367 at LC2_14_Q4
--operation mode is normal

BF2L575 = DF1L6Q $ M1_LC_ctrl_local.lc_length[1] $ (M1_LC_ctrl_local.lc_length[0] # !DF1L5Q);


--BF2L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~172 at LC1_14_Q4
--operation mode is normal

BF2L501 = DF1L5Q $ M1_LC_ctrl_local.lc_length[0];


--BF1L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~446 at LC6_10_Q1
--operation mode is normal

BF1L473 = BF1L472 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~448 at LC9_10_Q1
--operation mode is normal

BF1L673 = BF1L003 & (!BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~419 at LC10_10_Q1
--operation mode is normal

BF1L25 = BF1L673 & !BF1L473 & BF1L26 # !BF1L673 & (BF1L36 # !BF1L473 & BF1L26);


--BF1L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~449 at LC8_10_Q1
--operation mode is normal

BF1L773 = BF1L313 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~447 at LC1_10_Q1
--operation mode is normal

BF1L573 = BF1L782 & (BF2L501 # BF2L575 # !DF1L51Q);


--BF1L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~420 at LC5_10_Q1
--operation mode is normal

BF1L35 = BF1L573 & !BF1L773 & BF1L46 # !BF1L573 & (BF1L56 # !BF1L773 & BF1L46);


--BF1L45 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~421 at LC2_10_Q1
--operation mode is normal

BF1L45 = BF1L25 # BF1L35;


--BF1L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~445 at LC9_6_O1
--operation mode is normal

BF1L373 = BF1L162 & (BF1_launch_old # !PE1L1Q);


--BF1L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i456~103 at LC10_3_V1
--operation mode is normal

BF1L29 = DF2L51Q & !BF1L541 & (BF1L373 # !BF1L851);


--BF1L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i458~115 at LC10_13_N1
--operation mode is normal

BF1L39 = DF1L51Q & !BF1L711 & (BF1L373 # !BF1L031);


--SE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6955 at LC2_8_P4
--operation mode is normal

SE1L052 = SE1L423Q # !SE1L042 # !SE1L642 # !SE1L232;


--SE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110 at LC1_8_P4
--operation mode is normal

SE1L37 = SE1L713Q # !SE1L042 # !SE1L922 # !SE1L822;


--SE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6956 at LC8_9_P4
--operation mode is normal

SE1L152 = SE1L413Q # SE1L613Q & SE1L48;


--SE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~854 at LC6_9_P4
--operation mode is normal

SE1L522 = SE1L613Q & SE1L68;


--SE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC4_13_P4
--operation mode is normal

SE1L77 = SE1_readout_cnt[7] & (SE1L323Q # SE1L423Q # !SE1L252);


--BF2L815 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~589 at LC2_7_U1
--operation mode is normal

BF2L815 = BF2L604 & (BF2_launch_old # !PE2L1Q);


--BF2L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i456~101 at LC10_1_V1
--operation mode is normal

BF2L55 = DF2L51Q & !BF2L432 & (BF2L815 # !BF2L742);


--BF2L675 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3368 at LC9_2_U3
--operation mode is normal

BF2L675 = DF2L6Q $ M1_LC_ctrl_local.lc_length[1] $ (M1_LC_ctrl_local.lc_length[0] # !DF2L5Q);


--BF2L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~157 at LC9_3_U3
--operation mode is normal

BF2L401 = DF2L5Q $ M1_LC_ctrl_local.lc_length[0];


--BF2L325 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~594 at LC7_8_U1
--operation mode is normal

BF2L325 = BF2L174 & (BF2L675 # !DF2L51Q # !BF2L401);


--BF2L525 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~596 at LC5_8_U1
--operation mode is normal

BF2L525 = BF2L794 & (!DF2L51Q # !BF2L675 # !BF2L401);


--BF2L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~423 at LC4_8_U1
--operation mode is normal

BF2L75 = BF2L525 & !BF2L325 & BF2L76 # !BF2L525 & (BF2L86 # !BF2L325 & BF2L76);


--BF2L625 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~597 at LC3_1_U3
--operation mode is normal

BF2L625 = BF2L015 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~595 at LC5_1_U3
--operation mode is normal

BF2L425 = BF2L484 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF2L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~424 at LC6_10_U1
--operation mode is normal

BF2L85 = BF2L425 & !BF2L625 & BF2L96 # !BF2L425 & (BF2L07 # !BF2L625 & BF2L96);


--BF2L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~425 at LC3_8_U1
--operation mode is normal

BF2L95 = BF2L85 # BF2L75;


--BF2L915 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~590 at LC3_5_U4
--operation mode is normal

BF2L915 = BF2L914 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L125 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~592 at LC2_13_U4
--operation mode is normal

BF2L125 = BF2L544 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~429 at LC3_14_U1
--operation mode is normal

BF2L67 = BF2L915 & !BF2L125 & BF2L78 # !BF2L915 & (BF2L68 # !BF2L125 & BF2L78);


--BF2L225 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~593 at LC8_15_U4
--operation mode is normal

BF2L225 = BF2L854 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L025 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~591 at LC3_13_Q4
--operation mode is normal

BF2L025 = BF2L234 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~430 at LC7_14_U1
--operation mode is normal

BF2L77 = BF2L025 & BF2L88 & !BF2L225 # !BF2L025 & (BF2L98 # BF2L88 & !BF2L225);


--BF2L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~431 at LC10_14_U1
--operation mode is normal

BF2L87 = BF2L67 # BF2L77;


--SE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7004 at LC1_7_Z4
--operation mode is normal

SE2L152 = SE2L613Q # SE1L713Q # SE2L413Q # !SE1L213Q;


--SE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7005 at LC6_7_Z4
--operation mode is normal

SE2L252 = SE2L713Q # SE2L152 # !SE2L722 # !SE2L232;


--SE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7006 at LC10_7_Z4
--operation mode is normal

SE2L352 = !SE2L232 # !SE2L722 # !SE2L842 # !SE2L822;


--SE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~855 at LC9_2_Z4
--operation mode is normal

SE2L422 = SE2L713Q & SE2L38;


--SE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC3_2_Z4
--operation mode is normal

SE2L67 = SE2_readout_cnt[7] & (SE2L323Q # SE2L423Q # !SE2L452);


--M1L9421 is slaveregister:inst_slaveregister|i14697~69 at LC4_15_P1
--operation mode is normal

M1L9421 = !M1_i1169 & M1L887 & M1L1521 & M1_i1071;


--KB61_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC3_5_X4
--operation mode is normal

KB61_aeb_out = W8_sload_path[1] & !W8_sload_path[2] & W8_sload_path[0] & !W8_sload_path[3];


--EC1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[9] at LC4_2_B3
--operation mode is normal

EC1_ina[9]_lut_out = FC1L95Q;
EC1_ina[9] = DFFE(EC1_ina[9]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[9] at LC8_2_B3
--operation mode is normal

EC1_ind[9]_lut_out = EC1_inc[9];
EC1_ind[9] = DFFE(EC1_ind[9]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[8] at LC9_14_B3
--operation mode is normal

EC1_ind[8]_lut_out = EC1_inc[8];
EC1_ind[8] = DFFE(EC1_ind[8]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[8] at LC5_14_S3
--operation mode is normal

EC1_ina[8]_lut_out = FC1L75Q;
EC1_ina[8] = DFFE(EC1_ina[8]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[7] at LC5_15_B3
--operation mode is normal

EC1_ind[7]_lut_out = EC1_inc[7];
EC1_ind[7] = DFFE(EC1_ind[7]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[7] at LC6_12_S3
--operation mode is normal

EC1_ina[7]_lut_out = FC1L55Q;
EC1_ina[7] = DFFE(EC1_ina[7]_lut_out, GLOBAL(HF1_outclock0), , , );


--UC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~reg at LC8_6_B3
--operation mode is normal

UC1L7Q_lut_out = !UC1L6 & !UC1L9 & (!UC1L02Q # !W11_sload_path[4]);
UC1L7Q = DFFE(UC1L7Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--EC1_ind[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[6] at LC7_3_B3
--operation mode is normal

EC1_ind[6]_lut_out = EC1_inc[6];
EC1_ind[6] = DFFE(EC1_ind[6]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[6] at LC6_2_S3
--operation mode is normal

EC1_ina[6]_lut_out = FC1L35Q;
EC1_ina[6] = DFFE(EC1_ina[6]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[0] at LC9_9_E3
--operation mode is normal

EC1_ind[0]_lut_out = EC1_inc[0];
EC1_ind[0] = DFFE(EC1_ind[0]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[0] at LC3_2_S3
--operation mode is normal

EC1_ina[0]_lut_out = FC1L14Q;
EC1_ina[0] = DFFE(EC1_ina[0]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[1] at LC10_9_E3
--operation mode is normal

EC1_ind[1]_lut_out = EC1_inc[1];
EC1_ind[1] = DFFE(EC1_ind[1]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[1] at LC7_14_B3
--operation mode is normal

EC1_ina[1]_lut_out = FC1L34Q;
EC1_ina[1] = DFFE(EC1_ina[1]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[2] at LC6_14_B3
--operation mode is normal

EC1_ind[2]_lut_out = EC1_inc[2];
EC1_ind[2] = DFFE(EC1_ind[2]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[2] at LC5_15_S3
--operation mode is normal

EC1_ina[2]_lut_out = FC1L54Q;
EC1_ina[2] = DFFE(EC1_ina[2]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[3] at LC10_3_B3
--operation mode is normal

EC1_ind[3]_lut_out = EC1_inc[3];
EC1_ind[3] = DFFE(EC1_ind[3]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[3] at LC5_3_B3
--operation mode is normal

EC1_ina[3]_lut_out = FC1L74Q;
EC1_ina[3] = DFFE(EC1_ina[3]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[4] at LC10_14_B3
--operation mode is normal

EC1_ind[4]_lut_out = EC1_inc[4];
EC1_ind[4] = DFFE(EC1_ind[4]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[4] at LC1_8_S3
--operation mode is normal

EC1_ina[4]_lut_out = FC1L94Q;
EC1_ina[4] = DFFE(EC1_ina[4]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ind[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[5] at LC9_3_B3
--operation mode is normal

EC1_ind[5]_lut_out = EC1_inc[5];
EC1_ind[5] = DFFE(EC1_ind[5]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[5] at LC3_14_S3
--operation mode is normal

EC1_ina[5]_lut_out = FC1L15Q;
EC1_ina[5] = DFFE(EC1_ina[5]_lut_out, GLOBAL(HF1_outclock0), , , );


--UC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~reg at LC7_7_B3
--operation mode is normal

UC1L41Q_lut_out = !UC1L3 & !UC1L21 & !UC1L9 & !UC1L31;
UC1L41Q = DFFE(UC1L41Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--EC1_min_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|min_level at LC7_10_B3
--operation mode is normal

EC1_min_level_lut_out = EC1L22 & (EC1L421 # EC1L1 # EC1L2);
EC1_min_level = DFFE(EC1_min_level_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~30 at LC6_6_B3
--operation mode is normal

UC1L61Q_lut_out = !UC1L2 & !UC1L9 & (!UC1L02Q # !W11_sload_path[4]);
UC1L61Q = DFFE(UC1L61Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MIN_DUDT~20 at LC1_9_B3
--operation mode is normal

UC1L11 = !UC1L61Q & !NC1L9Q & EC1_min_level;


--EC1_max_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|max_level at LC8_10_B3
--operation mode is normal

EC1_max_level_lut_out = EC1L22 & (EC1L421 # EC1L3 & EC1L221);
EC1_max_level = DFFE(EC1_max_level_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--UC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MAX_DUDT~39 at LC7_8_B3
--operation mode is normal

UC1L01 = !W11_sload_path[2] & (UC1L81Q # EC1_max_level & UC1L91Q);


--UC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~392 at LC6_7_B3
--operation mode is normal

UC1L2 = !UC1L61Q & (NC1L9Q # !EC1_min_level & !EC1_max_level);


--UC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~127 at LC4_5_B3
--operation mode is normal

UC1L4 = UC1L71Q # UC1L12Q & (W11_sload_path[4] # !NC1L9Q);


--MC1_rec[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[0] at LC4_1_L3
--operation mode is normal

MC1_rec[0]_lut_out = TB1_DRREQ_WT # TB1_REC_WT # TB1_REC_PULSE # !TB1L92;
MC1_rec[0] = DFFE(MC1_rec[0]_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--MC1_rec[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[1] at LC6_3_P3
--operation mode is normal

MC1_rec[1]_lut_out = MC1_rec[0];
MC1_rec[1] = DFFE(MC1_rec[1]_lut_out, GLOBAL(HF1_outclock0), !WB1L81Q, , );


--MC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~1 at LC7_3_P3
--operation mode is normal

MC1L2 = MC1_rec[0] & !MC1_rec[1] # !W81L81;


--MC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~0 at LC3_3_P3
--operation mode is normal

MC1L1 = MC1_rec[0] & !MC1_rec[1];


--VE2_ring_rd_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en at LC6_3_V4
--operation mode is normal

VE2_ring_rd_en_lut_out = VE2_st_mach_init & (VE2L4801Q & VE2L503 # !VE2L603);
VE2_ring_rd_en = DFFE(VE2_ring_rd_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L179 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7762 at LC8_15_R2
--operation mode is normal

VE2L179 = VE2L8311Q # NE2L922 & !VE2L4211Q & !NE2L822;


--VE1_ring_rd_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en at LC7_2_T3
--operation mode is normal

VE1_ring_rd_en_lut_out = VE1_st_mach_init & (VE1L3801Q & VE1L503 # !VE1L603);
VE1_ring_rd_en = DFFE(VE1_ring_rd_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L079 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7749 at LC9_5_F2
--operation mode is normal

VE1L079 = VE1L7311Q # !VE1L3211Q & NE1L032 & !NE1L922;


--VE1_atwd_ch_done_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly at LC3_16_I2
--operation mode is normal

VE1_atwd_ch_done_dly_lut_out = VE1_atwd_ch_done;
VE1_atwd_ch_done_dly = DFFE(VE1_atwd_ch_done_dly_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_i2558 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2558 at LC2_16_I2
--operation mode is normal

VE1_i2558 = VE1_atwd_ch_done & !VE1_atwd_ch_done_dly;


--VE1L9211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26 at LC8_15_Y2
--operation mode is normal

VE1L9211Q_lut_out = !VE1L19 & VE1L8211Q & (!VE1_atwd_bfr_en # !VE1_atwd_bfr_clk);
VE1L9211Q = DFFE(VE1L9211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L6211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23 at LC5_14_Y2
--operation mode is normal

VE1L6211Q_lut_out = VE1L5211Q # VE1L6211Q & !VE1L29;
VE1L6211Q = DFFE(VE1L6211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L7211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24 at LC7_15_Y2
--operation mode is normal

VE1L7211Q_lut_out = (VE1L6211Q # VE1L8211Q) & CASCADE(VE1L39);
VE1L7211Q = DFFE(VE1L7211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L1301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7824 at LC4_14_Y2
--operation mode is normal

VE1L1301 = (!VE1L5211Q & !VE1L6211Q & !VE1L7211Q & !VE1L0311Q) & CASCADE(VE1L3301);


--VE1L5311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32 at LC9_3_T3
--operation mode is normal

VE1L5311Q_lut_out = VE1L4311Q;
VE1L5311Q = DFFE(VE1L5311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done at LC3_5_O2
--operation mode is normal

VE1_lbm_read_done_lut_out = VE1L3211Q & (VE1_lbm_read_done # HE1_AnB & HE1_read_done);
VE1_lbm_read_done = DFFE(VE1_lbm_read_done_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_atwd_ch_done_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly at LC6_11_R1
--operation mode is normal

VE2_atwd_ch_done_dly_lut_out = VE2_atwd_ch_done;
VE2_atwd_ch_done_dly = DFFE(VE2_atwd_ch_done_dly_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_i2558 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2558 at LC10_11_R1
--operation mode is normal

VE2_i2558 = !VE2_atwd_ch_done_dly & VE2_atwd_ch_done;


--VE2L0311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26 at LC5_8_R4
--operation mode is normal

VE2L0311Q_lut_out = VE2L9211Q & !VE2L19 & (!VE2_atwd_bfr_clk # !VE2_atwd_bfr_en);
VE2L0311Q = DFFE(VE2L0311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L7211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23 at LC5_16_R4
--operation mode is normal

VE2L7211Q_lut_out = VE2L6211Q # VE2L7211Q & !VE2L29;
VE2L7211Q = DFFE(VE2L7211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L8211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24 at LC2_16_R4
--operation mode is normal

VE2L8211Q_lut_out = (VE2L7211Q # VE2L9211Q) & CASCADE(VE2L39);
VE2L8211Q = DFFE(VE2L8211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L2301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7837 at LC3_13_R4
--operation mode is normal

VE2L2301 = (!VE2L8211Q & !VE2L7211Q & !VE2L1311Q & !VE2L6211Q) & CASCADE(VE2L4301);


--VE2L6311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32 at LC10_5_V4
--operation mode is normal

VE2L6311Q_lut_out = VE2L5311Q;
VE2L6311Q = DFFE(VE2L6311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done at LC2_15_R2
--operation mode is normal

VE2_lbm_read_done_lut_out = VE2L4211Q & (VE2_lbm_read_done # HE1_read_done & !HE1_AnB);
VE2_lbm_read_done = DFFE(VE2_lbm_read_done_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--SE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6958 at LC3_9_P4
--operation mode is normal

SE1L252 = (!SE1L613Q & !SE1L713Q & !SE1L913Q) & CASCADE(SE1L352);


--W33L32 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]~108 at LC2_5_J1
--operation mode is normal

W33L32 = W33L12 & !W33_sload_path[0] & W33L22;


--VE1L21 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1 at LC5_5_J1
--operation mode is normal

VE1L21 = !W33L32 & VE1_atwd_bfr_en & !VE1_atwd_done;


--W23_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[0] at LC6_5_O2
--operation mode is normal

W23_sset_path[0] = W23_counter_cell[0] & VE1L3211Q & !VE1L7311Q;


--W93L32 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_15|alt_synch_counter:wysi_counter|sload_path[0]~108 at LC5_11_R4
--operation mode is normal

W93L32 = W93L12 & !W93_sload_path[0] & W93L22;


--VE2L21 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1 at LC9_11_R4
--operation mode is normal

VE2L21 = !W93L32 & VE2_atwd_bfr_en & !VE2_atwd_done;


--W83_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_6|alt_synch_counter:wysi_counter|sset_path[0] at LC10_13_X1
--operation mode is normal

W83_sset_path[0] = VE2L4211Q & W83_counter_cell[0] & !VE2L8311Q;


--WE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~149 at LC6_11_E2
--operation mode is normal

WE1L481 = WE1_ram_data_hdr[0] & (!WE1L982 # !WE1L072);


--WE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10629 at LC1_8_D2
--operation mode is normal

WE1L092 = WE1_ram_address_header[1] # !WE1L923;

--WE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10709 at LC1_8_D2
--operation mode is normal

WE1L043 = WE1_ram_address_header[1] # !WE1L923;


--WE1_header_compr[24] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24] at LC10_11_E2
--operation mode is normal

WE1_header_compr[24]_lut_out = NE1_header_0.timestamp[24] & (NE1_header_1.timestamp[24] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[24] & NE1_rd_ptr[0] & NE1_header_1.timestamp[24];
WE1_header_compr[24] = DFFE(WE1_header_compr[24]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[32] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32] at LC8_13_K2
--operation mode is normal

WE1_header_compr[32]_lut_out = WE1_hit_size_in_header[0];
WE1_header_compr[32] = DFFE(WE1_header_compr[32]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~4 at LC9_5_D2
--operation mode is normal

WE1L271 = WE1_ram_address_header[3] # !WE1L382 # !WE1_ram_address_header[2] # !WE1L033;


--WE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10630 at LC7_2_L2
--operation mode is normal

WE1L192 = !WE1_ram_address_header[0] & WE1_ram_address_header[1];


--WE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~5 at LC7_1_L2
--operation mode is normal

WE1L371 = WE1_ram_address_header[3] # !WE1L192 # !WE1_ram_address_header[2] # !WE1L033;


--WE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10631 at LC2_11_E2
--operation mode is normal

WE1L292 = WE1L271 & !WE1L371 & WE1_header_compr[32] # !WE1L271 & WE1_header_compr[24];


--WE1_header_compr[40] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40] at LC7_11_E2
--operation mode is normal

WE1_header_compr[40]_lut_out = WE1_hit_size_in_header[8];
WE1_header_compr[40] = DFFE(WE1_header_compr[40]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10632 at LC3_3_F2
--operation mode is normal

WE1L392 = !WE1_ram_address_header[5] & !WE1_ram_address_header[6] & !WE1_ram_address_header[7] & !WE1_ram_address_header[4];

--WE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10704 at LC3_3_F2
--operation mode is normal

WE1L733 = !WE1_ram_address_header[5] & !WE1_ram_address_header[6] & !WE1_ram_address_header[7] & !WE1_ram_address_header[4];


--WE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10633 at LC3_9_F2
--operation mode is normal

WE1L492 = !WE1_ram_address_header[9] & !WE1_ram_address_header[10];


--WE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10634 at LC5_10_F2
--operation mode is normal

WE1L592 = WE1L492 & !WE1_ram_address_header[8] & !WE1_ram_address_header[3] & WE1L392;


--WE1L821 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~614 at LC5_12_D2
--operation mode is normal

WE1L821 = WE1L592 & WE1_ram_address_header[0] & WE1_ram_address_header[2] & !WE1_ram_address_header[1];


--WE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10635 at LC9_11_E2
--operation mode is normal

WE1L692 = WE1L292 # WE1L821 & WE1_header_compr[40];


--WE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10636 at LC7_14_E2
--operation mode is normal

WE1L792 = !WE1_ram_address_header[2] # !WE1L592;

--WE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10706 at LC7_14_E2
--operation mode is normal

WE1L833 = !WE1_ram_address_header[2] # !WE1L592;


--WE1_header_compr[56] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56] at LC4_6_J2
--operation mode is normal

WE1_header_compr[56]_lut_out = NE1_rd_ptr[0] & NE1_header_1.trigger_word[6] # !NE1_rd_ptr[0] & NE1_header_0.trigger_word[6];
WE1_header_compr[56] = DFFE(WE1_header_compr[56]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~8 at LC7_3_J2
--operation mode is normal

WE1L671 = WE1_ram_address_header[3] # WE1_ram_address_header[2] # !WE1L382 # !WE1L033;

--WE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10710 at LC7_3_J2
--operation mode is normal

WE1L143 = WE1_ram_address_header[3] # WE1_ram_address_header[2] # !WE1L382 # !WE1L033;


--WE1_header_compr[64] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64] at LC5_16_D2
--operation mode is normal

WE1_header_compr[64]_lut_out = NE1_header_0.timestamp[32] & (NE1_header_1.timestamp[32] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[32] & NE1_rd_ptr[0] & NE1_header_1.timestamp[32];
WE1_header_compr[64] = DFFE(WE1_header_compr[64]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10637 at LC1_15_D2
--operation mode is normal

WE1L892 = WE1L592 & WE1L192 & !WE1_ram_address_header[2] & WE1_header_compr[64];


--WE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~9 at LC3_1_L2
--operation mode is normal

WE1L771 = WE1_ram_address_header[3] # WE1_ram_address_header[2] # !WE1L192 # !WE1L033;


--WE1_header_compr[72] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72] at LC9_10_I2
--operation mode is normal

WE1_header_compr[72]_lut_out = NE1_header_0.timestamp[40] & (NE1_header_1.timestamp[40] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[40] & NE1_rd_ptr[0] & NE1_header_1.timestamp[40];
WE1_header_compr[72] = DFFE(WE1_header_compr[72]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10638 at LC7_14_B2
--operation mode is normal

WE1L992 = WE1_ram_address_header[0] & !WE1_ram_address_header[1];


--WE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10639 at LC5_9_I2
--operation mode is normal

WE1L003 = WE1L592 & WE1L992 & !WE1_ram_address_header[2] & WE1_header_compr[72];


--WE1_header_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0] at LC8_6_J2
--operation mode is normal

WE1_header_compr[0]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[0] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[0];
WE1_header_compr[0] = DFFE(WE1_header_compr[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10640 at LC1_6_J2
--operation mode is normal

WE1L103 = WE1L771 & (WE1L003 # WE1L133 & WE1_header_compr[0]);


--WE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10641 at LC10_6_J2
--operation mode is normal

WE1L203 = WE1L671 & (WE1L892 # WE1L103) # !WE1L671 & WE1_header_compr[56];


--WE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10642 at LC4_11_E2
--operation mode is normal

WE1L303 = WE1L092 & (WE1L692 # WE1L203 & WE1L792);


--WE1_header_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8] at LC8_12_I2
--operation mode is normal

WE1_header_compr[8]_lut_out = NE1_header_1.timestamp[8] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[8]) # !NE1_header_1.timestamp[8] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[8];
WE1_header_compr[8] = DFFE(WE1_header_compr[8]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16] at LC1_12_I2
--operation mode is normal

WE1_header_compr[16]_lut_out = NE1_header_0.timestamp[16] & (NE1_header_1.timestamp[16] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[16] & NE1_rd_ptr[0] & NE1_header_1.timestamp[16];
WE1_header_compr[16] = DFFE(WE1_header_compr[16]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~2 at LC8_2_L2
--operation mode is normal

WE1L071 = WE1_ram_address_header[2] # !WE1L033 # !WE1L992 # !WE1_ram_address_header[3];

--WE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10708 at LC8_2_L2
--operation mode is normal

WE1L933 = WE1_ram_address_header[2] # !WE1L033 # !WE1L992 # !WE1_ram_address_header[3];


--WE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10643 at LC3_14_B2
--operation mode is normal

WE1L403 = !WE1_ram_address_header[0] & !WE1_ram_address_header[1];


--WE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~3 at LC1_14_L2
--operation mode is normal

WE1L171 = WE1_ram_address_header[2] # !WE1L403 # !WE1L033 # !WE1_ram_address_header[3];


--WE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10644 at LC5_12_I2
--operation mode is normal

WE1L503 = WE1L071 & WE1_header_compr[16] & !WE1L171 # !WE1L071 & WE1_header_compr[8];


--VE1L179 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7755 at LC10_16_Y2
--operation mode is normal

VE1L179 = !VE1L1311Q & !VE1L2311Q;


--VE1_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8] at LC8_14_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[8]_lut_out = VE1_flagged_rl_compr[8] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[8] = DFFE(VE1_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[0] at LC3_9_Y4
--operation mode is normal

VE1_j_dly[0]_lut_out = VE1_st_mach_init & VE1_j[0];
VE1_j_dly[0] = DFFE(VE1_j_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[1] at LC10_12_Y3
--operation mode is normal

VE1_j_dly[1]_lut_out = VE1_j[1] & VE1_st_mach_init;
VE1_j_dly[1] = DFFE(VE1_j_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[2] at LC7_16_Y3
--operation mode is normal

VE1_j_dly[2]_lut_out = VE1_j[2] & VE1_st_mach_init;
VE1_j_dly[2] = DFFE(VE1_j_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L279 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7757 at LC9_9_G4
--operation mode is normal

VE1L279 = !VE1_j_dly[2] & VE1_j_dly[1];


--VE1_j_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[3] at LC9_8_J4
--operation mode is normal

VE1_j_dly[3]_lut_out = VE1_j[3] & VE1_st_mach_init;
VE1_j_dly[3] = DFFE(VE1_j_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[4] at LC3_8_J4
--operation mode is normal

VE1_j_dly[4]_lut_out = VE1_j[4] & VE1_st_mach_init;
VE1_j_dly[4] = DFFE(VE1_j_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L435 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~731 at LC7_15_I4
--operation mode is normal

VE1L435 = !VE1_j_dly[3] & !VE1_j_dly[4] & VE1_j_dly[0] & VE1L279;


--VE1_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7] at LC3_8_Y4
--operation mode is normal

VE1_flagged_rl_compr_dly[7]_lut_out = VE1_flagged_rl_compr[7] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[7] = DFFE(VE1_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L115 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1847~29 at LC2_8_J4
--operation mode is normal

VE1L115 = !VE1_j_dly[4] & !VE1_j_dly[3];


--VE1L184 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1825~220 at LC7_13_I4
--operation mode is normal

VE1L184 = !VE1_j_dly[2] & !VE1_j_dly[1];


--VE1L535 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~732 at LC3_15_I4
--operation mode is normal

VE1L535 = VE1_flagged_rl_compr_dly[7] & (!VE1L184 # !VE1L115 # !VE1_j_dly[0]);


--VE1L635 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~733 at LC10_16_I4
--operation mode is normal

VE1L635 = VE1_j_dly[1] & VE1L115 & !VE1_j_dly[2] & !VE1_j_dly[0];


--VE1L735 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~734 at LC6_15_I4
--operation mode is normal

VE1L735 = VE1_flagged_rl_compr_dly[8] & (VE1L635 # VE1L435 & VE1L535) # !VE1_flagged_rl_compr_dly[8] & VE1L435 & VE1L535;


--VE1_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9] at LC6_16_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[9]_lut_out = VE1_flagged_rl_compr[9] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[9] = DFFE(VE1_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L379 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7758 at LC4_8_J4
--operation mode is normal

VE1L379 = !VE1_j_dly[4] & VE1_j_dly[0] & !VE1_j_dly[3];


--VE1L835 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~735 at LC9_15_I4
--operation mode is normal

VE1L835 = VE1L735 # VE1L379 & VE1L184 & VE1_flagged_rl_compr_dly[9];


--VE1L935 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~736 at LC8_13_I4
--operation mode is normal

VE1L935 = VE1_j_dly[2] # !VE1_j_dly[0] & !VE1_j_dly[1] # !VE1L115;


--VE1_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4] at LC7_7_Y4
--operation mode is normal

VE1_flagged_rl_compr_dly[4]_lut_out = VE1_flagged_rl_compr[4] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[4] = DFFE(VE1_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3] at LC6_13_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[3]_lut_out = VE1_flagged_rl_compr[3] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[3] = DFFE(VE1_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L447 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~175 at LC5_16_I4
--operation mode is normal

VE1L447 = VE1_j_dly[0] # !VE1_j_dly[2] # !VE1L115 # !VE1_j_dly[1];


--VE1L547 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~176 at LC1_15_I4
--operation mode is normal

VE1L547 = !VE1_j_dly[2] # !VE1_j_dly[0] # !VE1_j_dly[1] # !VE1L115;

--VE1L5301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7830 at LC1_15_I4
--operation mode is normal

VE1L5301 = !VE1_j_dly[2] # !VE1_j_dly[0] # !VE1_j_dly[1] # !VE1L115;


--VE1L654 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1037 at LC5_14_I4
--operation mode is normal

VE1L654 = VE1L447 & !VE1L547 & VE1_flagged_rl_compr_dly[3] # !VE1L447 & VE1_flagged_rl_compr_dly[4];


--VE1_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1] at LC5_9_Y4
--operation mode is normal

VE1_flagged_rl_compr_dly[1]_lut_out = VE1_st_mach_init & VE1_flagged_rl_compr[1];
VE1_flagged_rl_compr_dly[1] = DFFE(VE1_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L479 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7759 at LC7_9_J4
--operation mode is normal

VE1L479 = !VE1_j_dly[4] & VE1_j_dly[3] & !VE1_j_dly[1];


--VE1L754 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1038 at LC4_14_I4
--operation mode is normal

VE1L754 = !VE1_j_dly[2] & VE1_j_dly[0] & VE1_flagged_rl_compr_dly[1] & VE1L479;


--VE1_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2] at LC10_6_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[2]_lut_out = VE1_flagged_rl_compr[2] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[2] = DFFE(VE1_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L854 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1039 at LC6_14_I4
--operation mode is normal

VE1L854 = !VE1_j_dly[2] & !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[2] & VE1L479;


--VE1L363 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1673~87 at LC6_8_J4
--operation mode is normal

VE1L363 = VE1_j_dly[4] # !VE1_j_dly[3];


--VE1_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0] at LC2_12_Y3
--operation mode is normal

VE1_flagged_rl_compr_dly[0]_lut_out = VE1_flagged_rl_compr[0] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[0] = DFFE(VE1_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L579 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7760 at LC9_8_I4
--operation mode is normal

VE1L579 = !VE1_j_dly[0] & !VE1_j_dly[2];


--VE1L679 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7761 at LC7_8_J4
--operation mode is normal

VE1L679 = !VE1_j_dly[4] & VE1_j_dly[1] & VE1_j_dly[3];


--VE1L954 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1040 at LC1_14_I4
--operation mode is normal

VE1L954 = VE1L679 & (VE1L579 & VE1_flagged_rl_compr_dly[0] # !VE1L579 & VE1_ring_data[10]) # !VE1L679 & VE1_ring_data[10];


--VE1L064 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1041 at LC7_14_I4
--operation mode is normal

VE1L064 = VE1L854 # VE1L754 # VE1L954 & VE1L174;


--VE1L164 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1042 at LC2_14_I4
--operation mode is normal

VE1L164 = VE1L864 & (VE1L654 # VE1L283 & VE1L064);


--VE1_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6] at LC3_9_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[6]_lut_out = VE1_flagged_rl_compr[6] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[6] = DFFE(VE1_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5] at LC9_7_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[5]_lut_out = VE1_flagged_rl_compr[5] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[5] = DFFE(VE1_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L247 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~173 at LC9_16_I4
--operation mode is normal

VE1L247 = VE1_j_dly[1] # VE1_j_dly[0] # !VE1_j_dly[2] # !VE1L115;


--VE1L347 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~174 at LC5_11_I4
--operation mode is normal

VE1L347 = VE1_j_dly[1] # !VE1_j_dly[0] # !VE1_j_dly[2] # !VE1L115;


--VE1L264 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~1043 at LC10_15_I4
--operation mode is normal

VE1L264 = VE1L247 & !VE1L347 & VE1_flagged_rl_compr_dly[5] # !VE1L247 & VE1_flagged_rl_compr_dly[6];


--VE1L045 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1851~737 at LC10_14_I4
--operation mode is normal

VE1L045 = VE1L835 # VE1L935 & (VE1L164 # VE1L264);


--VE1_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10] at LC4_6_Y1
--operation mode is normal

VE1_flagged_rl_compr_dly[10]_lut_out = VE1_flagged_rl_compr[10] & VE1_st_mach_init;
VE1_flagged_rl_compr_dly[10] = DFFE(VE1_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L837 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~169 at LC1_13_I4
--operation mode is normal

VE1L837 = VE1_j_dly[4] # VE1_j_dly[0] # VE1_j_dly[3] # !VE1L184;

--VE1L7301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7832 at LC1_13_I4
--operation mode is normal

VE1L7301 = VE1_j_dly[4] # VE1_j_dly[0] # VE1_j_dly[3] # !VE1L184;


--VE1_ring_write_en_dly1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1 at LC1_8_Y4
--operation mode is normal

VE1_ring_write_en_dly1_lut_out = VE1_ring_write_en_dly & VE1_st_mach_init;
VE1_ring_write_en_dly1 = DFFE(VE1_ring_write_en_dly1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[1] at LC6_13_T3
--operation mode is normal

VE1_i[1]_lut_out = VE1_st_mach_init & VE1L362;
VE1_i[1] = DFFE(VE1_i[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[2] at LC7_11_T3
--operation mode is normal

VE1_i[2]_lut_out = VE1_st_mach_init & (VE1L752 # VE1L062 & VE1_i[2]);
VE1_i[2] = DFFE(VE1_i[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[3] at LC10_1_T3
--operation mode is normal

VE1_i[3]_lut_out = VE1_st_mach_init & (VE1L252 # VE1_i[3] & VE1L352);
VE1_i[3] = DFFE(VE1_i[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[4] at LC1_1_T3
--operation mode is normal

VE1_i[4]_lut_out = VE1_st_mach_init & (VE1L152 # VE1_i[4] & VE1L352);
VE1_i[4] = DFFE(VE1_i[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L444 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1163 at LC1_5_I4
--operation mode is normal

VE1L444 = VE1L447 & VE1_flagged_rl_compr_dly[7] & !VE1L547 # !VE1L447 & VE1_flagged_rl_compr_dly[8];


--VE1L544 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1164 at LC2_7_G4
--operation mode is normal

VE1L544 = VE1_flagged_rl_compr_dly[5] & !VE1_j_dly[2] & VE1_j_dly[0] & VE1L479;


--VE1L644 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1165 at LC5_7_G4
--operation mode is normal

VE1L644 = !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[6] & !VE1_j_dly[2] & VE1L479;


--VE1L206 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~667 at LC3_7_G4
--operation mode is normal

VE1L206 = VE1_j_dly[1] & !VE1L363 & !VE1_j_dly[0] & !VE1_j_dly[2];


--VE1L744 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1166 at LC8_7_G4
--operation mode is normal

VE1L744 = VE1L644 # VE1L544 # VE1L206 & VE1_flagged_rl_compr_dly[4];


--VE1L383 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~184 at LC5_10_J4
--operation mode is normal

VE1L383 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[1] & VE1_j_dly[0];

--VE1L683 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~193 at LC5_10_J4
--operation mode is normal

VE1L683 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[1] & VE1_j_dly[0];


--VE1L779 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7762 at LC7_7_I4
--operation mode is normal

VE1L779 = VE1_j_dly[0] & !VE1_j_dly[2];


--VE1L947 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~180 at LC9_6_I4
--operation mode is normal

VE1L947 = VE1_j_dly[4] # !VE1L779 # !VE1_j_dly[3] # !VE1_j_dly[1];


--VE1L844 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1167 at LC4_6_I4
--operation mode is normal

VE1L844 = !VE1_j_dly[0] & VE1L479 & VE1_j_dly[2] & VE1_flagged_rl_compr_dly[2];


--VE1L944 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1168 at LC5_6_I4
--operation mode is normal

VE1L944 = VE1_j_dly[2] & VE1_flagged_rl_compr_dly[1] & VE1_j_dly[0] & VE1L479;


--VE1L054 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1169 at LC7_6_I4
--operation mode is normal

VE1L054 = VE1L947 & (VE1L944 # VE1L844) # !VE1L947 & VE1_flagged_rl_compr_dly[3];


--VE1L154 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1170 at LC4_5_I4
--operation mode is normal

VE1L154 = VE1L744 # VE1L383 & (VE1L554 # VE1L054);


--VE1L254 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1171 at LC10_5_I4
--operation mode is normal

VE1L254 = VE1L864 & (VE1L444 # VE1L283 & VE1L154);


--VE1L354 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1172 at LC3_5_I4
--operation mode is normal

VE1L354 = VE1_flagged_rl_compr_dly[9] & VE1L115 & VE1_j_dly[0] & VE1L0301;


--VE1L454 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1173 at LC2_5_I4
--operation mode is normal

VE1L454 = VE1L354 # VE1L254 # !VE1L247 & VE1_flagged_rl_compr_dly[10];


--VE1L215 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1847~30 at LC5_7_I4
--operation mode is normal

VE1L215 = !VE1_j_dly[4] & !VE1_j_dly[3] & !VE1_j_dly[2];


--VE1L384 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1827~215 at LC1_1_I4
--operation mode is normal

VE1L384 = VE1_j_dly[3] # VE1_j_dly[4] # VE1_j_dly[2] & VE1_j_dly[1];


--VE1L594 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~501 at LC6_2_I4
--operation mode is normal

VE1L594 = VE1L384 & VE1_flagged_rl_compr_dly[10] & !VE1L447 # !VE1L384 & VE1_ring_data[16];


--VE1L484 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1827~228 at LC1_4_I4
--operation mode is normal

VE1L484 = VE1_j_dly[2] & VE1_j_dly[1];


--VE1L694 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~502 at LC2_4_I4
--operation mode is normal

VE1L694 = VE1_j_dly[4] # VE1_j_dly[3] # VE1L484 & VE1_j_dly[0];


--VE1L794 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~503 at LC3_3_I4
--operation mode is normal

VE1L794 = VE1L115 & VE1_flagged_rl_compr_dly[9] & VE1_j_dly[0] & VE1L484;


--VE1L663 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1025 at LC9_3_I4
--operation mode is normal

VE1L663 = VE1L579 & VE1L479 & (!VE1L484 # !VE1L379);

--VE1L273 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1040 at LC9_3_I4
--operation mode is normal

VE1L273 = VE1L579 & VE1L479 & (!VE1L484 # !VE1L379);


--VE1L894 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~504 at LC7_3_I4
--operation mode is normal

VE1L894 = VE1L305 # VE1L794 # VE1L663 & VE1_flagged_rl_compr_dly[8];


--VE1L994 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~505 at LC4_3_I4
--operation mode is normal

VE1L994 = VE1L594 # VE1L694 & (VE1L205 # VE1L894);


--VE1L284 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1825~221 at LC8_5_J4
--operation mode is normal

VE1L284 = VE1_j_dly[4] # VE1_j_dly[3] # !VE1_j_dly[0] & VE1L184;


--VE1L306 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~668 at LC9_5_J4
--operation mode is normal

VE1L306 = VE1L837 & VE1_ring_data[0] & !VE1L284 # !VE1L837 & VE1_flagged_rl_compr_dly[0];


--VE1L406 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~669 at LC10_5_J4
--operation mode is normal

VE1L406 = VE1_j_dly[3] # VE1_j_dly[4];


--VE1L879 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7763 at LC9_5_I4
--operation mode is normal

VE1L879 = !VE1_j_dly[0] & VE1_j_dly[2];


--VE1L057 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~181 at LC6_5_J4
--operation mode is normal

VE1L057 = VE1_j_dly[1] # VE1_j_dly[4] # !VE1L879 # !VE1_j_dly[3];


--VE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1079 at LC5_4_J4
--operation mode is normal

VE1L043 = VE1L947 & VE1_flagged_rl_compr_dly[6] & !VE1L057 # !VE1L947 & VE1_flagged_rl_compr_dly[7];


--VE1L483 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~185 at LC1_6_J4
--operation mode is normal

VE1L483 = VE1L363 # VE1_j_dly[0] & (VE1_j_dly[2] # !VE1_j_dly[1]) # !VE1_j_dly[0] & (VE1_j_dly[1] # !VE1_j_dly[2]);

--VE1L983 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~196 at LC1_6_J4
--operation mode is normal

VE1L983 = VE1L363 # VE1_j_dly[0] & (VE1_j_dly[2] # !VE1_j_dly[1]) # !VE1_j_dly[0] & (VE1_j_dly[1] # !VE1_j_dly[2]);


--VE1L157 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~182 at LC8_8_J4
--operation mode is normal

VE1L157 = VE1_j_dly[1] # VE1L363 # !VE1_j_dly[2] # !VE1_j_dly[0];


--VE1L257 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~183 at LC3_7_J4
--operation mode is normal

VE1L257 = VE1_j_dly[0] # VE1L363 # !VE1_j_dly[1] # !VE1_j_dly[2];


--VE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1080 at LC1_7_J4
--operation mode is normal

VE1L143 = VE1L157 & VE1_flagged_rl_compr_dly[4] & !VE1L257 # !VE1L157 & VE1_flagged_rl_compr_dly[5];


--VE1L924 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~957 at LC3_10_J4
--operation mode is normal

VE1L924 = VE1L363 # VE1_j_dly[1] $ !VE1_j_dly[0] # !VE1_j_dly[2];

--VE1L244 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~977 at LC3_10_J4
--operation mode is normal

VE1L244 = VE1L363 # VE1_j_dly[1] $ !VE1_j_dly[0] # !VE1_j_dly[2];


--VE1L979 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7764 at LC10_8_J4
--operation mode is normal

VE1L979 = VE1_j_dly[4] & !VE1_j_dly[3] & !VE1_j_dly[1] & !VE1_j_dly[2];


--VE1L034 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~958 at LC9_10_J4
--operation mode is normal

VE1L034 = VE1_j_dly[0] & (!VE1L679 # !VE1_j_dly[2]) # !VE1_j_dly[0] & !VE1L979;

--VE1L344 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~978 at LC9_10_J4
--operation mode is normal

VE1L344 = VE1_j_dly[0] & (!VE1L679 # !VE1_j_dly[2]) # !VE1_j_dly[0] & !VE1L979;


--VE1L243 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1081 at LC4_5_J4
--operation mode is normal

VE1L243 = VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[1] # !VE1L979 & VE1_ring_data[0]) # !VE1_j_dly[0] & VE1_ring_data[0];


--VE1L343 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1082 at LC1_5_J4
--operation mode is normal

VE1L343 = !VE1_j_dly[0] & VE1L979;


--VE1L443 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1083 at LC5_5_J4
--operation mode is normal

VE1L443 = VE1_flagged_rl_compr_dly[2] & (VE1L343 # VE1L243 & VE1L034) # !VE1_flagged_rl_compr_dly[2] & VE1L243 & VE1L034;


--VE1L543 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1084 at LC8_10_J4
--operation mode is normal

VE1L543 = VE1L679 & VE1_j_dly[0] & VE1_j_dly[2] & VE1_flagged_rl_compr_dly[3];


--VE1L643 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1085 at LC7_5_J4
--operation mode is normal

VE1L643 = VE1L143 # VE1L924 & (VE1L543 # VE1L443);


--VE1L506 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~670 at LC2_5_J4
--operation mode is normal

VE1L506 = VE1L383 & (VE1L043 # VE1L483 & VE1L643);


--VE1L606 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~671 at LC9_7_G4
--operation mode is normal

VE1L606 = VE1_j_dly[0] & VE1_flagged_rl_compr_dly[9] & !VE1_j_dly[2] & VE1L479;


--VE1L706 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~672 at LC2_6_G4
--operation mode is normal

VE1L706 = !VE1_j_dly[0] & VE1L479 & VE1_flagged_rl_compr_dly[10] & !VE1_j_dly[2];


--VE1L806 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~673 at LC4_6_G4
--operation mode is normal

VE1L806 = VE1L706 # VE1L606 # VE1L206 & VE1_flagged_rl_compr_dly[8];


--VE1L906 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1861~674 at LC3_5_J4
--operation mode is normal

VE1L906 = VE1L306 # VE1L406 & (VE1L806 # VE1L506);


--VE1L937 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~170 at LC10_13_I4
--operation mode is normal

VE1L937 = VE1_j_dly[4] # VE1_j_dly[3] # !VE1L184 # !VE1_j_dly[0];


--VE1L485 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~914 at LC10_11_I4
--operation mode is normal

VE1L485 = VE1L837 & VE1_flagged_rl_compr_dly[1] & !VE1L937 # !VE1L837 & VE1_flagged_rl_compr_dly[2];


--VE1L847 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~179 at LC5_8_J4
--operation mode is normal

VE1L847 = VE1_j_dly[4] # !VE1L579 # !VE1_j_dly[1] # !VE1_j_dly[3];


--VE1L047 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~171 at LC10_14_J4
--operation mode is normal

VE1L047 = VE1_j_dly[0] # VE1_j_dly[2] # !VE1L115 # !VE1_j_dly[1];


--VE1L274 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1787~217 at LC2_3_J4
--operation mode is normal

VE1L274 = !VE1_j_dly[2] & (!VE1_j_dly[1] # !VE1_j_dly[0]) # !VE1L115;


--VE1L585 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~915 at LC8_3_J4
--operation mode is normal

VE1L585 = VE1L174 & VE1L274 & VE1L847 & VE1L047;


--VE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1073 at LC6_4_J4
--operation mode is normal

VE1L823 = VE1L947 & VE1_flagged_rl_compr_dly[8] & !VE1L057 # !VE1L947 & VE1_flagged_rl_compr_dly[9];


--VE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1074 at LC3_2_J4
--operation mode is normal

VE1L923 = VE1L157 & !VE1L257 & VE1_flagged_rl_compr_dly[6] # !VE1L157 & VE1_flagged_rl_compr_dly[7];


--VE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1075 at LC6_2_J4
--operation mode is normal

VE1L033 = VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[3] # !VE1L979 & VE1_ring_data[2]) # !VE1_j_dly[0] & VE1_ring_data[2];


--VE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1076 at LC7_2_J4
--operation mode is normal

VE1L133 = VE1L033 & (VE1L034 # VE1L343 & VE1_flagged_rl_compr_dly[4]) # !VE1L033 & VE1L343 & VE1_flagged_rl_compr_dly[4];


--VE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1077 at LC8_1_J4
--operation mode is normal

VE1L233 = VE1_j_dly[2] & VE1_j_dly[0] & VE1L679 & VE1_flagged_rl_compr_dly[5];


--VE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1643~1078 at LC2_2_J4
--operation mode is normal

VE1L333 = VE1L923 # VE1L924 & (VE1L233 # VE1L133);


--VE1L685 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~916 at LC4_3_J4
--operation mode is normal

VE1L685 = VE1L585 & (VE1L823 # VE1L483 & VE1L333);


--VE1L785 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~917 at LC9_3_J4
--operation mode is normal

VE1L785 = VE1L115 & VE1_flagged_rl_compr_dly[0] & !VE1_j_dly[0] & VE1L279;


--VE1L885 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~918 at LC10_3_J4
--operation mode is normal

VE1L885 = VE1_ring_data[2] & (VE1_j_dly[0] # !VE1L279 # !VE1L115);


--VE1L985 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~919 at LC7_3_J4
--operation mode is normal

VE1L985 = VE1L785 # VE1L885 & (!VE1L274 # !VE1L174);


--VE1L147 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~172 at LC5_3_J4
--operation mode is normal

VE1L147 = VE1_j_dly[4] # VE1_j_dly[3] # !VE1L279 # !VE1_j_dly[0];


--VE1L095 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~920 at LC3_3_J4
--operation mode is normal

VE1L095 = VE1L964 & VE1L047 & VE1L174 & VE1L147;


--VE1L195 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~921 at LC6_3_J4
--operation mode is normal

VE1L195 = VE1L985 # !VE1L847 & VE1_flagged_rl_compr_dly[10] & VE1L095;


--VE1L295 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1859~922 at LC10_2_J4
--operation mode is normal

VE1L295 = VE1L485 # VE1L784 & (VE1L195 # VE1L685);


--VE1L545 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~915 at LC3_12_G4
--operation mode is normal

VE1L545 = VE1L837 & VE1_flagged_rl_compr_dly[7] & !VE1L937 # !VE1L837 & VE1_flagged_rl_compr_dly[8];


--VE1L574 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~239 at LC6_11_I4
--operation mode is normal

VE1L574 = VE1_j_dly[2] & (VE1_j_dly[0] # VE1_j_dly[1]) # !VE1_j_dly[2] & !VE1_j_dly[1] # !VE1L115;

--VE1L084 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~248 at LC6_11_I4
--operation mode is normal

VE1L084 = VE1_j_dly[2] & (VE1_j_dly[0] # VE1_j_dly[1]) # !VE1_j_dly[2] & !VE1_j_dly[1] # !VE1L115;


--VE1L674 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~240 at LC1_12_J4
--operation mode is normal

VE1L674 = !VE1_j_dly[0] & !VE1_j_dly[1] # !VE1_j_dly[2] # !VE1L115;

--VE1L874 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~246 at LC1_12_J4
--operation mode is normal

VE1L874 = !VE1_j_dly[0] & !VE1_j_dly[1] # !VE1_j_dly[2] # !VE1L115;


--VE1L893 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~927 at LC5_13_J4
--operation mode is normal

VE1L893 = !VE1_j_dly[2] & !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[0] & VE1L479;


--VE1L993 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~928 at LC6_12_J4
--operation mode is normal

VE1L993 = VE1L674 & (VE1L404 # VE1L504 # VE1L893);


--VE1L004 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~929 at LC10_13_J4
--operation mode is normal

VE1L004 = VE1_j_dly[2] & VE1_j_dly[0] & VE1L115 & VE1_j_dly[1];


--VE1L093 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1005 at LC3_13_J4
--operation mode is normal

VE1L093 = VE1_j_dly[2] & !VE1_j_dly[0] & VE1L115 & VE1_j_dly[1];


--VE1L104 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~930 at LC9_13_J4
--operation mode is normal

VE1L104 = VE1_flagged_rl_compr_dly[2] & (VE1L093 # VE1_flagged_rl_compr_dly[1] & VE1L004) # !VE1_flagged_rl_compr_dly[2] & VE1_flagged_rl_compr_dly[1] & VE1L004;


--VE1L204 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~931 at LC5_12_J4
--operation mode is normal

VE1L204 = VE1_flagged_rl_compr_dly[3] & VE1L115 & VE1_j_dly[0] & VE1L0301;


--VE1L645 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~916 at LC10_12_J4
--operation mode is normal

VE1L645 = VE1L574 & (VE1L104 # VE1L204 # VE1L993);


--VE1L745 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~917 at LC4_9_G4
--operation mode is normal

VE1L745 = VE1L115 & VE1_j_dly[0] & VE1L279 & VE1_flagged_rl_compr_dly[5];


--VE1L845 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~918 at LC8_8_G4
--operation mode is normal

VE1L845 = !VE1_j_dly[0] & VE1L115 & VE1_flagged_rl_compr_dly[6] & VE1L279;


--VE1L765 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~740 at LC5_10_I4
--operation mode is normal

VE1L765 = !VE1_j_dly[1] & VE1L115 & !VE1_j_dly[0] & VE1_j_dly[2];


--VE1L945 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~919 at LC7_8_G4
--operation mode is normal

VE1L945 = VE1L845 # VE1L745 # VE1L765 & VE1_flagged_rl_compr_dly[4];


--VE1L055 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1853~920 at LC7_6_G4
--operation mode is normal

VE1L055 = VE1L545 # VE1L784 & (VE1L645 # VE1L945);


--VE1L865 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~741 at LC5_8_G4
--operation mode is normal

VE1L865 = VE1_flagged_rl_compr_dly[1] & VE1L115 & VE1_j_dly[0] & VE1L279;


--VE1L965 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~742 at LC7_9_G4
--operation mode is normal

VE1L965 = VE1L115 & !VE1_j_dly[0] & VE1L279 & VE1_flagged_rl_compr_dly[2];


--VE1L075 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~743 at LC6_8_G4
--operation mode is normal

VE1L075 = VE1L865 # VE1L965 # VE1L765 & VE1_flagged_rl_compr_dly[0];


--VE1L134 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~959 at LC9_11_J4
--operation mode is normal

VE1L134 = !VE1L979 & (!VE1L679 # !VE1_j_dly[0] # !VE1_j_dly[2]);


--VE1L234 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~960 at LC4_11_J4
--operation mode is normal

VE1L234 = VE1L257 & VE1L157 & VE1L134;


--VE1L334 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~961 at LC10_11_J4
--operation mode is normal

VE1L334 = VE1_ring_data[4] & (VE1L234 & VE1L057 # !VE1L934);


--VE1L434 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~962 at LC8_11_J4
--operation mode is normal

VE1L434 = VE1L057 & !VE1L157 & VE1_flagged_rl_compr_dly[9] # !VE1L057 & VE1_flagged_rl_compr_dly[10];


--VE1L534 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~963 at LC3_11_J4
--operation mode is normal

VE1L534 = VE1L334 # VE1L934 & (VE1L434 # VE1L044);


--VE1L175 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~744 at LC7_11_J4
--operation mode is normal

VE1L175 = VE1L665 & (VE1L075 # VE1L574 & VE1L534);


--VE1L275 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~745 at LC3_9_J4
--operation mode is normal

VE1L275 = !VE1L937 & VE1L837 & VE1_flagged_rl_compr_dly[3] & VE1_ring_init;


--VE1L375 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~746 at LC10_12_I4
--operation mode is normal

VE1L375 = !VE1_j_dly[0] & VE1L184 & VE1L115 & VE1_ring_init;


--VE1L655 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1855~719 at LC3_12_I4
--operation mode is normal

VE1L655 = VE1_flagged_rl_compr_dly[5] & VE1L837 & VE1_ring_init & !VE1L937;


--VE1L225 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~827 at LC5_6_G4
--operation mode is normal

VE1L225 = VE1L784 & VE1_flagged_rl_compr_dly[10] & !VE1L047 # !VE1L784 & VE1_ring_data[12];


--VE1L684 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~231 at LC8_5_G4
--operation mode is normal

VE1L684 = VE1_j_dly[2] # VE1_j_dly[0] & VE1_j_dly[1] # !VE1L115;


--VE1L325 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~828 at LC10_8_G4
--operation mode is normal

VE1L325 = VE1_j_dly[2] & VE1L115 & VE1_j_dly[0] & !VE1_j_dly[1];


--VE1L425 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~829 at LC1_8_G4
--operation mode is normal

VE1L425 = VE1_flagged_rl_compr_dly[7] & (VE1L325 # VE1L765 & VE1_flagged_rl_compr_dly[8]) # !VE1_flagged_rl_compr_dly[7] & VE1L765 & VE1_flagged_rl_compr_dly[8];


--VE1L525 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~830 at LC3_8_G4
--operation mode is normal

VE1L525 = VE1L425 # VE1_flagged_rl_compr_dly[9] & VE1L279 & VE1L379;


--VE1L625 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~831 at LC7_5_G4
--operation mode is normal

VE1L625 = VE1L225 # VE1L684 & (VE1L825 # VE1L525);


--WE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~149 at LC3_3_Q2
--operation mode is normal

WE2L881 = WE2_ram_data_hdr[0] & (!WE2L492 # !WE2L572);


--WE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10719 at LC6_7_Z2
--operation mode is normal

WE2L592 = !WE2_ram_address_header[1] & WE2_ram_address_header[0];


--WE2_header_compr[24] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24] at LC4_3_Q2
--operation mode is normal

WE2_header_compr[24]_lut_out = NE2_header_0.timestamp[24] & (NE2_header_1.timestamp[24] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[24] & NE2_rd_ptr[0] & NE2_header_1.timestamp[24];
WE2_header_compr[24] = DFFE(WE2_header_compr[24]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[32] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32] at LC5_2_Q2
--operation mode is normal

WE2_header_compr[32]_lut_out = WE2_hit_size_in_header[0];
WE2_header_compr[32] = DFFE(WE2_header_compr[32]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~4 at LC10_9_X2
--operation mode is normal

WE2L671 = WE2_ram_address_header[3] # !WE2L882 # !WE2_ram_address_header[2] # !WE2L923;


--WE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10720 at LC10_5_S2
--operation mode is normal

WE2L692 = !WE2_ram_address_header[0] & WE2_ram_address_header[1];


--WE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~5 at LC3_5_S2
--operation mode is normal

WE2L771 = WE2_ram_address_header[3] # !WE2_ram_address_header[2] # !WE2L692 # !WE2L923;


--WE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10721 at LC1_3_Q2
--operation mode is normal

WE2L792 = WE2L671 & !WE2L771 & WE2_header_compr[32] # !WE2L671 & WE2_header_compr[24];


--WE2_header_compr[40] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40] at LC3_2_Q2
--operation mode is normal

WE2_header_compr[40]_lut_out = WE2_hit_size_in_header[8];
WE2_header_compr[40] = DFFE(WE2_header_compr[40]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10722 at LC6_10_T2
--operation mode is normal

WE2L892 = !WE2_ram_address_header[6] & !WE2_ram_address_header[5] & !WE2_ram_address_header[4] & !WE2_ram_address_header[7];

--WE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10784 at LC6_10_T2
--operation mode is normal

WE2L533 = !WE2_ram_address_header[6] & !WE2_ram_address_header[5] & !WE2_ram_address_header[4] & !WE2_ram_address_header[7];


--WE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10723 at LC5_10_T2
--operation mode is normal

WE2L992 = !WE2_ram_address_header[9] & !WE2_ram_address_header[10];


--WE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10724 at LC10_10_T2
--operation mode is normal

WE2L003 = WE2L992 & !WE2_ram_address_header[3] & !WE2_ram_address_header[8] & WE2L892;


--WE2L131 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~617 at LC5_9_Q2
--operation mode is normal

WE2L131 = WE2L003 & WE2L592 & !WE2L692 & WE2_ram_address_header[2];


--WE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10725 at LC10_3_Q2
--operation mode is normal

WE2L103 = WE2L792 # WE2_header_compr[40] & WE2L671 & WE2L131;


--WE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10726 at LC2_9_Q2
--operation mode is normal

WE2L203 = !WE2_ram_address_header[2] # !WE2L003;

--WE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10786 at LC2_9_Q2
--operation mode is normal

WE2L633 = !WE2_ram_address_header[2] # !WE2L003;


--WE2_header_compr[56] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56] at LC5_2_Z2
--operation mode is normal

WE2_header_compr[56]_lut_out = NE2_header_0.trigger_word[6] & (NE2_header_1.trigger_word[6] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[6] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[6];
WE2_header_compr[56] = DFFE(WE2_header_compr[56]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~8 at LC4_6_X2
--operation mode is normal

WE2L081 = WE2_ram_address_header[3] # WE2_ram_address_header[2] # !WE2L882 # !WE2L923;


--WE2_header_compr[64] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64] at LC8_10_O2
--operation mode is normal

WE2_header_compr[64]_lut_out = NE2_header_0.timestamp[32] & (NE2_header_1.timestamp[32] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[32] & NE2_rd_ptr[0] & NE2_header_1.timestamp[32];
WE2_header_compr[64] = DFFE(WE2_header_compr[64]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10727 at LC9_10_O2
--operation mode is normal

WE2L303 = WE2L003 & WE2L692 & !WE2_ram_address_header[2] & WE2_header_compr[64];


--WE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~9 at LC8_5_S2
--operation mode is normal

WE2L181 = WE2_ram_address_header[3] # WE2_ram_address_header[2] # !WE2L692 # !WE2L923;


--WE2_header_compr[72] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72] at LC9_6_Y2
--operation mode is normal

WE2_header_compr[72]_lut_out = NE2_header_1.timestamp[40] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[40]) # !NE2_header_1.timestamp[40] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[40];
WE2_header_compr[72] = DFFE(WE2_header_compr[72]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10728 at LC7_6_Y2
--operation mode is normal

WE2L403 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[72];


--WE2_header_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0] at LC1_6_Y2
--operation mode is normal

WE2_header_compr[0]_lut_out = NE2_header_1.timestamp[0] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[0]) # !NE2_header_1.timestamp[0] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[0];
WE2_header_compr[0] = DFFE(WE2_header_compr[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10729 at LC3_6_Y2
--operation mode is normal

WE2L503 = WE2L181 & (WE2L403 # WE2_header_compr[0] & WE2L033);


--WE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10730 at LC5_3_Q2
--operation mode is normal

WE2L603 = WE2L081 & (WE2L303 # WE2L503) # !WE2L081 & WE2_header_compr[56];


--WE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10731 at LC7_3_Q2
--operation mode is normal

WE2L703 = WE2L372 & (WE2L103 # WE2L203 & WE2L603);


--WE2_header_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8] at LC1_3_S2
--operation mode is normal

WE2_header_compr[8]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[8] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[8];
WE2_header_compr[8] = DFFE(WE2_header_compr[8]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16] at LC7_3_S2
--operation mode is normal

WE2_header_compr[16]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[16] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[16];
WE2_header_compr[16] = DFFE(WE2_header_compr[16]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~2 at LC5_1_X2
--operation mode is normal

WE2L471 = WE2_ram_address_header[1] # !WE2_ram_address_header[0] # !WE2L823;

--WE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10787 at LC5_1_X2
--operation mode is normal

WE2L733 = WE2_ram_address_header[1] # !WE2_ram_address_header[0] # !WE2L823;


--WE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~3 at LC5_5_S2
--operation mode is normal

WE2L571 = WE2_ram_address_header[0] # WE2_ram_address_header[1] # !WE2L823;


--WE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10732 at LC6_3_S2
--operation mode is normal

WE2L803 = WE2L471 & WE2_header_compr[16] & !WE2L571 # !WE2L471 & WE2_header_compr[8];


--VE2L279 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7768 at LC5_5_R3
--operation mode is normal

VE2L279 = !VE2L2311Q & !VE2L3311Q;


--VE2_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8] at LC10_16_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[8]_lut_out = VE2_flagged_rl_compr[8] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[8] = DFFE(VE2_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[0] at LC5_3_Y4
--operation mode is normal

VE2_j_dly[0]_lut_out = VE2_j[0] & VE2_st_mach_init;
VE2_j_dly[0] = DFFE(VE2_j_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[1] at LC3_13_Z3
--operation mode is normal

VE2_j_dly[1]_lut_out = VE2_j[1] & VE2_st_mach_init;
VE2_j_dly[1] = DFFE(VE2_j_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[2] at LC3_1_R3
--operation mode is normal

VE2_j_dly[2]_lut_out = VE2_j[2] & VE2_st_mach_init;
VE2_j_dly[2] = DFFE(VE2_j_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L379 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7770 at LC9_13_M3
--operation mode is normal

VE2L379 = VE2_j_dly[1] & !VE2_j_dly[2];


--VE2_j_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[3] at LC7_11_Y4
--operation mode is normal

VE2_j_dly[3]_lut_out = VE2_j[3] & VE2_st_mach_init;
VE2_j_dly[3] = DFFE(VE2_j_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[4] at LC7_12_Y4
--operation mode is normal

VE2_j_dly[4]_lut_out = VE2_j[4] & VE2_st_mach_init;
VE2_j_dly[4] = DFFE(VE2_j_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L435 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~731 at LC3_3_F3
--operation mode is normal

VE2L435 = !VE2_j_dly[4] & !VE2_j_dly[3] & VE2L379 & VE2_j_dly[0];


--VE2_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7] at LC10_3_F3
--operation mode is normal

VE2_flagged_rl_compr_dly[7]_lut_out = VE2_flagged_rl_compr[7] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[7] = DFFE(VE2_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L115 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1847~29 at LC9_10_G3
--operation mode is normal

VE2L115 = !VE2_j_dly[4] & !VE2_j_dly[3];


--VE2L184 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1825~220 at LC10_10_F3
--operation mode is normal

VE2L184 = !VE2_j_dly[1] & !VE2_j_dly[2];


--VE2L535 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~732 at LC1_3_F3
--operation mode is normal

VE2L535 = VE2_flagged_rl_compr_dly[7] & (!VE2_j_dly[0] # !VE2L184 # !VE2L115);


--VE2L635 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~733 at LC10_2_F3
--operation mode is normal

VE2L635 = !VE2_j_dly[0] & VE2_j_dly[1] & !VE2_j_dly[2] & VE2L115;


--VE2L735 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~734 at LC1_2_F3
--operation mode is normal

VE2L735 = VE2_flagged_rl_compr_dly[8] & (VE2L635 # VE2L535 & VE2L435) # !VE2_flagged_rl_compr_dly[8] & VE2L535 & VE2L435;


--VE2_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9] at LC2_1_F3
--operation mode is normal

VE2_flagged_rl_compr_dly[9]_lut_out = VE2_flagged_rl_compr[9] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[9] = DFFE(VE2_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L479 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7771 at LC7_3_M3
--operation mode is normal

VE2L479 = !VE2_j_dly[3] & VE2_j_dly[0] & !VE2_j_dly[4];


--VE2L835 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~735 at LC2_2_F3
--operation mode is normal

VE2L835 = VE2L735 # VE2_flagged_rl_compr_dly[9] & VE2L479 & VE2L184;


--VE2L935 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~736 at LC8_1_F3
--operation mode is normal

VE2L935 = VE2_j_dly[2] # !VE2_j_dly[1] & !VE2_j_dly[0] # !VE2L115;


--VE2_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4] at LC7_14_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[4]_lut_out = VE2_flagged_rl_compr[4] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[4] = DFFE(VE2_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3] at LC9_16_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[3]_lut_out = VE2_flagged_rl_compr[3] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[3] = DFFE(VE2_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L484 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1827~228 at LC10_15_F3
--operation mode is normal

VE2L484 = VE2_j_dly[1] & VE2_j_dly[2];


--VE2L447 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~175 at LC6_12_F3
--operation mode is normal

VE2L447 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[0] # !VE2L484;


--VE2L547 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~176 at LC3_12_F3
--operation mode is normal

VE2L547 = VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[0] # !VE2L484;

--VE2L6301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7843 at LC3_12_F3
--operation mode is normal

VE2L6301 = VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[0] # !VE2L484;


--VE2L654 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1037 at LC3_16_F3
--operation mode is normal

VE2L654 = VE2L447 & !VE2L547 & VE2_flagged_rl_compr_dly[3] # !VE2L447 & VE2_flagged_rl_compr_dly[4];


--VE2_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1] at LC5_14_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[1]_lut_out = VE2_flagged_rl_compr[1] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[1] = DFFE(VE2_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L579 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7772 at LC2_11_Y4
--operation mode is normal

VE2L579 = !VE2_j_dly[4] & VE2_j_dly[3] & !VE2_j_dly[1];


--VE2L754 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1038 at LC5_9_F3
--operation mode is normal

VE2L754 = VE2_flagged_rl_compr_dly[1] & VE2L579 & !VE2_j_dly[2] & VE2_j_dly[0];


--VE2_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2] at LC2_12_D1
--operation mode is normal

VE2_flagged_rl_compr_dly[2]_lut_out = VE2_flagged_rl_compr[2] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[2] = DFFE(VE2_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L854 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1039 at LC8_9_F3
--operation mode is normal

VE2L854 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[2] & VE2L579 & !VE2_j_dly[0];


--VE2L679 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7773 at LC9_9_F3
--operation mode is normal

VE2L679 = !VE2_j_dly[2] & !VE2_j_dly[0];


--VE2_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0] at LC3_10_D3
--operation mode is normal

VE2_flagged_rl_compr_dly[0]_lut_out = VE2_flagged_rl_compr[0] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[0] = DFFE(VE2_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L779 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7774 at LC10_7_F3
--operation mode is normal

VE2L779 = VE2_j_dly[3] & VE2_j_dly[1] & !VE2_j_dly[4];


--VE2L954 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1040 at LC3_9_F3
--operation mode is normal

VE2L954 = VE2L679 & (VE2L779 & VE2_flagged_rl_compr_dly[0] # !VE2L779 & VE2_ring_data[10]) # !VE2L679 & VE2_ring_data[10];


--VE2L064 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1041 at LC4_9_F3
--operation mode is normal

VE2L064 = VE2L854 # VE2L754 # VE2L954 & VE2L174;


--VE2L164 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1042 at LC2_8_F3
--operation mode is normal

VE2L164 = VE2L864 & (VE2L654 # VE2L283 & VE2L064);


--VE2_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6] at LC2_16_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[6]_lut_out = VE2_flagged_rl_compr[6] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[6] = DFFE(VE2_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5] at LC7_16_F1
--operation mode is normal

VE2_flagged_rl_compr_dly[5]_lut_out = VE2_flagged_rl_compr[5] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[5] = DFFE(VE2_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L247 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~173 at LC9_10_F3
--operation mode is normal

VE2L247 = VE2_j_dly[1] # VE2_j_dly[0] # !VE2_j_dly[2] # !VE2L115;


--VE2L347 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~174 at LC2_5_F3
--operation mode is normal

VE2L347 = VE2_j_dly[1] # !VE2_j_dly[0] # !VE2_j_dly[2] # !VE2L115;


--VE2L264 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~1043 at LC4_5_F3
--operation mode is normal

VE2L264 = VE2L247 & VE2_flagged_rl_compr_dly[5] & !VE2L347 # !VE2L247 & VE2_flagged_rl_compr_dly[6];


--VE2L045 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1851~737 at LC3_4_F3
--operation mode is normal

VE2L045 = VE2L835 # VE2L935 & (VE2L164 # VE2L264);


--VE2_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10] at LC6_11_D1
--operation mode is normal

VE2_flagged_rl_compr_dly[10]_lut_out = VE2_flagged_rl_compr[10] & VE2_st_mach_init;
VE2_flagged_rl_compr_dly[10] = DFFE(VE2_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L837 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~169 at LC4_1_F3
--operation mode is normal

VE2L837 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[0] # !VE2L184;

--VE2L8301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7845 at LC4_1_F3
--operation mode is normal

VE2L8301 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[0] # !VE2L184;


--VE2_ring_write_en_dly1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1 at LC10_7_R4
--operation mode is normal

VE2_ring_write_en_dly1_lut_out = VE2_ring_write_en_dly & VE2_st_mach_init;
VE2_ring_write_en_dly1 = DFFE(VE2_ring_write_en_dly1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[1] at LC6_8_V4
--operation mode is normal

VE2_i[1]_lut_out = VE2L362 & VE2_st_mach_init;
VE2_i[1] = DFFE(VE2_i[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[2] at LC6_1_V4
--operation mode is normal

VE2_i[2]_lut_out = VE2_st_mach_init & (VE2L752 # VE2_i[2] & VE2L062);
VE2_i[2] = DFFE(VE2_i[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[3] at LC7_2_V4
--operation mode is normal

VE2_i[3]_lut_out = VE2_st_mach_init & (VE2L252 # VE2_i[3] & VE2L352);
VE2_i[3] = DFFE(VE2_i[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[4] at LC2_2_V4
--operation mode is normal

VE2_i[4]_lut_out = VE2_st_mach_init & (VE2L152 # VE2_i[4] & VE2L352);
VE2_i[4] = DFFE(VE2_i[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L444 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1167 at LC5_10_F3
--operation mode is normal

VE2L444 = VE2L447 & VE2_flagged_rl_compr_dly[7] & !VE2L547 # !VE2L447 & VE2_flagged_rl_compr_dly[8];


--VE2L544 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1168 at LC2_11_G3
--operation mode is normal

VE2L544 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[5] & VE2_j_dly[0] & VE2L579;


--VE2L644 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1169 at LC6_11_G3
--operation mode is normal

VE2L644 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[6] & !VE2_j_dly[0] & VE2L579;


--VE2L363 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1673~87 at LC7_10_M3
--operation mode is normal

VE2L363 = VE2_j_dly[4] # !VE2_j_dly[3];


--VE2L206 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~667 at LC1_11_G3
--operation mode is normal

VE2L206 = !VE2_j_dly[2] & VE2_j_dly[1] & !VE2_j_dly[0] & !VE2L363;


--VE2L744 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1170 at LC9_11_G3
--operation mode is normal

VE2L744 = VE2L544 # VE2L644 # VE2_flagged_rl_compr_dly[4] & VE2L206;


--VE2L383 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~184 at LC1_6_M3
--operation mode is normal

VE2L383 = VE2_j_dly[2] # !VE2L579 & (VE2_j_dly[0] # !VE2L779);

--VE2L683 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~193 at LC1_6_M3
--operation mode is normal

VE2L683 = VE2_j_dly[2] # !VE2L579 & (VE2_j_dly[0] # !VE2L779);


--VE2L879 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7775 at LC5_6_F3
--operation mode is normal

VE2L879 = !VE2_j_dly[2] & VE2_j_dly[0];


--VE2L947 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~180 at LC2_6_F3
--operation mode is normal

VE2L947 = VE2_j_dly[4] # !VE2L879 # !VE2_j_dly[3] # !VE2_j_dly[1];


--VE2L844 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1171 at LC9_7_F3
--operation mode is normal

VE2L844 = !VE2_j_dly[0] & VE2_j_dly[2] & VE2L579 & VE2_flagged_rl_compr_dly[2];


--VE2L944 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1172 at LC7_6_F3
--operation mode is normal

VE2L944 = VE2_j_dly[0] & VE2_flagged_rl_compr_dly[1] & VE2_j_dly[2] & VE2L579;


--VE2L054 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1173 at LC8_6_F3
--operation mode is normal

VE2L054 = VE2L947 & (VE2L944 # VE2L844) # !VE2L947 & VE2_flagged_rl_compr_dly[3];


--VE2L154 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1174 at LC6_10_F3
--operation mode is normal

VE2L154 = VE2L744 # VE2L383 & (VE2L554 # VE2L054);


--VE2L254 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1175 at LC2_10_F3
--operation mode is normal

VE2L254 = VE2L864 & (VE2L444 # VE2L283 & VE2L154);


--VE2L354 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1176 at LC3_10_F3
--operation mode is normal

VE2L354 = VE2_flagged_rl_compr_dly[9] & VE2L1301 & VE2L115 & VE2_j_dly[0];


--VE2L454 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1177 at LC1_10_F3
--operation mode is normal

VE2L454 = VE2L354 # VE2L254 # !VE2L247 & VE2_flagged_rl_compr_dly[10];


--VE2L215 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1847~30 at LC9_11_F3
--operation mode is normal

VE2L215 = !VE2_j_dly[2] & !VE2_j_dly[3] & !VE2_j_dly[4];


--VE2L384 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1827~215 at LC7_11_M3
--operation mode is normal

VE2L384 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[1] & VE2_j_dly[2];


--VE2L594 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~501 at LC2_8_M3
--operation mode is normal

VE2L594 = VE2L384 & !VE2L447 & VE2_flagged_rl_compr_dly[10] # !VE2L384 & VE2_ring_data[16];


--VE2L694 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~502 at LC2_10_M3
--operation mode is normal

VE2L694 = VE2_j_dly[4] # VE2_j_dly[3] # VE2L484 & VE2_j_dly[0];


--VE2L794 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~503 at LC8_12_F3
--operation mode is normal

VE2L794 = VE2L484 & VE2_flagged_rl_compr_dly[9] & VE2L115 & VE2_j_dly[0];


--VE2L663 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1025 at LC1_12_F3
--operation mode is normal

VE2L663 = VE2L579 & VE2L679 & (!VE2L479 # !VE2L484);

--VE2L273 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1040 at LC1_12_F3
--operation mode is normal

VE2L273 = VE2L579 & VE2L679 & (!VE2L479 # !VE2L484);


--VE2L894 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~504 at LC5_12_F3
--operation mode is normal

VE2L894 = VE2L305 # VE2L794 # VE2_flagged_rl_compr_dly[8] & VE2L663;


--VE2L994 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~505 at LC3_9_M3
--operation mode is normal

VE2L994 = VE2L594 # VE2L694 & (VE2L894 # VE2L205);


--VE2L284 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1825~221 at LC10_5_G3
--operation mode is normal

VE2L284 = VE2_j_dly[3] # VE2_j_dly[4] # VE2L184 & !VE2_j_dly[0];


--VE2L306 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~668 at LC2_5_G3
--operation mode is normal

VE2L306 = VE2L837 & !VE2L284 & VE2_ring_data[0] # !VE2L837 & VE2_flagged_rl_compr_dly[0];


--VE2L406 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~669 at LC3_5_G3
--operation mode is normal

VE2L406 = VE2_j_dly[3] # VE2_j_dly[4];


--VE2L979 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7776 at LC4_10_F3
--operation mode is normal

VE2L979 = VE2_j_dly[2] & !VE2_j_dly[0];


--VE2L057 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~181 at LC1_6_F3
--operation mode is normal

VE2L057 = VE2_j_dly[4] # VE2_j_dly[1] # !VE2L979 # !VE2_j_dly[3];


--VE2L043 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1079 at LC4_6_G3
--operation mode is normal

VE2L043 = VE2L947 & VE2_flagged_rl_compr_dly[6] & !VE2L057 # !VE2L947 & VE2_flagged_rl_compr_dly[7];


--VE2L483 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~185 at LC9_9_M3
--operation mode is normal

VE2L483 = VE2_j_dly[2] & (VE2_j_dly[0] # !VE2L579) # !VE2_j_dly[2] & (!VE2_j_dly[0] # !VE2L779);

--VE2L983 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~196 at LC9_9_M3
--operation mode is normal

VE2L983 = VE2_j_dly[2] & (VE2_j_dly[0] # !VE2L579) # !VE2_j_dly[2] & (!VE2_j_dly[0] # !VE2L779);


--VE2L157 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~182 at LC1_2_M3
--operation mode is normal

VE2L157 = !VE2L579 # !VE2_j_dly[2] # !VE2_j_dly[0];


--VE2L257 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~183 at LC6_10_M3
--operation mode is normal

VE2L257 = VE2_j_dly[0] # !VE2L779 # !VE2_j_dly[2];


--VE2L143 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1080 at LC4_2_M3
--operation mode is normal

VE2L143 = VE2L157 & VE2_flagged_rl_compr_dly[4] & !VE2L257 # !VE2L157 & VE2_flagged_rl_compr_dly[5];


--VE2L924 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~957 at LC4_6_M3
--operation mode is normal

VE2L924 = VE2L363 # VE2_j_dly[0] $ !VE2_j_dly[1] # !VE2_j_dly[2];

--VE2L244 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~977 at LC4_6_M3
--operation mode is normal

VE2L244 = VE2L363 # VE2_j_dly[0] $ !VE2_j_dly[1] # !VE2_j_dly[2];


--VE2L089 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7777 at LC9_12_M3
--operation mode is normal

VE2L089 = !VE2_j_dly[2] & !VE2_j_dly[1] & !VE2_j_dly[3] & VE2_j_dly[4];


--VE2L034 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~958 at LC8_6_M3
--operation mode is normal

VE2L034 = VE2_j_dly[0] & (!VE2_j_dly[2] # !VE2L779) # !VE2_j_dly[0] & !VE2L089;

--VE2L344 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~978 at LC8_6_M3
--operation mode is normal

VE2L344 = VE2_j_dly[0] & (!VE2_j_dly[2] # !VE2L779) # !VE2_j_dly[0] & !VE2L089;


--VE2L243 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1081 at LC8_5_G3
--operation mode is normal

VE2L243 = VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[1] # !VE2L089 & VE2_ring_data[0]) # !VE2_j_dly[0] & VE2_ring_data[0];


--VE2L343 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1082 at LC6_5_G3
--operation mode is normal

VE2L343 = !VE2_j_dly[0] & VE2L089;


--VE2L443 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1083 at LC9_5_G3
--operation mode is normal

VE2L443 = VE2_flagged_rl_compr_dly[2] & (VE2L343 # VE2L243 & VE2L034) # !VE2_flagged_rl_compr_dly[2] & VE2L243 & VE2L034;


--VE2L543 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1084 at LC10_6_G3
--operation mode is normal

VE2L543 = VE2_flagged_rl_compr_dly[3] & VE2_j_dly[2] & VE2_j_dly[0] & VE2L779;


--VE2L643 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1085 at LC5_5_G3
--operation mode is normal

VE2L643 = VE2L143 # VE2L924 & (VE2L543 # VE2L443);


--VE2L506 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~670 at LC1_5_G3
--operation mode is normal

VE2L506 = VE2L383 & (VE2L043 # VE2L483 & VE2L643);


--VE2L606 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~671 at LC7_11_G3
--operation mode is normal

VE2L606 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[9] & VE2_j_dly[0] & VE2L579;


--VE2L706 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~672 at LC10_11_G3
--operation mode is normal

VE2L706 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[10] & !VE2_j_dly[0] & VE2L579;


--VE2L806 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~673 at LC5_11_G3
--operation mode is normal

VE2L806 = VE2L706 # VE2L606 # VE2L206 & VE2_flagged_rl_compr_dly[8];


--VE2L906 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1861~674 at LC4_5_G3
--operation mode is normal

VE2L906 = VE2L306 # VE2L406 & (VE2L806 # VE2L506);


--VE2L937 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~170 at LC10_3_M3
--operation mode is normal

VE2L937 = VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[0] # !VE2L184;


--VE2L485 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~914 at LC6_1_M3
--operation mode is normal

VE2L485 = VE2L837 & VE2_flagged_rl_compr_dly[1] & !VE2L937 # !VE2L837 & VE2_flagged_rl_compr_dly[2];


--VE2L847 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~179 at LC10_8_F3
--operation mode is normal

VE2L847 = VE2_j_dly[4] # !VE2L679 # !VE2_j_dly[3] # !VE2_j_dly[1];


--VE2L047 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~171 at LC10_8_G3
--operation mode is normal

VE2L047 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[0] # !VE2L379;


--VE2L274 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1787~219 at LC3_8_G3
--operation mode is normal

VE2L274 = !VE2_j_dly[2] & (!VE2_j_dly[0] # !VE2_j_dly[1]) # !VE2L115;


--VE2L585 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~915 at LC10_7_G3
--operation mode is normal

VE2L585 = VE2L847 & VE2L047 & VE2L174 & VE2L274;


--VE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1073 at LC5_3_G3
--operation mode is normal

VE2L823 = VE2L947 & VE2_flagged_rl_compr_dly[8] & !VE2L057 # !VE2L947 & VE2_flagged_rl_compr_dly[9];


--VE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1074 at LC10_3_G3
--operation mode is normal

VE2L923 = VE2L157 & VE2_flagged_rl_compr_dly[6] & !VE2L257 # !VE2L157 & VE2_flagged_rl_compr_dly[7];


--VE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1075 at LC7_5_G3
--operation mode is normal

VE2L033 = VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[3] # !VE2L089 & VE2_ring_data[2]) # !VE2_j_dly[0] & VE2_ring_data[2];


--VE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1076 at LC4_4_G3
--operation mode is normal

VE2L133 = VE2_flagged_rl_compr_dly[4] & (VE2L343 # VE2L033 & VE2L034) # !VE2_flagged_rl_compr_dly[4] & VE2L033 & VE2L034;


--VE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1077 at LC1_4_G3
--operation mode is normal

VE2L233 = VE2_j_dly[2] & VE2_j_dly[0] & VE2_flagged_rl_compr_dly[5] & VE2L779;


--VE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1643~1078 at LC3_3_G3
--operation mode is normal

VE2L333 = VE2L923 # VE2L924 & (VE2L233 # VE2L133);


--VE2L685 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~916 at LC4_3_G3
--operation mode is normal

VE2L685 = VE2L585 & (VE2L823 # VE2L483 & VE2L333);


--VE2L785 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~917 at LC1_9_G3
--operation mode is normal

VE2L785 = VE2L379 & VE2_flagged_rl_compr_dly[0] & !VE2_j_dly[0] & VE2L115;


--VE2L885 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~918 at LC2_8_G3
--operation mode is normal

VE2L885 = VE2_ring_data[2] & (VE2_j_dly[0] # !VE2L379 # !VE2L115);


--VE2L985 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~919 at LC7_8_G3
--operation mode is normal

VE2L985 = VE2L785 # VE2L885 & (!VE2L274 # !VE2L174);


--VE2L147 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~172 at LC8_9_G3
--operation mode is normal

VE2L147 = VE2_j_dly[3] # VE2_j_dly[4] # !VE2L379 # !VE2_j_dly[0];


--VE2L095 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~920 at LC9_8_G3
--operation mode is normal

VE2L095 = VE2L047 & VE2L964 & VE2L174 & VE2L147;


--VE2L195 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~921 at LC7_7_G3
--operation mode is normal

VE2L195 = VE2L985 # !VE2L847 & VE2L095 & VE2_flagged_rl_compr_dly[10];


--VE2L295 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1859~922 at LC3_2_G3
--operation mode is normal

VE2L295 = VE2L485 # VE2L784 & (VE2L195 # VE2L685);


--VE2L545 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~915 at LC2_4_M3
--operation mode is normal

VE2L545 = VE2L837 & VE2_flagged_rl_compr_dly[7] & !VE2L937 # !VE2L837 & VE2_flagged_rl_compr_dly[8];


--VE2L574 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~239 at LC9_5_M3
--operation mode is normal

VE2L574 = VE2_j_dly[1] & VE2_j_dly[2] # !VE2_j_dly[1] & (VE2_j_dly[0] # !VE2_j_dly[2]) # !VE2L115;

--VE2L084 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~248 at LC9_5_M3
--operation mode is normal

VE2L084 = VE2_j_dly[1] & VE2_j_dly[2] # !VE2_j_dly[1] & (VE2_j_dly[0] # !VE2_j_dly[2]) # !VE2L115;


--VE2L674 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~240 at LC2_15_M3
--operation mode is normal

VE2L674 = !VE2_j_dly[0] & !VE2_j_dly[1] # !VE2L115 # !VE2_j_dly[2];

--VE2L874 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~246 at LC2_15_M3
--operation mode is normal

VE2L874 = !VE2_j_dly[0] & !VE2_j_dly[1] # !VE2L115 # !VE2_j_dly[2];


--VE2L893 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~923 at LC9_15_M3
--operation mode is normal

VE2L893 = !VE2_j_dly[0] & !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[0] & VE2L579;


--VE2L993 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~924 at LC10_15_M3
--operation mode is normal

VE2L993 = VE2L674 & (VE2L404 # VE2L893 # VE2L504);


--VE2L004 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~925 at LC1_16_M3
--operation mode is normal

VE2L004 = VE2_j_dly[0] & VE2_j_dly[1] & VE2_j_dly[2] & VE2L115;


--VE2L093 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1005 at LC7_16_M3
--operation mode is normal

VE2L093 = !VE2_j_dly[0] & VE2_j_dly[1] & VE2_j_dly[2] & VE2L115;


--VE2L104 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~926 at LC4_15_M3
--operation mode is normal

VE2L104 = VE2_flagged_rl_compr_dly[1] & (VE2L004 # VE2_flagged_rl_compr_dly[2] & VE2L093) # !VE2_flagged_rl_compr_dly[1] & VE2_flagged_rl_compr_dly[2] & VE2L093;


--VE2L204 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~927 at LC10_13_M3
--operation mode is normal

VE2L204 = VE2_flagged_rl_compr_dly[3] & VE2_j_dly[2] & !VE2_j_dly[1] & VE2L479;


--VE2L645 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~916 at LC8_15_M3
--operation mode is normal

VE2L645 = VE2L574 & (VE2L993 # VE2L204 # VE2L104);


--VE2L745 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~917 at LC3_9_G3
--operation mode is normal

VE2L745 = VE2_flagged_rl_compr_dly[5] & VE2L379 & VE2_j_dly[0] & VE2L115;


--VE2L845 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~918 at LC8_10_G3
--operation mode is normal

VE2L845 = VE2L379 & VE2_flagged_rl_compr_dly[6] & VE2L115 & !VE2_j_dly[0];


--VE2L765 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~740 at LC7_10_G3
--operation mode is normal

VE2L765 = VE2L115 & VE2_j_dly[2] & !VE2_j_dly[1] & !VE2_j_dly[0];


--VE2L945 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~919 at LC7_9_G3
--operation mode is normal

VE2L945 = VE2L745 # VE2L845 # VE2_flagged_rl_compr_dly[4] & VE2L765;


--VE2L055 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1853~920 at LC4_8_G3
--operation mode is normal

VE2L055 = VE2L545 # VE2L784 & (VE2L945 # VE2L645);


--VE2L865 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~741 at LC3_10_G3
--operation mode is normal

VE2L865 = VE2_flagged_rl_compr_dly[1] & VE2L379 & VE2L115 & VE2_j_dly[0];


--VE2L965 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~742 at LC6_10_G3
--operation mode is normal

VE2L965 = VE2_flagged_rl_compr_dly[2] & VE2L379 & VE2L115 & !VE2_j_dly[0];


--VE2L075 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~743 at LC10_10_G3
--operation mode is normal

VE2L075 = VE2L965 # VE2L865 # VE2_flagged_rl_compr_dly[0] & VE2L765;


--VE2L134 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~959 at LC3_2_M3
--operation mode is normal

VE2L134 = !VE2L089 & (!VE2L779 # !VE2_j_dly[0] # !VE2_j_dly[2]);


--VE2L234 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~960 at LC7_2_M3
--operation mode is normal

VE2L234 = VE2L134 & VE2L257 & VE2L157;


--VE2L334 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~961 at LC6_2_M3
--operation mode is normal

VE2L334 = VE2_ring_data[4] & (VE2L057 & VE2L234 # !VE2L934);


--VE2L434 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~962 at LC5_2_M3
--operation mode is normal

VE2L434 = VE2L057 & !VE2L157 & VE2_flagged_rl_compr_dly[9] # !VE2L057 & VE2_flagged_rl_compr_dly[10];


--VE2L534 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~963 at LC10_2_M3
--operation mode is normal

VE2L534 = VE2L334 # VE2L934 & (VE2L044 # VE2L434);


--VE2L175 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~744 at LC2_2_M3
--operation mode is normal

VE2L175 = VE2L665 & (VE2L075 # VE2L574 & VE2L534);


--VE2L275 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~745 at LC3_1_M3
--operation mode is normal

VE2L275 = VE2_flagged_rl_compr_dly[3] & VE2L837 & !VE2L937 & VE2_ring_init;


--VE2L375 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~746 at LC4_4_M3
--operation mode is normal

VE2L375 = VE2L184 & !VE2_j_dly[0] & VE2L115 & VE2_ring_init;


--VE2L655 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1855~719 at LC1_4_M3
--operation mode is normal

VE2L655 = VE2_flagged_rl_compr_dly[5] & VE2L837 & !VE2L937 & VE2_ring_init;


--VE2L225 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~827 at LC3_7_G3
--operation mode is normal

VE2L225 = VE2L784 & VE2_flagged_rl_compr_dly[10] & !VE2L047 # !VE2L784 & VE2_ring_data[12];


--VE2L684 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~231 at LC5_8_G3
--operation mode is normal

VE2L684 = VE2_j_dly[2] # VE2_j_dly[1] & VE2_j_dly[0] # !VE2L115;


--VE2L325 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~828 at LC5_10_G3
--operation mode is normal

VE2L325 = VE2L115 & VE2_j_dly[2] & !VE2_j_dly[1] & VE2_j_dly[0];


--VE2L425 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~829 at LC1_10_G3
--operation mode is normal

VE2L425 = VE2_flagged_rl_compr_dly[8] & (VE2L765 # VE2_flagged_rl_compr_dly[7] & VE2L325) # !VE2_flagged_rl_compr_dly[8] & VE2_flagged_rl_compr_dly[7] & VE2L325;


--VE2L525 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~830 at LC2_9_G3
--operation mode is normal

VE2L525 = VE2L425 # VE2L479 & VE2L379 & VE2_flagged_rl_compr_dly[9];


--VE2L625 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~831 at LC2_7_G3
--operation mode is normal

VE2L625 = VE2L225 # VE2L684 & (VE2L525 # VE2L825);


--RE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53 at LC10_14_E4
--operation mode is normal

RE1L5 = !W13_sload_path[2] # !W13_sload_path[1];


--RE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167 at LC10_16_E4
--operation mode is normal

RE1L9 = (RE1L5 # RE1L4 # !RE1L1Q # !W13_sload_path[0]) & CASCADE(RE1L01);


--RE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53 at LC8_1_G1
--operation mode is normal

RE2L5 = !W73_sload_path[1] # !W73_sload_path[2];


--RE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167 at LC8_12_G1
--operation mode is normal

RE2L9 = (RE2L4 # RE2L5 # !RE2L1Q # !W73_sload_path[0]) & CASCADE(RE2L01);


--WE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~33 at LC9_3_F2
--operation mode is normal

WE1L181 = WE1L12Q # WE1L02Q # !WE1L072 # !WE1L582;


--WE1_header_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9] at LC3_4_K2
--operation mode is normal

WE1_header_compr[9]_lut_out = NE1_header_0.timestamp[9] & (NE1_header_1.timestamp[9] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[9] & NE1_header_1.timestamp[9] & NE1_rd_ptr[0];
WE1_header_compr[9] = DFFE(WE1_header_compr[9]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17] at LC10_4_K2
--operation mode is normal

WE1_header_compr[17]_lut_out = NE1_header_0.timestamp[17] & (NE1_header_1.timestamp[17] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[17] & NE1_header_1.timestamp[17] & NE1_rd_ptr[0];
WE1_header_compr[17] = DFFE(WE1_header_compr[17]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10646 at LC1_4_K2
--operation mode is normal

WE1L603 = WE1L071 & WE1_header_compr[17] & !WE1L171 # !WE1L071 & WE1_header_compr[9];


--WE1_header_compr[25] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25] at LC4_5_K2
--operation mode is normal

WE1_header_compr[25]_lut_out = NE1_header_1.timestamp[25] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[25]) # !NE1_header_1.timestamp[25] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[25];
WE1_header_compr[25] = DFFE(WE1_header_compr[25]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[33] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33] at LC9_4_K2
--operation mode is normal

WE1_header_compr[33]_lut_out = WE1_hit_size_in_header[1];
WE1_header_compr[33] = DFFE(WE1_header_compr[33]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10647 at LC7_4_K2
--operation mode is normal

WE1L703 = WE1L271 & !WE1L371 & WE1_header_compr[33] # !WE1L271 & WE1_header_compr[25];


--WE1_header_compr[41] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41] at LC6_4_K2
--operation mode is normal

WE1_header_compr[41]_lut_out = WE1_hit_size_in_header[9];
WE1_header_compr[41] = DFFE(WE1_header_compr[41]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10648 at LC5_4_K2
--operation mode is normal

WE1L803 = WE1L703 # WE1_header_compr[41] & WE1L821;


--WE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10649 at LC8_4_K2
--operation mode is normal

WE1L903 = WE1L603 # WE1L092 & (WE1L803 # WE1L233);


--VE1L925 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1850~771 at LC3_14_G4
--operation mode is normal

VE1L925 = VE1L837 & VE1_flagged_rl_compr_dly[10] & !VE1L937 # !VE1L837 & VE1_ring_data[11];


--VE1L035 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1850~772 at LC2_8_G4
--operation mode is normal

VE1L035 = VE1_flagged_rl_compr_dly[8] & VE1L115 & VE1_j_dly[0] & VE1L279;


--VE1L135 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1850~773 at LC9_8_G4
--operation mode is normal

VE1L135 = VE1_flagged_rl_compr_dly[9] & VE1L115 & !VE1_j_dly[0] & VE1L279;


--VE1L235 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1850~774 at LC4_8_G4
--operation mode is normal

VE1L235 = VE1L135 # VE1L035 # VE1L765 & VE1_flagged_rl_compr_dly[7];


--VE1L193 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1006 at LC7_16_I4
--operation mode is normal

VE1L193 = VE1L347 & !VE1L447 & VE1_flagged_rl_compr_dly[5] # !VE1L347 & VE1_flagged_rl_compr_dly[6];


--VE1L335 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1850~775 at LC4_7_G4
--operation mode is normal

VE1L335 = VE1L235 # VE1L574 & (VE1L193 # VE1L693);


--VE1L584 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1828~0 at LC7_1_I4
--operation mode is normal

VE1L584 = VE1_j_dly[2] & (VE1_j_dly[0] # VE1_j_dly[1]) # !VE1L115;


--VE1L405 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~863 at LC8_1_I4
--operation mode is normal

VE1L405 = VE1L584 & !VE1L347 & VE1_flagged_rl_compr_dly[10] # !VE1L584 & VE1_ring_data[15];


--VE1L505 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~864 at LC2_3_I4
--operation mode is normal

VE1L505 = VE1L283 & (VE1_j_dly[2] # VE1_j_dly[0] # !VE1L479);


--VE1L747 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~178 at LC4_8_I4
--operation mode is normal

VE1L747 = VE1_j_dly[2] # VE1L363 # VE1_j_dly[1] # !VE1_j_dly[0];


--VE1L753 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~979 at LC6_8_I4
--operation mode is normal

VE1L753 = VE1L747 & VE1_flagged_rl_compr_dly[5] & !VE1L847 # !VE1L747 & VE1_flagged_rl_compr_dly[6];


--VE1L395 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~939 at LC6_6_J4
--operation mode is normal

VE1L395 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[0] $ !VE1_j_dly[1];

--VE1L106 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~952 at LC6_6_J4
--operation mode is normal

VE1L106 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[0] $ !VE1_j_dly[1];


--VE1L853 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~980 at LC4_4_J4
--operation mode is normal

VE1L853 = VE1L947 & VE1_flagged_rl_compr_dly[3] & !VE1L057 # !VE1L947 & VE1_flagged_rl_compr_dly[4];


--VE1L089 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7765 at LC4_6_J4
--operation mode is normal

VE1L089 = VE1_j_dly[0] & VE1_j_dly[2];


--VE1L953 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~981 at LC8_6_J4
--operation mode is normal

VE1L953 = VE1L089 & (VE1L679 & VE1_flagged_rl_compr_dly[0] # !VE1L679 & VE1_ring_data[15]) # !VE1L089 & VE1_ring_data[15];


--VE1L063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~982 at LC10_6_J4
--operation mode is normal

VE1L063 = VE1L157 & (VE1L257 & VE1L953 # !VE1L257 & VE1_flagged_rl_compr_dly[1]);


--VE1L163 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~983 at LC3_2_I4
--operation mode is normal

VE1L163 = VE1_j_dly[0] & VE1_flagged_rl_compr_dly[2] & VE1_j_dly[2] & VE1L479;


--VE1L263 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1666~984 at LC5_2_I4
--operation mode is normal

VE1L263 = VE1L853 # VE1L483 & (VE1L063 # VE1L163);


--VE1L605 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~865 at LC7_2_I4
--operation mode is normal

VE1L605 = VE1L505 & (VE1L753 # VE1L395 & VE1L263);


--VE1L705 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~866 at LC8_4_I4
--operation mode is normal

VE1L705 = VE1L115 & VE1_j_dly[0] & VE1L484 & VE1_flagged_rl_compr_dly[8];


--VE1L805 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~867 at LC1_3_I4
--operation mode is normal

VE1L805 = VE1L015 # VE1L705 # VE1_flagged_rl_compr_dly[9] & !VE1L447;


--VE1L905 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~868 at LC8_2_I4
--operation mode is normal

VE1L905 = VE1L405 # VE1L384 & (VE1L805 # VE1L605);


--VE1L984 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~672 at LC6_3_I4
--operation mode is normal

VE1L984 = VE1L694 & !VE1L547 & VE1_flagged_rl_compr_dly[10] # !VE1L694 & VE1_ring_data[17];


--VE1L094 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~673 at LC7_7_G4
--operation mode is normal

VE1L094 = VE1L479 & VE1_j_dly[0] & !VE1_j_dly[2] & VE1_flagged_rl_compr_dly[8];


--VE1L194 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~674 at LC6_7_G4
--operation mode is normal

VE1L194 = VE1L479 & !VE1_j_dly[0] & !VE1_j_dly[2] & VE1_flagged_rl_compr_dly[9];


--VE1L294 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~675 at LC10_7_G4
--operation mode is normal

VE1L294 = VE1L094 # VE1L194 # VE1L206 & VE1_flagged_rl_compr_dly[7];


--VE1L394 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~676 at LC1_7_G4
--operation mode is normal

VE1L394 = VE1L984 # VE1L406 & (VE1L294 # VE1L494);


--VE1L495 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~940 at LC7_12_I4
--operation mode is normal

VE1L495 = VE1L837 & VE1_flagged_rl_compr_dly[0] & !VE1L937 # !VE1L837 & VE1_flagged_rl_compr_dly[1];


--VE1L647 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~177 at LC1_8_I4
--operation mode is normal

VE1L647 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[0] # VE1_j_dly[1];

--VE1L6301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7831 at LC1_8_I4
--operation mode is normal

VE1L6301 = VE1L363 # VE1_j_dly[2] # VE1_j_dly[0] # VE1_j_dly[1];


--VE1L595 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~941 at LC3_9_I4
--operation mode is normal

VE1L595 = VE1L674 & VE1L574 & VE1L647 & VE1L395;


--VE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1073 at LC7_4_J4
--operation mode is normal

VE1L433 = VE1L947 & !VE1L057 & VE1_flagged_rl_compr_dly[7] # !VE1L947 & VE1_flagged_rl_compr_dly[8];


--VE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1074 at LC6_9_J4
--operation mode is normal

VE1L533 = VE1L157 & VE1_flagged_rl_compr_dly[5] & !VE1L257 # !VE1L157 & VE1_flagged_rl_compr_dly[6];


--VE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1075 at LC1_10_J4
--operation mode is normal

VE1L633 = VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[2] # !VE1L979 & VE1_ring_data[1]) # !VE1_j_dly[0] & VE1_ring_data[1];


--VE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1076 at LC7_10_J4
--operation mode is normal

VE1L733 = VE1L343 & (VE1_flagged_rl_compr_dly[3] # VE1L034 & VE1L633) # !VE1L343 & VE1L034 & VE1L633;


--VE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1077 at LC2_9_J4
--operation mode is normal

VE1L833 = VE1_j_dly[0] & VE1_j_dly[2] & VE1_flagged_rl_compr_dly[4] & VE1L679;


--VE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1644~1078 at LC9_9_J4
--operation mode is normal

VE1L933 = VE1L533 # VE1L924 & (VE1L833 # VE1L733);


--VE1L695 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~942 at LC1_9_I4
--operation mode is normal

VE1L695 = VE1L595 & (VE1L433 # VE1L483 & VE1L933);


--VE1L795 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~943 at LC6_9_I4
--operation mode is normal

VE1L795 = VE1L479 & VE1_j_dly[0] & !VE1_j_dly[2] & VE1_flagged_rl_compr_dly[10];


--VE1L895 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~944 at LC10_9_I4
--operation mode is normal

VE1L895 = VE1L006 # VE1L774 & VE1L795 # !VE1L774 & VE1_ring_data[1];


--VE1L995 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~945 at LC7_9_I4
--operation mode is normal

VE1L995 = VE1L495 # VE1L784 & (VE1L895 # VE1L695);


--VE1L775 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~910 at LC8_6_I4
--operation mode is normal

VE1L775 = VE1L837 & !VE1L937 & VE1_flagged_rl_compr_dly[2] # !VE1L837 & VE1_flagged_rl_compr_dly[3];


--VE1L875 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~911 at LC5_1_J4
--operation mode is normal

VE1L875 = VE1L383 & VE1L864 & VE1L283 & VE1L474;


--VE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1073 at LC3_15_J4
--operation mode is normal

VE1L223 = VE1L947 & VE1_flagged_rl_compr_dly[9] & !VE1L057 # !VE1L947 & VE1_flagged_rl_compr_dly[10];


--VE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1074 at LC4_9_J4
--operation mode is normal

VE1L323 = VE1L157 & VE1_flagged_rl_compr_dly[7] & !VE1L257 # !VE1L157 & VE1_flagged_rl_compr_dly[8];


--VE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1075 at LC3_16_J4
--operation mode is normal

VE1L423 = VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[4] # !VE1L979 & VE1_ring_data[3]) # !VE1_j_dly[0] & VE1_ring_data[3];


--VE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1076 at LC1_16_J4
--operation mode is normal

VE1L523 = VE1_flagged_rl_compr_dly[5] & (VE1L343 # VE1L034 & VE1L423) # !VE1_flagged_rl_compr_dly[5] & VE1L034 & VE1L423;


--VE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1077 at LC5_15_J4
--operation mode is normal

VE1L623 = VE1_j_dly[0] & VE1_flagged_rl_compr_dly[6] & VE1_j_dly[2] & VE1L679;


--VE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1642~1078 at LC6_15_J4
--operation mode is normal

VE1L723 = VE1L323 # VE1L924 & (VE1L523 # VE1L623);


--VE1L975 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~912 at LC9_15_J4
--operation mode is normal

VE1L975 = VE1L875 & (VE1L223 # VE1L723 & VE1L483);


--VE1L085 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~913 at LC6_14_J4
--operation mode is normal

VE1L085 = VE1L279 & VE1L115 & VE1_j_dly[0] & VE1_flagged_rl_compr_dly[0];


--VE1L185 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~914 at LC7_14_J4
--operation mode is normal

VE1L185 = VE1L085 # VE1L675 & (!VE1L964 # !VE1L383);


--VE1L285 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~915 at LC3_14_J4
--operation mode is normal

VE1L285 = VE1L185 # !VE1L047 & VE1_flagged_rl_compr_dly[1];


--VE1L385 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~916 at LC7_15_J4
--operation mode is normal

VE1L385 = VE1L775 # VE1L784 & (VE1L285 # VE1L975);


--VE1L475 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~748 at LC3_11_I4
--operation mode is normal

VE1L475 = VE1L115 & VE1_j_dly[0] & VE1L184 & VE1_ring_init;


--VE1L165 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~718 at LC8_11_I4
--operation mode is normal

VE1L165 = VE1_flagged_rl_compr_dly[5] & (VE1L375 # VE1_flagged_rl_compr_dly[4] & VE1L475) # !VE1_flagged_rl_compr_dly[5] & VE1_flagged_rl_compr_dly[4] & VE1L475;


--VE1L265 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~719 at LC1_10_I4
--operation mode is normal

VE1L265 = VE1_j_dly[0] & VE1L115 & VE1_flagged_rl_compr_dly[2] & VE1L279;


--VE1L365 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~720 at LC4_10_I4
--operation mode is normal

VE1L365 = VE1_flagged_rl_compr_dly[3] & VE1L115 & !VE1_j_dly[0] & VE1L279;


--VE1L465 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~721 at LC8_10_I4
--operation mode is normal

VE1L465 = VE1L365 # VE1L265 # VE1_flagged_rl_compr_dly[1] & VE1L765;


--VE1L155 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1854~937 at LC6_14_G4
--operation mode is normal

VE1L155 = VE1L837 & VE1_flagged_rl_compr_dly[6] & !VE1L937 # !VE1L837 & VE1_flagged_rl_compr_dly[7];


--VE1L815 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~852 at LC1_3_J4
--operation mode is normal

VE1L815 = VE1L684 & VE1_flagged_rl_compr_dly[10] & !VE1L147 # !VE1L684 & VE1_ring_data[13];


--VE1L915 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~853 at LC10_7_I4
--operation mode is normal

VE1L915 = VE1L815 # VE1L315 & (VE1L715 # VE1L125);


--WE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~33 at LC9_8_Z2
--operation mode is normal

WE2L581 = WE2L02Q # WE2L12Q # !WE2L092 # !WE2L572;


--WE2_header_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9] at LC2_8_S2
--operation mode is normal

WE2_header_compr[9]_lut_out = NE2_header_0.timestamp[9] & (NE2_header_1.timestamp[9] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[9] & NE2_rd_ptr[0] & NE2_header_1.timestamp[9];
WE2_header_compr[9] = DFFE(WE2_header_compr[9]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17] at LC10_8_S2
--operation mode is normal

WE2_header_compr[17]_lut_out = NE2_header_0.timestamp[17] & (NE2_header_1.timestamp[17] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[17] & NE2_rd_ptr[0] & NE2_header_1.timestamp[17];
WE2_header_compr[17] = DFFE(WE2_header_compr[17]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10734 at LC7_8_S2
--operation mode is normal

WE2L903 = WE2L471 & !WE2L571 & WE2_header_compr[17] # !WE2L471 & WE2_header_compr[9];


--WE2_header_compr[25] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25] at LC10_9_Q2
--operation mode is normal

WE2_header_compr[25]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[25] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[25];
WE2_header_compr[25] = DFFE(WE2_header_compr[25]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[33] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33] at LC7_9_Q2
--operation mode is normal

WE2_header_compr[33]_lut_out = WE2_hit_size_in_header[1];
WE2_header_compr[33] = DFFE(WE2_header_compr[33]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10735 at LC6_9_Q2
--operation mode is normal

WE2L013 = WE2L671 & WE2_header_compr[33] & !WE2L771 # !WE2L671 & WE2_header_compr[25];


--WE2_header_compr[41] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41] at LC1_9_Q2
--operation mode is normal

WE2_header_compr[41]_lut_out = WE2_hit_size_in_header[9];
WE2_header_compr[41] = DFFE(WE2_header_compr[41]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10736 at LC4_9_Q2
--operation mode is normal

WE2L113 = WE2L013 # WE2_header_compr[41] & WE2L131 & WE2L671;


--WE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10737 at LC3_8_Q2
--operation mode is normal

WE2L213 = WE2L903 # WE2L372 & (WE2L113 # WE2L133);


--VE2L925 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1850~771 at LC8_1_M3
--operation mode is normal

VE2L925 = VE2L837 & !VE2L937 & VE2_flagged_rl_compr_dly[10] # !VE2L837 & VE2_ring_data[11];


--VE2L035 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1850~772 at LC8_5_F3
--operation mode is normal

VE2L035 = VE2L115 & VE2_j_dly[0] & VE2_flagged_rl_compr_dly[8] & VE2L379;


--VE2L135 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1850~773 at LC6_5_F3
--operation mode is normal

VE2L135 = VE2L115 & !VE2_j_dly[0] & VE2_flagged_rl_compr_dly[9] & VE2L379;


--VE2L235 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1850~774 at LC3_5_F3
--operation mode is normal

VE2L235 = VE2L135 # VE2L035 # VE2_flagged_rl_compr_dly[7] & VE2L765;


--VE2L193 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1006 at LC1_5_F3
--operation mode is normal

VE2L193 = VE2L347 & VE2_flagged_rl_compr_dly[5] & !VE2L447 # !VE2L347 & VE2_flagged_rl_compr_dly[6];


--VE2L335 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1850~775 at LC7_5_F3
--operation mode is normal

VE2L335 = VE2L235 # VE2L574 & (VE2L193 # VE2L693);


--VE2L584 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1828~0 at LC8_9_M3
--operation mode is normal

VE2L584 = VE2_j_dly[2] & (VE2_j_dly[1] # VE2_j_dly[0]) # !VE2L115;


--VE2L405 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~863 at LC3_8_M3
--operation mode is normal

VE2L405 = VE2L584 & !VE2L347 & VE2_flagged_rl_compr_dly[10] # !VE2L584 & VE2_ring_data[15];


--VE2L505 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~864 at LC8_5_M3
--operation mode is normal

VE2L505 = VE2L283 & (VE2_j_dly[2] # VE2_j_dly[0] # !VE2L579);


--VE2L747 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~178 at LC5_8_F3
--operation mode is normal

VE2L747 = VE2_j_dly[2] # !VE2L579 # !VE2_j_dly[0];


--VE2L753 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~979 at LC8_7_M3
--operation mode is normal

VE2L753 = VE2L747 & VE2_flagged_rl_compr_dly[5] & !VE2L847 # !VE2L747 & VE2_flagged_rl_compr_dly[6];


--VE2L395 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~939 at LC1_9_M3
--operation mode is normal

VE2L395 = VE2_j_dly[2] # VE2L363 # VE2_j_dly[0] $ !VE2_j_dly[1];

--VE2L106 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~952 at LC1_9_M3
--operation mode is normal

VE2L106 = VE2_j_dly[2] # VE2L363 # VE2_j_dly[0] $ !VE2_j_dly[1];


--VE2L853 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~980 at LC10_8_M3
--operation mode is normal

VE2L853 = VE2L947 & VE2_flagged_rl_compr_dly[3] & !VE2L057 # !VE2L947 & VE2_flagged_rl_compr_dly[4];


--VE2L189 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7778 at LC7_9_M3
--operation mode is normal

VE2L189 = VE2_j_dly[2] & VE2_j_dly[0];


--VE2L953 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~981 at LC6_9_M3
--operation mode is normal

VE2L953 = VE2L779 & (VE2L189 & VE2_flagged_rl_compr_dly[0] # !VE2L189 & VE2_ring_data[15]) # !VE2L779 & VE2_ring_data[15];


--VE2L063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~982 at LC4_9_M3
--operation mode is normal

VE2L063 = VE2L157 & (VE2L257 & VE2L953 # !VE2L257 & VE2_flagged_rl_compr_dly[1]);


--VE2L163 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~983 at LC5_10_M3
--operation mode is normal

VE2L163 = VE2L579 & VE2_j_dly[2] & VE2_j_dly[0] & VE2_flagged_rl_compr_dly[2];


--VE2L263 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1666~984 at LC6_8_M3
--operation mode is normal

VE2L263 = VE2L853 # VE2L483 & (VE2L163 # VE2L063);


--VE2L605 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~865 at LC4_8_M3
--operation mode is normal

VE2L605 = VE2L505 & (VE2L753 # VE2L395 & VE2L263);


--VE2L705 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~866 at LC7_12_F3
--operation mode is normal

VE2L705 = VE2L115 & VE2_flagged_rl_compr_dly[8] & VE2L484 & VE2_j_dly[0];


--VE2L805 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~867 at LC9_12_F3
--operation mode is normal

VE2L805 = VE2L705 # VE2L015 # VE2_flagged_rl_compr_dly[9] & !VE2L447;


--VE2L905 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~868 at LC5_8_M3
--operation mode is normal

VE2L905 = VE2L405 # VE2L384 & (VE2L605 # VE2L805);


--VE2L984 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~672 at LC4_10_M3
--operation mode is normal

VE2L984 = VE2L694 & !VE2L547 & VE2_flagged_rl_compr_dly[10] # !VE2L694 & VE2_ring_data[17];


--VE2L094 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~673 at LC8_11_G3
--operation mode is normal

VE2L094 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[8] & VE2_j_dly[0] & VE2L579;


--VE2L194 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~674 at LC3_11_G3
--operation mode is normal

VE2L194 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[9] & !VE2_j_dly[0] & VE2L579;


--VE2L294 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~675 at LC4_11_G3
--operation mode is normal

VE2L294 = VE2L094 # VE2L194 # VE2L206 & VE2_flagged_rl_compr_dly[7];


--VE2L394 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~676 at LC7_4_F3
--operation mode is normal

VE2L394 = VE2L984 # VE2L406 & (VE2L294 # VE2L494);


--VE2L495 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~940 at LC5_1_M3
--operation mode is normal

VE2L495 = VE2L837 & VE2_flagged_rl_compr_dly[0] & !VE2L937 # !VE2L837 & VE2_flagged_rl_compr_dly[1];


--VE2L647 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~177 at LC7_8_F3
--operation mode is normal

VE2L647 = VE2_j_dly[4] # VE2_j_dly[1] # !VE2L679 # !VE2_j_dly[3];

--VE2L7301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7844 at LC7_8_F3
--operation mode is normal

VE2L7301 = VE2_j_dly[4] # VE2_j_dly[1] # !VE2L679 # !VE2_j_dly[3];


--VE2L595 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~941 at LC7_15_M3
--operation mode is normal

VE2L595 = VE2L674 & VE2L395 & VE2L574 & VE2L647;


--VE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1073 at LC9_1_M3
--operation mode is normal

VE2L433 = VE2L947 & !VE2L057 & VE2_flagged_rl_compr_dly[7] # !VE2L947 & VE2_flagged_rl_compr_dly[8];


--VE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1074 at LC9_7_M3
--operation mode is normal

VE2L533 = VE2L157 & VE2_flagged_rl_compr_dly[5] & !VE2L257 # !VE2L157 & VE2_flagged_rl_compr_dly[6];


--VE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1075 at LC7_6_M3
--operation mode is normal

VE2L633 = VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[2] # !VE2L089 & VE2_ring_data[1]) # !VE2_j_dly[0] & VE2_ring_data[1];


--VE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1076 at LC10_6_M3
--operation mode is normal

VE2L733 = VE2_flagged_rl_compr_dly[3] & (VE2L343 # VE2L633 & VE2L034) # !VE2_flagged_rl_compr_dly[3] & VE2L633 & VE2L034;


--VE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1077 at LC3_6_M3
--operation mode is normal

VE2L833 = VE2L779 & VE2_j_dly[2] & VE2_j_dly[0] & VE2_flagged_rl_compr_dly[4];


--VE2L933 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1644~1078 at LC7_7_M3
--operation mode is normal

VE2L933 = VE2L533 # VE2L924 & (VE2L833 # VE2L733);


--VE2L695 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~942 at LC6_7_M3
--operation mode is normal

VE2L695 = VE2L595 & (VE2L433 # VE2L483 & VE2L933);


--VE2L795 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~943 at LC6_9_F3
--operation mode is normal

VE2L795 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[10] & VE2L579 & VE2_j_dly[0];


--VE2L895 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~944 at LC6_8_F3
--operation mode is normal

VE2L895 = VE2L006 # VE2L774 & VE2L795 # !VE2L774 & VE2_ring_data[1];


--VE2L995 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~945 at LC5_7_M3
--operation mode is normal

VE2L995 = VE2L495 # VE2L784 & (VE2L895 # VE2L695);


--VE2L775 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~910 at LC3_6_G3
--operation mode is normal

VE2L775 = VE2L837 & VE2_flagged_rl_compr_dly[2] & !VE2L937 # !VE2L837 & VE2_flagged_rl_compr_dly[3];


--VE2L875 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~911 at LC10_1_F3
--operation mode is normal

VE2L875 = VE2L864 & VE2L474 & VE2L283 & VE2L383;


--VE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1073 at LC6_3_G3
--operation mode is normal

VE2L223 = VE2L947 & VE2_flagged_rl_compr_dly[9] & !VE2L057 # !VE2L947 & VE2_flagged_rl_compr_dly[10];


--VE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1074 at LC9_3_G3
--operation mode is normal

VE2L323 = VE2L157 & VE2_flagged_rl_compr_dly[7] & !VE2L257 # !VE2L157 & VE2_flagged_rl_compr_dly[8];


--VE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1075 at LC3_1_G3
--operation mode is normal

VE2L423 = VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[4] # !VE2L089 & VE2_ring_data[3]) # !VE2_j_dly[0] & VE2_ring_data[3];


--VE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1076 at LC10_2_G3
--operation mode is normal

VE2L523 = VE2L423 & (VE2L034 # VE2_flagged_rl_compr_dly[5] & VE2L343) # !VE2L423 & VE2_flagged_rl_compr_dly[5] & VE2L343;


--VE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1077 at LC7_3_G3
--operation mode is normal

VE2L623 = VE2L779 & VE2_j_dly[2] & VE2_flagged_rl_compr_dly[6] & VE2_j_dly[0];


--VE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1642~1078 at LC1_2_G3
--operation mode is normal

VE2L723 = VE2L323 # VE2L924 & (VE2L623 # VE2L523);


--VE2L975 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~912 at LC2_2_G3
--operation mode is normal

VE2L975 = VE2L875 & (VE2L223 # VE2L483 & VE2L723);


--VE2L085 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~913 at LC2_10_G3
--operation mode is normal

VE2L085 = VE2_flagged_rl_compr_dly[0] & VE2L379 & VE2L115 & VE2_j_dly[0];


--VE2L185 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~914 at LC10_9_G3
--operation mode is normal

VE2L185 = VE2L085 # VE2L675 & (!VE2L383 # !VE2L964);


--VE2L285 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~915 at LC4_9_G3
--operation mode is normal

VE2L285 = VE2L185 # VE2_flagged_rl_compr_dly[1] & !VE2L047;


--VE2L385 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~916 at LC8_2_G3
--operation mode is normal

VE2L385 = VE2L775 # VE2L784 & (VE2L285 # VE2L975);


--VE2L475 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~748 at LC3_4_M3
--operation mode is normal

VE2L475 = VE2L184 & VE2_j_dly[0] & VE2L115 & VE2_ring_init;


--VE2L165 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~718 at LC6_4_M3
--operation mode is normal

VE2L165 = VE2_flagged_rl_compr_dly[4] & (VE2L475 # VE2L375 & VE2_flagged_rl_compr_dly[5]) # !VE2_flagged_rl_compr_dly[4] & VE2L375 & VE2_flagged_rl_compr_dly[5];


--VE2L265 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~719 at LC8_16_M3
--operation mode is normal

VE2L265 = VE2_flagged_rl_compr_dly[2] & VE2L379 & VE2_j_dly[0] & VE2L115;


--VE2L365 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~720 at LC5_16_M3
--operation mode is normal

VE2L365 = VE2L379 & VE2_flagged_rl_compr_dly[3] & !VE2_j_dly[0] & VE2L115;


--VE2L465 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~721 at LC6_16_M3
--operation mode is normal

VE2L465 = VE2L265 # VE2L365 # VE2L765 & VE2_flagged_rl_compr_dly[1];


--VE2L155 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1854~937 at LC10_1_M3
--operation mode is normal

VE2L155 = VE2L837 & !VE2L937 & VE2_flagged_rl_compr_dly[6] # !VE2L837 & VE2_flagged_rl_compr_dly[7];


--VE2L815 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~852 at LC8_8_G3
--operation mode is normal

VE2L815 = VE2L684 & !VE2L147 & VE2_flagged_rl_compr_dly[10] # !VE2L684 & VE2_ring_data[13];


--VE2L915 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~853 at LC1_11_F3
--operation mode is normal

VE2L915 = VE2L815 # VE2L315 & (VE2L715 # VE2L125);


--WE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~155 at LC8_6_K2
--operation mode is normal

WE1L581 = WE1_ram_data_hdr[2] & (!WE1L072 # !WE1L982);


--WE1_header_compr[26] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26] at LC5_6_K2
--operation mode is normal

WE1_header_compr[26]_lut_out = NE1_header_1.timestamp[26] & (NE1_header_0.timestamp[26] # NE1_rd_ptr[0]) # !NE1_header_1.timestamp[26] & NE1_header_0.timestamp[26] & !NE1_rd_ptr[0];
WE1_header_compr[26] = DFFE(WE1_header_compr[26]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[34] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34] at LC2_6_K2
--operation mode is normal

WE1_header_compr[34]_lut_out = WE1_hit_size_in_header[2];
WE1_header_compr[34] = DFFE(WE1_header_compr[34]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L921 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~615 at LC9_6_K2
--operation mode is normal

WE1L921 = WE1L271 & !WE1L371 & WE1_header_compr[34] # !WE1L271 & WE1_header_compr[26];


--WE1_header_compr[42] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42] at LC4_6_K2
--operation mode is normal

WE1_header_compr[42]_lut_out = WE1_hit_size_in_header[10];
WE1_header_compr[42] = DFFE(WE1_header_compr[42]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L031 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~616 at LC6_6_K2
--operation mode is normal

WE1L031 = WE1L921 # WE1_header_compr[42] & WE1L821;


--WE1L131 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~617 at LC7_8_D2
--operation mode is normal

WE1L131 = !WE1_ram_address_header[0] & !WE1_ram_address_header[1] # !WE1_ram_address_header[2] # !WE1L592;


--WE1_header_compr[50] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50] at LC3_2_D2
--operation mode is normal

WE1_header_compr[50]_lut_out = NE1_header_1.trigger_word[0] & (NE1_rd_ptr[0] # NE1_header_0.trigger_word[0]) # !NE1_header_1.trigger_word[0] & !NE1_rd_ptr[0] & NE1_header_0.trigger_word[0];
WE1_header_compr[50] = DFFE(WE1_header_compr[50]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[58] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58] at LC10_2_D2
--operation mode is normal

WE1_header_compr[58]_lut_out = NE1_header_0.trigger_word[8] & (NE1_header_1.trigger_word[8] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[8] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[8];
WE1_header_compr[58] = DFFE(WE1_header_compr[58]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~7 at LC6_1_L2
--operation mode is normal

WE1L571 = WE1_ram_address_header[3] # !WE1L403 # !WE1_ram_address_header[2] # !WE1L033;


--WE1L231 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~618 at LC6_2_D2
--operation mode is normal

WE1L231 = WE1L571 & !WE1L671 & WE1_header_compr[58] # !WE1L571 & WE1_header_compr[50];


--WE1L331 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~619 at LC4_9_D2
--operation mode is normal

WE1L331 = WE1_ram_address_header[1] & (WE1_ram_address_header[2] # !WE1_ram_address_header[0]) # !WE1_ram_address_header[1] & (WE1_ram_address_header[0] # !WE1_ram_address_header[2]) # !WE1L592;

--WE1L931 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~626 at LC4_9_D2
--operation mode is normal

WE1L931 = WE1_ram_address_header[1] & (WE1_ram_address_header[2] # !WE1_ram_address_header[0]) # !WE1_ram_address_header[1] & (WE1_ram_address_header[0] # !WE1_ram_address_header[2]) # !WE1L592;


--WE1_header_compr[66] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66] at LC6_13_D2
--operation mode is normal

WE1_header_compr[66]_lut_out = NE1_header_0.timestamp[34] & (NE1_header_1.timestamp[34] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[34] & NE1_rd_ptr[0] & NE1_header_1.timestamp[34];
WE1_header_compr[66] = DFFE(WE1_header_compr[66]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L431 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~620 at LC10_12_D2
--operation mode is normal

WE1L431 = WE1L592 & WE1L192 & !WE1_ram_address_header[2] & WE1_header_compr[66];


--WE1_header_compr[74] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74] at LC8_4_E2
--operation mode is normal

WE1_header_compr[74]_lut_out = NE1_header_0.timestamp[42] & (NE1_header_1.timestamp[42] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[42] & NE1_rd_ptr[0] & NE1_header_1.timestamp[42];
WE1_header_compr[74] = DFFE(WE1_header_compr[74]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L531 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~621 at LC5_4_E2
--operation mode is normal

WE1L531 = WE1L592 & WE1L992 & !WE1_ram_address_header[2] & WE1_header_compr[74];


--WE1_header_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2] at LC2_4_E2
--operation mode is normal

WE1_header_compr[2]_lut_out = NE1_header_0.timestamp[2] & (NE1_header_1.timestamp[2] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[2] & NE1_rd_ptr[0] & NE1_header_1.timestamp[2];
WE1_header_compr[2] = DFFE(WE1_header_compr[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L631 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~622 at LC9_3_E2
--operation mode is normal

WE1L631 = WE1L771 & (WE1L531 # WE1L133 & WE1_header_compr[2]);


--WE1L731 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~623 at LC7_2_D2
--operation mode is normal

WE1L731 = WE1L231 # WE1L331 & (WE1L431 # WE1L631);


--WE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10651 at LC1_6_K2
--operation mode is normal

WE1L013 = WE1L092 & (WE1L031 # WE1L131 & WE1L731);


--WE1_header_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10] at LC9_12_I2
--operation mode is normal

WE1_header_compr[10]_lut_out = NE1_header_0.timestamp[10] & (NE1_header_1.timestamp[10] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[10] & NE1_rd_ptr[0] & NE1_header_1.timestamp[10];
WE1_header_compr[10] = DFFE(WE1_header_compr[10]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[18] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18] at LC2_12_I2
--operation mode is normal

WE1_header_compr[18]_lut_out = NE1_header_1.timestamp[18] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[18]) # !NE1_header_1.timestamp[18] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[18];
WE1_header_compr[18] = DFFE(WE1_header_compr[18]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10652 at LC7_12_I2
--operation mode is normal

WE1L113 = WE1L071 & WE1_header_compr[18] & !WE1L171 # !WE1L071 & WE1_header_compr[10];


--WE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~155 at LC5_6_Q2
--operation mode is normal

WE2L981 = WE2_ram_data_hdr[2] & (!WE2L572 # !WE2L492);


--WE2_header_compr[26] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26] at LC3_7_Q2
--operation mode is normal

WE2_header_compr[26]_lut_out = NE2_header_0.timestamp[26] & (NE2_header_1.timestamp[26] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[26] & NE2_header_1.timestamp[26] & NE2_rd_ptr[0];
WE2_header_compr[26] = DFFE(WE2_header_compr[26]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[34] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34] at LC1_7_Q2
--operation mode is normal

WE2_header_compr[34]_lut_out = WE2_hit_size_in_header[2];
WE2_header_compr[34] = DFFE(WE2_header_compr[34]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L231 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~618 at LC7_7_Q2
--operation mode is normal

WE2L231 = WE2L671 & !WE2L771 & WE2_header_compr[34] # !WE2L671 & WE2_header_compr[26];


--WE2_header_compr[42] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42] at LC10_7_Q2
--operation mode is normal

WE2_header_compr[42]_lut_out = WE2_hit_size_in_header[10];
WE2_header_compr[42] = DFFE(WE2_header_compr[42]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L331 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~619 at LC6_7_Q2
--operation mode is normal

WE2L331 = WE2L231 # WE2L131 & WE2L671 & WE2_header_compr[42];


--WE2L431 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~620 at LC6_15_Q2
--operation mode is normal

WE2L431 = !WE2_ram_address_header[1] & !WE2_ram_address_header[0] # !WE2_ram_address_header[2] # !WE2L003;


--WE2_header_compr[50] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50] at LC7_6_I2
--operation mode is normal

WE2_header_compr[50]_lut_out = NE2_header_0.trigger_word[0] & (NE2_header_1.trigger_word[0] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[0] & NE2_header_1.trigger_word[0] & NE2_rd_ptr[0];
WE2_header_compr[50] = DFFE(WE2_header_compr[50]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[58] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58] at LC6_7_I2
--operation mode is normal

WE2_header_compr[58]_lut_out = NE2_header_0.trigger_word[8] & (NE2_header_1.trigger_word[8] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[8] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[8];
WE2_header_compr[58] = DFFE(WE2_header_compr[58]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10739 at LC10_3_X2
--operation mode is normal

WE2L313 = !WE2_ram_address_header[0] & !WE2_ram_address_header[1];


--WE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~7 at LC4_12_X2
--operation mode is normal

WE2L971 = WE2_ram_address_header[3] # !WE2L313 # !WE2_ram_address_header[2] # !WE2L923;


--WE2L531 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~621 at LC9_6_I2
--operation mode is normal

WE2L531 = WE2L971 & WE2_header_compr[58] & !WE2L081 # !WE2L971 & WE2_header_compr[50];


--WE2L631 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~622 at LC5_5_X2
--operation mode is normal

WE2L631 = WE2_ram_address_header[0] & (WE2_ram_address_header[2] # !WE2_ram_address_header[1]) # !WE2_ram_address_header[0] & (WE2_ram_address_header[1] # !WE2_ram_address_header[2]) # !WE2L003;

--WE2L141 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~628 at LC5_5_X2
--operation mode is normal

WE2L141 = WE2_ram_address_header[0] & (WE2_ram_address_header[2] # !WE2_ram_address_header[1]) # !WE2_ram_address_header[0] & (WE2_ram_address_header[1] # !WE2_ram_address_header[2]) # !WE2L003;


--WE2_header_compr[66] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66] at LC6_10_O2
--operation mode is normal

WE2_header_compr[66]_lut_out = NE2_header_0.timestamp[34] & (NE2_header_1.timestamp[34] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[34] & NE2_rd_ptr[0] & NE2_header_1.timestamp[34];
WE2_header_compr[66] = DFFE(WE2_header_compr[66]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L731 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~623 at LC7_10_O2
--operation mode is normal

WE2L731 = WE2L003 & WE2L692 & !WE2_ram_address_header[2] & WE2_header_compr[66];


--WE2_header_compr[74] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74] at LC3_6_T2
--operation mode is normal

WE2_header_compr[74]_lut_out = NE2_header_1.timestamp[42] & (NE2_header_0.timestamp[42] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[42] & NE2_header_0.timestamp[42] & !NE2_rd_ptr[0];
WE2_header_compr[74] = DFFE(WE2_header_compr[74]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L831 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~624 at LC7_6_T2
--operation mode is normal

WE2L831 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[74];


--WE2_header_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2] at LC9_6_T2
--operation mode is normal

WE2_header_compr[2]_lut_out = NE2_header_0.timestamp[2] & (NE2_header_1.timestamp[2] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[2] & NE2_header_1.timestamp[2] & NE2_rd_ptr[0];
WE2_header_compr[2] = DFFE(WE2_header_compr[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L931 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~625 at LC4_6_T2
--operation mode is normal

WE2L931 = WE2L181 & (WE2L831 # WE2L033 & WE2_header_compr[2]);


--WE2L041 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i255~626 at LC5_7_Q2
--operation mode is normal

WE2L041 = WE2L531 # WE2L631 & (WE2L931 # WE2L731);


--WE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10740 at LC8_7_Q2
--operation mode is normal

WE2L413 = WE2L372 & (WE2L331 # WE2L431 & WE2L041);


--WE2_header_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10] at LC9_8_S2
--operation mode is normal

WE2_header_compr[10]_lut_out = NE2_header_1.timestamp[10] & (NE2_header_0.timestamp[10] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[10] & NE2_header_0.timestamp[10] & !NE2_rd_ptr[0];
WE2_header_compr[10] = DFFE(WE2_header_compr[10]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[18] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18] at LC4_8_S2
--operation mode is normal

WE2_header_compr[18]_lut_out = NE2_header_0.timestamp[18] & (NE2_header_1.timestamp[18] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[18] & NE2_rd_ptr[0] & NE2_header_1.timestamp[18];
WE2_header_compr[18] = DFFE(WE2_header_compr[18]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10741 at LC6_8_S2
--operation mode is normal

WE2L513 = WE2L471 & !WE2L571 & WE2_header_compr[18] # !WE2L471 & WE2_header_compr[10];


--WE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~158 at LC3_1_D2
--operation mode is normal

WE1L681 = WE1_ram_data_hdr[3] & (!WE1L072 # !WE1L982);


--WE1_header_compr[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11] at LC9_6_J2
--operation mode is normal

WE1_header_compr[11]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[11] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[11];
WE1_header_compr[11] = DFFE(WE1_header_compr[11]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10654 at LC6_6_J2
--operation mode is normal

WE1L213 = WE1L91Q & WE1_header_compr[11];


--WE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10655 at LC6_1_D2
--operation mode is normal

WE1L313 = WE1L681 # WE1L923 & WE1L992 & WE1L213;


--WE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10656 at LC10_1_D2
--operation mode is normal

WE1L413 = WE1L91Q & (WE1_ram_address_header[1] # !WE1_ram_address_header[0] # !WE1L923);


--WE1_header_compr[19] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19] at LC5_3_D2
--operation mode is normal

WE1_header_compr[19]_lut_out = NE1_header_0.timestamp[19] & (NE1_header_1.timestamp[19] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[19] & NE1_rd_ptr[0] & NE1_header_1.timestamp[19];
WE1_header_compr[19] = DFFE(WE1_header_compr[19]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[27] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27] at LC5_13_M2
--operation mode is normal

WE1_header_compr[27]_lut_out = NE1_header_0.timestamp[27] & (NE1_header_1.timestamp[27] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[27] & NE1_header_1.timestamp[27] & NE1_rd_ptr[0];
WE1_header_compr[27] = DFFE(WE1_header_compr[27]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10657 at LC10_3_D2
--operation mode is normal

WE1L513 = WE1L171 & !WE1L271 & WE1_header_compr[27] # !WE1L171 & WE1_header_compr[19];


--WE1_header_compr[35] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35] at LC7_3_D2
--operation mode is normal

WE1_header_compr[35]_lut_out = WE1_hit_size_in_header[3];
WE1_header_compr[35] = DFFE(WE1_header_compr[35]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10658 at LC7_1_D2
--operation mode is normal

WE1L613 = WE1L271 & (WE1_ram_address_header[0] # WE1_ram_address_header[1] # !WE1L923);


--WE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10659 at LC8_3_D2
--operation mode is normal

WE1L713 = WE1L513 # WE1_header_compr[35] & !WE1L371 & WE1L613;


--WE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~158 at LC6_6_Q2
--operation mode is normal

WE2L091 = WE2_ram_data_hdr[3] & (!WE2L572 # !WE2L492);


--WE2_header_compr[27] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27] at LC3_5_Q2
--operation mode is normal

WE2_header_compr[27]_lut_out = NE2_header_1.timestamp[27] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[27]) # !NE2_header_1.timestamp[27] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[27];
WE2_header_compr[27] = DFFE(WE2_header_compr[27]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[35] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35] at LC9_7_Q2
--operation mode is normal

WE2_header_compr[35]_lut_out = WE2_hit_size_in_header[3];
WE2_header_compr[35] = DFFE(WE2_header_compr[35]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L421 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~601 at LC2_5_Q2
--operation mode is normal

WE2L421 = WE2L671 & WE2_header_compr[35] & !WE2L771 # !WE2L671 & WE2_header_compr[27];


--WE2_header_compr[43] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[43] at LC9_5_Q2
--operation mode is normal

WE2_header_compr[43]_lut_out = VCC;
WE2_header_compr[43] = DFFE(WE2_header_compr[43]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L521 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~602 at LC8_5_Q2
--operation mode is normal

WE2L521 = WE2L421 # WE2_header_compr[43] & WE2L131 & WE2L671;


--WE2_header_compr[51] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51] at LC5_7_I2
--operation mode is normal

WE2_header_compr[51]_lut_out = NE2_header_1.trigger_word[1] & (NE2_rd_ptr[0] # NE2_header_0.trigger_word[1]) # !NE2_header_1.trigger_word[1] & !NE2_rd_ptr[0] & NE2_header_0.trigger_word[1];
WE2_header_compr[51] = DFFE(WE2_header_compr[51]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[59] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59] at LC1_6_I2
--operation mode is normal

WE2_header_compr[59]_lut_out = NE2_header_1.trigger_word[9] & (NE2_rd_ptr[0] # NE2_header_0.trigger_word[9]) # !NE2_header_1.trigger_word[9] & !NE2_rd_ptr[0] & NE2_header_0.trigger_word[9];
WE2_header_compr[59] = DFFE(WE2_header_compr[59]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L621 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~603 at LC8_6_I2
--operation mode is normal

WE2L621 = WE2L971 & !WE2L081 & WE2_header_compr[59] # !WE2L971 & WE2_header_compr[51];


--WE2_header_compr[67] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67] at LC10_15_Q2
--operation mode is normal

WE2_header_compr[67]_lut_out = NE2_header_0.timestamp[35] & (NE2_header_1.timestamp[35] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[35] & NE2_rd_ptr[0] & NE2_header_1.timestamp[35];
WE2_header_compr[67] = DFFE(WE2_header_compr[67]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L721 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~604 at LC5_15_Q2
--operation mode is normal

WE2L721 = WE2L692 & !WE2_ram_address_header[2] & WE2L003 & WE2_header_compr[67];


--WE2_header_compr[75] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[75] at LC3_9_Y2
--operation mode is normal

WE2_header_compr[75]_lut_out = NE2_header_0.timestamp[43] & (NE2_header_1.timestamp[43] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[43] & NE2_rd_ptr[0] & NE2_header_1.timestamp[43];
WE2_header_compr[75] = DFFE(WE2_header_compr[75]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L821 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~605 at LC6_6_T2
--operation mode is normal

WE2L821 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[75];


--WE2_header_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3] at LC8_6_T2
--operation mode is normal

WE2_header_compr[3]_lut_out = NE2_header_0.timestamp[3] & (NE2_header_1.timestamp[3] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[3] & NE2_rd_ptr[0] & NE2_header_1.timestamp[3];
WE2_header_compr[3] = DFFE(WE2_header_compr[3]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L921 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~606 at LC2_6_T2
--operation mode is normal

WE2L921 = WE2L181 & (WE2L821 # WE2L033 & WE2_header_compr[3]);


--WE2L031 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i254~607 at LC10_5_Q2
--operation mode is normal

WE2L031 = WE2L621 # WE2L631 & (WE2L921 # WE2L721);


--WE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10743 at LC5_5_Q2
--operation mode is normal

WE2L613 = WE2L372 & (WE2L521 # WE2L431 & WE2L031);


--WE2_header_compr[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11] at LC1_8_T2
--operation mode is normal

WE2_header_compr[11]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[11] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[11];
WE2_header_compr[11] = DFFE(WE2_header_compr[11]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[19] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19] at LC3_8_T2
--operation mode is normal

WE2_header_compr[19]_lut_out = NE2_header_1.timestamp[19] & (NE2_header_0.timestamp[19] # NE2_rd_ptr[0]) # !NE2_header_1.timestamp[19] & NE2_header_0.timestamp[19] & !NE2_rd_ptr[0];
WE2_header_compr[19] = DFFE(WE2_header_compr[19]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10744 at LC9_8_T2
--operation mode is normal

WE2L713 = WE2L471 & !WE2L571 & WE2_header_compr[19] # !WE2L471 & WE2_header_compr[11];


--WE1_header_compr[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12] at LC7_13_M2
--operation mode is normal

WE1_header_compr[12]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[12] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[12];
WE1_header_compr[12] = DFFE(WE1_header_compr[12]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[36] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36] at LC8_9_L2
--operation mode is normal

WE1_header_compr[36]_lut_out = WE1_hit_size_in_header[4];
WE1_header_compr[36] = DFFE(WE1_header_compr[36]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[44] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44] at LC6_9_L2
--operation mode is normal

WE1_header_compr[44]_lut_out = NE1_header_0.ATWDsize[0] & (NE1_header_1.ATWDsize[0] # !NE1_rd_ptr[0]) # !NE1_header_0.ATWDsize[0] & NE1_rd_ptr[0] & NE1_header_1.ATWDsize[0];
WE1_header_compr[44] = DFFE(WE1_header_compr[44]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~6 at LC9_1_L2
--operation mode is normal

WE1L471 = WE1_ram_address_header[3] # !WE1L992 # !WE1_ram_address_header[2] # !WE1L033;


--WE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~548 at LC9_9_L2
--operation mode is normal

WE1L351 = WE1L371 & !WE1L471 & WE1_header_compr[44] # !WE1L371 & WE1_header_compr[36];


--WE1_header_compr[52] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52] at LC2_9_L2
--operation mode is normal

WE1_header_compr[52]_lut_out = NE1_header_0.trigger_word[2] & (NE1_header_1.trigger_word[2] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[2] & NE1_header_1.trigger_word[2] & NE1_rd_ptr[0];
WE1_header_compr[52] = DFFE(WE1_header_compr[52]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L831 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i255~624 at LC4_2_L2
--operation mode is normal

WE1L831 = !WE1L192 & !WE1L992 # !WE1L592 # !WE1_ram_address_header[2];


--WE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~549 at LC4_9_L2
--operation mode is normal

WE1L451 = WE1L351 # WE1L831 & !WE1L571 & WE1_header_compr[52];


--WE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~550 at LC8_11_L2
--operation mode is normal

WE1L551 = WE1_ram_address_header[2] $ (!WE1_ram_address_header[0] # !WE1_ram_address_header[1]) # !WE1L592;

--WE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~557 at LC8_11_L2
--operation mode is normal

WE1L161 = WE1_ram_address_header[2] $ (!WE1_ram_address_header[0] # !WE1_ram_address_header[1]) # !WE1L592;


--WE1_header_compr[68] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68] at LC7_15_L2
--operation mode is normal

WE1_header_compr[68]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[36] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[36];
WE1_header_compr[68] = DFFE(WE1_header_compr[68]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4] at LC8_15_L2
--operation mode is normal

WE1_header_compr[4]_lut_out = NE1_header_0.timestamp[4] & (NE1_header_1.timestamp[4] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[4] & NE1_rd_ptr[0] & NE1_header_1.timestamp[4];
WE1_header_compr[4] = DFFE(WE1_header_compr[4]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10661 at LC3_14_L2
--operation mode is normal

WE1L813 = !WE1_ram_address_header[3] & WE1L033 & !WE1_ram_address_header[2];


--WE1L651 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~551 at LC1_15_L2
--operation mode is normal

WE1L651 = WE1_header_compr[4] & (!WE1L403 & !WE1L992 # !WE1L813);


--WE1_header_compr[76] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76] at LC10_7_A2
--operation mode is normal

WE1_header_compr[76]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[44] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[44];
WE1_header_compr[76] = DFFE(WE1_header_compr[76]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~552 at LC7_7_A2
--operation mode is normal

WE1L751 = WE1L592 & WE1L992 & !WE1_ram_address_header[2] & WE1_header_compr[76];


--WE1L851 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~553 at LC9_15_L2
--operation mode is normal

WE1L851 = WE1L771 & (WE1L751 # WE1L651) # !WE1L771 & WE1_header_compr[68];


--WE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~554 at LC10_14_L2
--operation mode is normal

WE1L951 = WE1L613 & (WE1L451 # WE1L551 & WE1L851);


--WE1_header_compr[20] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20] at LC2_13_L2
--operation mode is normal

WE1_header_compr[20]_lut_out = NE1_header_0.timestamp[20] & (NE1_header_1.timestamp[20] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[20] & NE1_rd_ptr[0] & NE1_header_1.timestamp[20];
WE1_header_compr[20] = DFFE(WE1_header_compr[20]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[28] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28] at LC4_13_L2
--operation mode is normal

WE1_header_compr[28]_lut_out = NE1_header_0.timestamp[28] & (NE1_header_1.timestamp[28] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[28] & NE1_rd_ptr[0] & NE1_header_1.timestamp[28];
WE1_header_compr[28] = DFFE(WE1_header_compr[28]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i261~555 at LC10_13_L2
--operation mode is normal

WE1L061 = WE1L171 & WE1_header_compr[28] & !WE1L271 # !WE1L171 & WE1_header_compr[20];


--WE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10662 at LC6_13_L2
--operation mode is normal

WE1L913 = WE1L071 & (WE1L061 # WE1L951) # !WE1L071 & WE1_header_compr[12];


--WE2_header_compr[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12] at LC6_3_T2
--operation mode is normal

WE2_header_compr[12]_lut_out = NE2_header_0.timestamp[12] & (NE2_header_1.timestamp[12] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[12] & NE2_rd_ptr[0] & NE2_header_1.timestamp[12];
WE2_header_compr[12] = DFFE(WE2_header_compr[12]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10746 at LC2_2_X2
--operation mode is normal

WE2L813 = !WE2_ram_address_header[3] & WE2_ram_address_header[2] & WE2L923;


--WE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~552 at LC8_1_X2
--operation mode is normal

WE2L551 = WE2_ram_address_header[1] & (!WE2L813 # !WE2_ram_address_header[0]) # !WE2_ram_address_header[1] & (WE2_ram_address_header[0] # !WE2L823);


--WE2_header_compr[36] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36] at LC3_9_R2
--operation mode is normal

WE2_header_compr[36]_lut_out = WE2_hit_size_in_header[4];
WE2_header_compr[36] = DFFE(WE2_header_compr[36]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[44] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44] at LC6_9_R2
--operation mode is normal

WE2_header_compr[44]_lut_out = NE2_header_0.ATWDsize[0] & (NE2_header_1.ATWDsize[0] # !NE2_rd_ptr[0]) # !NE2_header_0.ATWDsize[0] & NE2_header_1.ATWDsize[0] & NE2_rd_ptr[0];
WE2_header_compr[44] = DFFE(WE2_header_compr[44]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~6 at LC8_2_X2
--operation mode is normal

WE2L871 = WE2_ram_address_header[3] # !WE2L923 # !WE2_ram_address_header[2] # !WE2L592;


--WE2L651 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~553 at LC10_9_R2
--operation mode is normal

WE2L651 = WE2L771 & !WE2L871 & WE2_header_compr[44] # !WE2L771 & WE2_header_compr[36];


--WE2_header_compr[52] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52] at LC7_9_R2
--operation mode is normal

WE2_header_compr[52]_lut_out = NE2_header_0.trigger_word[2] & (NE2_header_1.trigger_word[2] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[2] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[2];
WE2_header_compr[52] = DFFE(WE2_header_compr[52]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~554 at LC10_2_X2
--operation mode is normal

WE2L751 = WE2_ram_address_header[2] & WE2L003 & !WE2_ram_address_header[1] & !WE2_ram_address_header[0];


--WE2L851 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~555 at LC4_9_R2
--operation mode is normal

WE2L851 = WE2L651 # WE2_header_compr[52] & WE2L751;


--WE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~556 at LC7_5_X2
--operation mode is normal

WE2L951 = WE2_ram_address_header[2] $ (!WE2_ram_address_header[1] # !WE2_ram_address_header[0]) # !WE2L003;

--WE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~563 at LC7_5_X2
--operation mode is normal

WE2L561 = WE2_ram_address_header[2] $ (!WE2_ram_address_header[1] # !WE2_ram_address_header[0]) # !WE2L003;


--WE2_header_compr[68] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68] at LC2_9_R2
--operation mode is normal

WE2_header_compr[68]_lut_out = NE2_header_0.timestamp[36] & (NE2_header_1.timestamp[36] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[36] & NE2_header_1.timestamp[36] & NE2_rd_ptr[0];
WE2_header_compr[68] = DFFE(WE2_header_compr[68]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4] at LC6_4_X2
--operation mode is normal

WE2_header_compr[4]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[4] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[4];
WE2_header_compr[4] = DFFE(WE2_header_compr[4]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10747 at LC5_4_X2
--operation mode is normal

WE2L913 = WE2L923 & !WE2_ram_address_header[3] & !WE2_ram_address_header[2];


--WE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~557 at LC9_4_X2
--operation mode is normal

WE2L061 = WE2_header_compr[4] & (!WE2L313 & !WE2L592 # !WE2L913);


--WE2_header_compr[76] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76] at LC10_8_X2
--operation mode is normal

WE2_header_compr[76]_lut_out = NE2_header_1.timestamp[44] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[44]) # !NE2_header_1.timestamp[44] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[44];
WE2_header_compr[76] = DFFE(WE2_header_compr[76]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~558 at LC8_8_X2
--operation mode is normal

WE2L161 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[76];


--WE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~559 at LC6_8_R2
--operation mode is normal

WE2L261 = WE2L181 & (WE2L161 # WE2L061) # !WE2L181 & WE2_header_compr[68];


--WE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~560 at LC9_8_R2
--operation mode is normal

WE2L361 = WE2L551 & (WE2L851 # WE2L951 & WE2L261);


--WE2_header_compr[20] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20] at LC1_10_X2
--operation mode is normal

WE2_header_compr[20]_lut_out = NE2_header_1.timestamp[20] & (NE2_rd_ptr[0] # NE2_header_0.timestamp[20]) # !NE2_header_1.timestamp[20] & !NE2_rd_ptr[0] & NE2_header_0.timestamp[20];
WE2_header_compr[20] = DFFE(WE2_header_compr[20]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[28] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28] at LC10_10_X2
--operation mode is normal

WE2_header_compr[28]_lut_out = NE2_header_0.timestamp[28] & (NE2_header_1.timestamp[28] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[28] & NE2_rd_ptr[0] & NE2_header_1.timestamp[28];
WE2_header_compr[28] = DFFE(WE2_header_compr[28]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i261~561 at LC9_9_X2
--operation mode is normal

WE2L461 = WE2L571 & WE2_header_compr[28] & !WE2L671 # !WE2L571 & WE2_header_compr[20];


--WE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10748 at LC7_2_T2
--operation mode is normal

WE2L023 = WE2L471 & (WE2L461 # WE2L361) # !WE2L471 & WE2_header_compr[12];


--WE1_header_compr[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13] at LC9_12_D2
--operation mode is normal

WE1_header_compr[13]_lut_out = NE1_header_0.timestamp[13] & (NE1_header_1.timestamp[13] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[13] & NE1_header_1.timestamp[13] & NE1_rd_ptr[0];
WE1_header_compr[13] = DFFE(WE1_header_compr[13]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[37] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37] at LC9_6_L2
--operation mode is normal

WE1_header_compr[37]_lut_out = WE1_hit_size_in_header[5];
WE1_header_compr[37] = DFFE(WE1_header_compr[37]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[45] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45] at LC4_6_L2
--operation mode is normal

WE1_header_compr[45]_lut_out = NE1_header_0.ATWDsize[1] & (NE1_header_1.ATWDsize[1] # !NE1_rd_ptr[0]) # !NE1_header_0.ATWDsize[1] & NE1_rd_ptr[0] & NE1_header_1.ATWDsize[1];
WE1_header_compr[45] = DFFE(WE1_header_compr[45]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L641 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~541 at LC10_6_L2
--operation mode is normal

WE1L641 = WE1L371 & !WE1L471 & WE1_header_compr[45] # !WE1L371 & WE1_header_compr[37];


--WE1_header_compr[53] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53] at LC8_13_D2
--operation mode is normal

WE1_header_compr[53]_lut_out = NE1_header_0.trigger_word[3] & (NE1_header_1.trigger_word[3] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[3] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[3];
WE1_header_compr[53] = DFFE(WE1_header_compr[53]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L741 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~542 at LC7_6_L2
--operation mode is normal

WE1L741 = WE1L641 # WE1L831 & WE1_header_compr[53] & !WE1L571;


--WE1_header_compr[69] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69] at LC1_7_A2
--operation mode is normal

WE1_header_compr[69]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[37] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[37];
WE1_header_compr[69] = DFFE(WE1_header_compr[69]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5] at LC6_4_J2
--operation mode is normal

WE1_header_compr[5]_lut_out = NE1_header_0.timestamp[5] & (NE1_header_1.timestamp[5] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[5] & NE1_rd_ptr[0] & NE1_header_1.timestamp[5];
WE1_header_compr[5] = DFFE(WE1_header_compr[5]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L841 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~543 at LC8_4_J2
--operation mode is normal

WE1L841 = WE1_header_compr[5] & (!WE1L403 & !WE1L992 # !WE1L813);


--WE1_header_compr[77] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77] at LC5_7_A2
--operation mode is normal

WE1_header_compr[77]_lut_out = NE1_header_1.timestamp[45] & (NE1_header_0.timestamp[45] # NE1_rd_ptr[0]) # !NE1_header_1.timestamp[45] & NE1_header_0.timestamp[45] & !NE1_rd_ptr[0];
WE1_header_compr[77] = DFFE(WE1_header_compr[77]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L941 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~544 at LC9_7_A2
--operation mode is normal

WE1L941 = WE1L592 & WE1L992 & !WE1_ram_address_header[2] & WE1_header_compr[77];


--WE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~545 at LC9_6_A2
--operation mode is normal

WE1L051 = WE1L771 & (WE1L941 # WE1L841) # !WE1L771 & WE1_header_compr[69];


--WE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~546 at LC3_5_L2
--operation mode is normal

WE1L151 = WE1L613 & (WE1L741 # WE1L551 & WE1L051);


--WE1_header_compr[21] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21] at LC7_8_K2
--operation mode is normal

WE1_header_compr[21]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[21] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[21];
WE1_header_compr[21] = DFFE(WE1_header_compr[21]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[29] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29] at LC9_8_K2
--operation mode is normal

WE1_header_compr[29]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[29] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[29];
WE1_header_compr[29] = DFFE(WE1_header_compr[29]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i260~547 at LC8_8_K2
--operation mode is normal

WE1L251 = WE1L171 & WE1_header_compr[29] & !WE1L271 # !WE1L171 & WE1_header_compr[21];


--WE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10664 at LC6_5_L2
--operation mode is normal

WE1L023 = WE1L071 & (WE1L251 # WE1L151) # !WE1L071 & WE1_header_compr[13];


--WE2_header_compr[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13] at LC4_3_T2
--operation mode is normal

WE2_header_compr[13]_lut_out = NE2_header_0.timestamp[13] & (NE2_header_1.timestamp[13] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[13] & NE2_rd_ptr[0] & NE2_header_1.timestamp[13];
WE2_header_compr[13] = DFFE(WE2_header_compr[13]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[37] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37] at LC2_11_Q2
--operation mode is normal

WE2_header_compr[37]_lut_out = WE2_hit_size_in_header[5];
WE2_header_compr[37] = DFFE(WE2_header_compr[37]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[45] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45] at LC3_11_Q2
--operation mode is normal

WE2_header_compr[45]_lut_out = NE2_rd_ptr[0] & NE2_header_1.ATWDsize[1] # !NE2_rd_ptr[0] & NE2_header_0.ATWDsize[1];
WE2_header_compr[45] = DFFE(WE2_header_compr[45]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L841 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~541 at LC4_11_Q2
--operation mode is normal

WE2L841 = WE2L771 & !WE2L871 & WE2_header_compr[45] # !WE2L771 & WE2_header_compr[37];


--WE2_header_compr[53] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53] at LC6_11_Q2
--operation mode is normal

WE2_header_compr[53]_lut_out = NE2_header_0.trigger_word[3] & (NE2_header_1.trigger_word[3] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[3] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[3];
WE2_header_compr[53] = DFFE(WE2_header_compr[53]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L941 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~542 at LC7_11_Q2
--operation mode is normal

WE2L941 = WE2L841 # WE2_header_compr[53] & WE2L751;


--WE2_header_compr[69] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69] at LC2_4_X2
--operation mode is normal

WE2_header_compr[69]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[37] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[37];
WE2_header_compr[69] = DFFE(WE2_header_compr[69]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5] at LC7_4_X2
--operation mode is normal

WE2_header_compr[5]_lut_out = NE2_header_0.timestamp[5] & (NE2_header_1.timestamp[5] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[5] & NE2_header_1.timestamp[5] & NE2_rd_ptr[0];
WE2_header_compr[5] = DFFE(WE2_header_compr[5]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~543 at LC5_3_X2
--operation mode is normal

WE2L051 = WE2_header_compr[5] & (!WE2L592 & !WE2L313 # !WE2L913);


--WE2_header_compr[77] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77] at LC7_8_X2
--operation mode is normal

WE2_header_compr[77]_lut_out = NE2_header_0.timestamp[45] & (NE2_header_1.timestamp[45] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[45] & NE2_header_1.timestamp[45] & NE2_rd_ptr[0];
WE2_header_compr[77] = DFFE(WE2_header_compr[77]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~544 at LC6_7_X2
--operation mode is normal

WE2L151 = WE2L003 & !WE2_ram_address_header[2] & WE2L592 & WE2_header_compr[77];


--WE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~545 at LC9_3_X2
--operation mode is normal

WE2L251 = WE2L181 & (WE2L151 # WE2L051) # !WE2L181 & WE2_header_compr[69];


--WE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~546 at LC7_3_T2
--operation mode is normal

WE2L351 = WE2L551 & (WE2L941 # WE2L951 & WE2L251);


--WE2_header_compr[21] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21] at LC7_5_S2
--operation mode is normal

WE2_header_compr[21]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[21] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[21];
WE2_header_compr[21] = DFFE(WE2_header_compr[21]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[29] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29] at LC4_5_S2
--operation mode is normal

WE2_header_compr[29]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[29] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[29];
WE2_header_compr[29] = DFFE(WE2_header_compr[29]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i260~547 at LC6_5_S2
--operation mode is normal

WE2L451 = WE2L571 & WE2_header_compr[29] & !WE2L671 # !WE2L571 & WE2_header_compr[21];


--WE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10750 at LC5_3_T2
--operation mode is normal

WE2L123 = WE2L471 & (WE2L451 # WE2L351) # !WE2L471 & WE2_header_compr[13];


--WE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~167 at LC5_2_F2
--operation mode is normal

WE1L781 = WE1_ram_data_hdr[6] & (!WE1L982 # !WE1L072);


--WE1_header_compr[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14] at LC3_2_F2
--operation mode is normal

WE1_header_compr[14]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[14] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[14];
WE1_header_compr[14] = DFFE(WE1_header_compr[14]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10666 at LC6_2_F2
--operation mode is normal

WE1L123 = WE1_ram_address_header[0] & WE1L923 & !WE1_ram_address_header[1] & WE1_header_compr[14];


--WE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~167 at LC5_2_X2
--operation mode is normal

WE2L191 = WE2_ram_data_hdr[6] & (!WE2L492 # !WE2L572);


--WE2_header_compr[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14] at LC5_13_X2
--operation mode is normal

WE2_header_compr[14]_lut_out = NE2_header_0.timestamp[14] & (NE2_header_1.timestamp[14] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[14] & NE2_rd_ptr[0] & NE2_header_1.timestamp[14];
WE2_header_compr[14] = DFFE(WE2_header_compr[14]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10752 at LC7_1_X2
--operation mode is normal

WE2L223 = WE2L823 & !WE2_ram_address_header[1] & WE2_ram_address_header[0] & WE2_header_compr[14];


--WE1_header_compr[95] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[95] at LC4_7_F2
--operation mode is normal

WE1_header_compr[95]_lut_out = WE1L21Q & (WE1_header_compr[95] # WE1L61Q # WE1L71Q);
WE1_header_compr[95] = DFFE(WE1_header_compr[95]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~961 at LC3_8_F2
--operation mode is normal

WE1L881 = WE1_header_compr[95] & WE1L81Q;


--WE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10668 at LC7_8_F2
--operation mode is normal

WE1L223 = WE1L881 # WE1_ram_data_hdr[7] & (!WE1L982 # !WE1L072);


--WE1_header_compr[23] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23] at LC7_2_E2
--operation mode is normal

WE1_header_compr[23]_lut_out = NE1_header_1.timestamp[23] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[23]) # !NE1_header_1.timestamp[23] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[23];
WE1_header_compr[23] = DFFE(WE1_header_compr[23]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10669 at LC4_2_E2
--operation mode is normal

WE1L323 = WE1L403 & WE1L923 & !WE1L992 & WE1_header_compr[23];


--WE1_header_compr[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15] at LC6_2_E2
--operation mode is normal

WE1_header_compr[15]_lut_out = NE1_header_0.timestamp[15] & (NE1_header_1.timestamp[15] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[15] & NE1_rd_ptr[0] & NE1_header_1.timestamp[15];
WE1_header_compr[15] = DFFE(WE1_header_compr[15]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10670 at LC5_2_E2
--operation mode is normal

WE1L423 = WE1L323 # WE1_header_compr[15] & WE1L923 & WE1L992;


--WE2_header_compr[95] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[95] at LC7_12_Z2
--operation mode is normal

WE2_header_compr[95]_lut_out = WE2L21Q & (WE2_header_compr[95] # WE2L61Q # WE2L71Q);
WE2_header_compr[95] = DFFE(WE2_header_compr[95]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--WE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1041 at LC9_7_Z2
--operation mode is normal

WE2L291 = WE2L81Q & WE2_header_compr[95];


--WE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10754 at LC9_6_Z2
--operation mode is normal

WE2L323 = WE2L291 # WE2_ram_data_hdr[7] & (!WE2L572 # !WE2L492);


--WE2_header_compr[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15] at LC2_3_S2
--operation mode is normal

WE2_header_compr[15]_lut_out = NE2_header_0.timestamp[15] & (NE2_header_1.timestamp[15] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[15] & NE2_rd_ptr[0] & NE2_header_1.timestamp[15];
WE2_header_compr[15] = DFFE(WE2_header_compr[15]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[23] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23] at LC8_3_S2
--operation mode is normal

WE2_header_compr[23]_lut_out = NE2_header_0.timestamp[23] & (NE2_header_1.timestamp[23] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[23] & NE2_header_1.timestamp[23] & NE2_rd_ptr[0];
WE2_header_compr[23] = DFFE(WE2_header_compr[23]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10755 at LC10_3_S2
--operation mode is normal

WE2L423 = WE2L471 & WE2_header_compr[23] & !WE2L571 # !WE2L471 & WE2_header_compr[15];


--K1L07 is rate_meters:inst_rate_meters|i289~102 at LC5_8_V3
--operation mode is normal

K1L07 = (!W24_q[6] & !W24_q[8] & !W24_q[9] & !W24_q[7]) & CASCADE(K1L17);


--K1L68 is rate_meters:inst_rate_meters|i354~102 at LC8_6_P2
--operation mode is normal

K1L68 = (!W34_q[9] & !W34_q[7] & !W34_q[8] & !W34_q[6]) & CASCADE(K1L78);


--M1_COMPR_ctrl_local.ATWDb2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[5] at LC9_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out = VF1_MASTERHWDATA[5];
M1_COMPR_ctrl_local.ATWDb2thres[5] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L126 is slaveregister:inst_slaveregister|i5050~993 at LC2_8_H1
--operation mode is normal

M1L126 = M1L773 & JF1L53Q & M1L893 & JF1L63Q;


--M1L575 is slaveregister:inst_slaveregister|i5048~944 at LC2_9_H1
--operation mode is normal

M1L575 = (M1_COMPR_ctrl_local.ATWDb2thres[5] & (M1L026 # W5_sload_path[5] & M1L126) # !M1_COMPR_ctrl_local.ATWDb2thres[5] & W5_sload_path[5] & M1L126) & CASCADE(M1L455);


--M1L325 is slaveregister:inst_slaveregister|i5046~838 at LC10_6_A1
--operation mode is normal

M1L325 = (M1_i2894 & !M1_i3062 & W01_sload_path[7] # !M1_i2894 & W31_q[7]) & CASCADE(M1L043);


--M1L225 is slaveregister:inst_slaveregister|i5046~833 at LC1_6_H1
--operation mode is normal

M1L225 = M1_i3263 & !M1_i3752 & (!M1L984 # !JF1L53Q);


--M1_COMPR_ctrl_local.ATWDb0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[7] at LC7_13_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDb0thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1L425 is slaveregister:inst_slaveregister|i5046~839 at LC2_6_H1
--operation mode is normal

M1L425 = (M1L525 # M1_COMPR_ctrl_local.ATWDb0thres[7] & !JF1L53Q & M1_i3537) & CASCADE(M1L225);


--K1L45 is rate_meters:inst_rate_meters|i273~0 at LC3_7_G2
--operation mode is normal

K1L45 = W54_q[13] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L22 is rate_meters:inst_rate_meters|i209~0 at LC7_10_B2
--operation mode is normal

K1L22 = W44_q[13] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L35 is rate_meters:inst_rate_meters|i272~0 at LC2_7_G2
--operation mode is normal

K1L35 = W54_q[14] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L12 is rate_meters:inst_rate_meters|i208~0 at LC8_10_B2
--operation mode is normal

K1L12 = W44_q[14] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14] at LC2_4_C1
--operation mode is normal

M1_COMM_ctrl_local.rx_tail[14]_lut_out = !BC1L7Q & (M1L9521 & VF1_MASTERHWDATA[14] # !M1L9521 & M1_COMM_ctrl_local.rx_tail[14]);
M1_COMM_ctrl_local.rx_tail[14] = DFFE(M1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--M1L273 is slaveregister:inst_slaveregister|i4719~700 at LC10_11_A1
--operation mode is normal

M1L273 = M1_COMM_ctrl_local.rx_tail[14] & (W31_q[14] # !JF1L53Q) # !M1_COMM_ctrl_local.rx_tail[14] & JF1L53Q & W31_q[14];


--M1L373 is slaveregister:inst_slaveregister|i4719~701 at LC7_11_A1
--operation mode is normal

M1L373 = JF1L53Q & W01_sload_path[14] # !JF1L53Q & W21_pre_out[14];


--M1L473 is slaveregister:inst_slaveregister|i4719~702 at LC3_10_A1
--operation mode is normal

M1L473 = M1_i2894 & !M1_i3062 & M1L373 # !M1_i2894 & M1L273;


--M1L573 is slaveregister:inst_slaveregister|i4719~703 at LC6_10_A1
--operation mode is normal

M1L573 = M1_i3263 & M1L083 & (W5_sload_path[14] # !JF1L53Q);


--M1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46] at LC5_13_A1
--operation mode is normal

M1_COMM_ctrl_local.id[46]_lut_out = VF1_MASTERHWDATA[14];
M1_COMM_ctrl_local.id[46] = DFFE(M1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L63);


--M1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14] at LC8_11_A1
--operation mode is normal

M1_COMM_ctrl_local.id[14]_lut_out = VF1_MASTERHWDATA[14];
M1_COMM_ctrl_local.id[14] = DFFE(M1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L673 is slaveregister:inst_slaveregister|i4719~704 at LC5_10_A1
--operation mode is normal

M1L673 = !M1_i3263 & (JF1L53Q & M1_COMM_ctrl_local.id[46] # !JF1L53Q & M1_COMM_ctrl_local.id[14]);


--M1L644 is slaveregister:inst_slaveregister|i5039~369 at LC9_10_A1
--operation mode is normal

M1L644 = (M1L473 # M1L073 & (M1L573 # M1L673)) & CASCADE(M1L944);


--VB1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14] at LC8_13_K3
--operation mode is normal

VB1_inst16[14]_lut_out = W32_q[14];
VB1_inst16[14] = DFFE(VB1_inst16[14]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , VB1_inst50);


--M1L744 is slaveregister:inst_slaveregister|i5039~370 at LC4_14_K1
--operation mode is normal

M1L744 = (M1_COMM_ctrl_local.tx_head[14] & (VB1_inst16[14] # !JF1L53Q) # !M1_COMM_ctrl_local.tx_head[14] & VB1_inst16[14] & JF1L53Q) & CASCADE(M1L054);


--M1L4501 is slaveregister:inst_slaveregister|i5463~213 at LC9_13_V1
--operation mode is normal

M1L4501 = M1L313 & M1L013 & !JF1L14Q & !M1L403;


--M1_LC_ctrl_local.lc_cable_length_up[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][6] at LC6_11_O1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out = VF1_MASTERHWDATA[14];
M1_LC_ctrl_local.lc_cable_length_up[1][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L3131);


--M1_LC_ctrl_local.lc_cable_length_down[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][6] at LC9_8_Q1
--operation mode is normal

M1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out = VF1_MASTERHWDATA[14];
M1_LC_ctrl_local.lc_cable_length_down[1][6] = DFFE(M1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L4821);


--M1L5101 is slaveregister:inst_slaveregister|i5455~207 at LC10_13_V1
--operation mode is normal

M1L5101 = (JF1L63Q & !JF1L53Q & M1_LC_ctrl_local.lc_cable_length_down[1][6] # !JF1L63Q & JF1L53Q & M1_LC_ctrl_local.lc_cable_length_up[1][6]) & CASCADE(M1L4501);


--K1L25 is rate_meters:inst_rate_meters|i271~0 at LC10_5_G2
--operation mode is normal

K1L25 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[15];


--K1L02 is rate_meters:inst_rate_meters|i207~0 at LC10_4_B2
--operation mode is normal

K1L02 = W44_q[15] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16] at LC6_5_G2
--operation mode is normal

K1_RM_rate_SPE[16]_lut_out = W54_q[16];
K1_RM_rate_SPE[16] = DFFE(K1_RM_rate_SPE[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L222);


--M1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0] at LC4_8_P1
--operation mode is normal

M1_RM_ctrl_local.rm_rate_dead[0]_lut_out = VF1_MASTERHWDATA[16];
M1_RM_ctrl_local.rm_rate_dead[0] = DFFE(M1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L0141);


--M1L5001 is slaveregister:inst_slaveregister|i5453~308 at LC5_8_P1
--operation mode is normal

M1L5001 = M1_RM_ctrl_local.rm_rate_dead[0] & (K1_RM_rate_SPE[16] # !JF1L53Q) # !M1_RM_ctrl_local.rm_rate_dead[0] & K1_RM_rate_SPE[16] & JF1L53Q;


--M1L8001 is slaveregister:inst_slaveregister|i5453~313 at LC2_8_P1
--operation mode is normal

M1L8001 = (M1L323 & !JF1L63Q & !M1_i1632 & M1L5001) & CASCADE(M1L513);


--M1L9001 is slaveregister:inst_slaveregister|i5453~314 at LC4_8_V1
--operation mode is normal

M1L9001 = (!M1_i1632 & M1L823 & (!M1L887 # !M1L323)) & CASCADE(M1L6001);


--K1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16] at LC10_9_V1
--operation mode is normal

K1_RM_sn_data[16]_lut_out = K1_RM_sn_data_int[16];
K1_RM_sn_data[16] = DFFE(K1_RM_sn_data[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L752);


--M1L6001 is slaveregister:inst_slaveregister|i5453~311 at LC3_8_V1
--operation mode is normal

M1L6001 = M1_RM_ctrl_local.rm_sn_dead[0] & (K1_RM_sn_data[16] # !JF1L53Q) # !M1_RM_ctrl_local.rm_sn_dead[0] & JF1L53Q & K1_RM_sn_data[16];


--K1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22] at LC6_8_G1
--operation mode is normal

K1_RM_sn_data_int[22]_lut_out = W74_sload_path[22];
K1_RM_sn_data_int[22] = DFFE(K1_RM_sn_data_int[22]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--K1L44 is rate_meters:inst_rate_meters|i263~0 at LC4_9_G2
--operation mode is normal

K1L44 = W54_q[23] & !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L21 is rate_meters:inst_rate_meters|i199~0 at LC1_4_B2
--operation mode is normal

K1L21 = !M1_RM_ctrl_local.rm_rate_enable[1] & W44_q[23];


--K1L8 is rate_meters:inst_rate_meters|i195~0 at LC9_6_B2
--operation mode is normal

K1L8 = W44_q[27] & !M1_RM_ctrl_local.rm_rate_enable[1];


--M1L808 is slaveregister:inst_slaveregister|i5377~1071 at LC7_12_C1
--operation mode is normal

M1L808 = (M1_i3263 & (M1_i1632 # !JF1L83Q # !M1L992)) & CASCADE(M1L118);


--K1L7 is rate_meters:inst_rate_meters|i194~0 at LC5_6_B2
--operation mode is normal

K1L7 = W44_q[28] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L93 is rate_meters:inst_rate_meters|i258~0 at LC5_16_G2
--operation mode is normal

K1L93 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[28];


--M1L908 is slaveregister:inst_slaveregister|i5377~1072 at LC6_12_C1
--operation mode is normal

M1L908 = (M1L092 & W5_sload_path[28] & JF1L34Q & M1L893) & CASCADE(M1L834);

--M1L118 is slaveregister:inst_slaveregister|i5377~1074 at LC6_12_C1
--operation mode is normal

M1L118 = (M1L092 & W5_sload_path[28] & JF1L34Q & M1L893) & CASCADE(M1L834);


--M1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28] at LC8_12_A1
--operation mode is normal

M1_COMM_ctrl_local.id[28]_lut_out = VF1_MASTERHWDATA[28];
M1_COMM_ctrl_local.id[28] = DFFE(M1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L018 is slaveregister:inst_slaveregister|i5377~1073 at LC7_13_B1
--operation mode is normal

M1L018 = (!JF1L53Q & (M1_i3263 & M1L083 # !M1_i3263 & M1_COMM_ctrl_local.id[28])) & CASCADE(M1L2311);


--M1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29] at LC9_11_A1
--operation mode is normal

M1_COMM_ctrl_local.id[29]_lut_out = VF1_MASTERHWDATA[29];
M1_COMM_ctrl_local.id[29] = DFFE(M1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L2);


--M1L266 is slaveregister:inst_slaveregister|i5152~251 at LC8_7_B1
--operation mode is normal

M1L266 = (M1L543 & (M1_COMM_ctrl_local.id[29] # W5_sload_path[29] & M1L166) # !M1L543 & W5_sload_path[29] & M1L166) & CASCADE(M1L366);


--K1L83 is rate_meters:inst_rate_meters|i257~0 at LC2_9_G2
--operation mode is normal

K1L83 = !M1_RM_ctrl_local.rm_rate_enable[0] & W54_q[29];


--K1L6 is rate_meters:inst_rate_meters|i193~0 at LC10_6_B2
--operation mode is normal

K1L6 = W44_q[29] & !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L4 is rate_meters:inst_rate_meters|i191~0 at LC3_7_B2
--operation mode is normal

K1L4 = W44_q[31] & !M1_RM_ctrl_local.rm_rate_enable[1];


--Z1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i15~24 at LC4_14_H4
--operation mode is normal

Z1L1 = AMPP_FUNCTION(T1_is_max_write_address_ff, RF2L2Q, C5L31);

--Z1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|i15~26 at LC4_14_H4
--operation mode is normal

Z1L2 = AMPP_FUNCTION(T1_is_max_write_address_ff, RF2L2Q, C5L31);


--Y1_i24 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i24 at LC7_14_H4
--operation mode is normal

Y1_i24 = AMPP_FUNCTION(DB1_dffs[2], Y1_trigger_happened_ff[0]);


--Y1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~190 at LC8_14_H4
--operation mode is normal

Y1L7 = AMPP_FUNCTION(DB1_dffs[3], Y1_trigger_happened_ff[1], Y1_trigger_happened_ff[2], Y1_i24);


--RF3L2Q is sld_hub:sld_hub_inst|sld_dffex:GEN_SHADOW_IRF_1_S_IRF|Q[1]~reg0 at LC4_10_D4
--operation mode is normal

RF3L2Q = AMPP_FUNCTION(RF6L2Q, GLOBAL(A1L6), !P1_i144, P1_i257);


--FB3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|regoutff at LC3_13_C4
--operation mode is normal

FB3_regoutff = AMPP_FUNCTION(DB2_dffs[8], FB3L2, FB3L3, GLOBAL(HF2_outclock1));


--FB4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|regoutff at LC5_13_C4
--operation mode is normal

FB4_regoutff = AMPP_FUNCTION(DB2_dffs[11], FB4L2, FB4L3, GLOBAL(HF2_outclock1));


--Y1_i29 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i29 at LC3_11_H4
--operation mode is normal

Y1_i29 = AMPP_FUNCTION(Y1_trigger_happened_ff[2], Y1_trigger_happened_ff[0], DB1_dffs[2], Y1_trigger_happened_ff[1]);


--FB1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|regoutff at LC1_13_C4
--operation mode is normal

FB1_regoutff = AMPP_FUNCTION(FB1L1, FB1L2, DB2_dffs[2], GLOBAL(HF2_outclock1));


--FB2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|regoutff at LC3_12_C4
--operation mode is normal

FB2_regoutff = AMPP_FUNCTION(FB2L1, FB2L2, DB2_dffs[5], GLOBAL(HF2_outclock1));


--Y1_i19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i19 at LC6_12_C4
--operation mode is normal

Y1_i19 = AMPP_FUNCTION(Y1_trigger_happened_ff[1], Y1_trigger_happened_ff[0]);


--Y1_i12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i12 at LC9_4_H4
--operation mode is normal

Y1_i12 = AMPP_FUNCTION(DB1_dffs[6], T1_is_max_write_address_ff);


--DB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8] at LC5_1_F4
--operation mode is normal

DB1_dffs[8] = AMPP_FUNCTION(DB1_dffs[9], GLOBAL(A1L3), !B1_i12, S1_i8);


--SF1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC6_14_D4
--operation mode is normal

SF1_state[14] = AMPP_FUNCTION(A1L8, SF1_state[13], GLOBAL(A1L6));


--R1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC9_15_D4
--operation mode is normal

R1_WORD_SR[3] = AMPP_FUNCTION(altera_internal_jtag, A1L5, R1L4, GLOBAL(A1L3), !R1_i4, B1L14);


--R1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~250 at LC8_15_D4
--operation mode is normal

R1L3 = AMPP_FUNCTION(W1_sload_path[3], W1_sload_path[1], W1_sload_path[2], W1_sload_path[0]);


--DB3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC3_9_H4
--operation mode is normal

DB3_dffs[3] = AMPP_FUNCTION(C5_dffs[2], A1L5, DB3_dffs[4], GLOBAL(A1L3), !B1_i12);


--C5_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[1] at LC2_13_H4
--operation mode is counter

C5_dffs[1] = AMPP_FUNCTION(C5_dffs[1], C5L1, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[2]~COUT at LC2_13_H4
--operation mode is counter

C5L2 = AMPP_FUNCTION(C5_dffs[1], C5L1);


--C5_dffs[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[10] at LC1_15_H4
--operation mode is counter

C5_dffs[10] = AMPP_FUNCTION(C5_dffs[10], C5L01, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[11]~COUT at LC1_15_H4
--operation mode is counter

C5L11 = AMPP_FUNCTION(C5_dffs[10], C5L01);


--R2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC9_4_D4
--operation mode is normal

R2_WORD_SR[3] = AMPP_FUNCTION(SF1_state[4], R2L3, altera_internal_jtag, GLOBAL(A1L6), !R2_i4, P1_i282);


--ZB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~357 at LC9_8_C2
--operation mode is normal

ZB1L321 = (!ZB1L211 & !ZB1L611 & !ZB1L411 & !ZB1L011) & CASCADE(ZB1L73);


--ZB1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC3_13_C2
--operation mode is normal

ZB1_dpr_wadr[8]_lut_out = W31_q[8];
ZB1_dpr_wadr[8] = DFFE(ZB1_dpr_wadr[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC5_6_C1
--operation mode is normal

ZB1_dpr_radr[8]_lut_out = M1_COMM_ctrl_local.rx_tail[8];
ZB1_dpr_radr[8] = DFFE(ZB1_dpr_radr[8]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--KD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC3_12_J3
--operation mode is normal

KD1L7 = KD1L75Q & (!KD1_loopcnt[3] # !KD1_loopcnt[4] # !KD1L81);


--KD1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC6_12_J3
--operation mode is normal

KD1L55Q_lut_out = !QD1_STF & (KD1L4 # KD1L5 # !KD1L45Q);
KD1L55Q = DFFE(KD1L55Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC6_14_I3
--operation mode is normal

KD1_last_byte_lut_out = !QD1_STF & (KD1_last_byte # QD1L43Q);
KD1_last_byte = DFFE(KD1_last_byte_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L65Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC8_12_J3
--operation mode is normal

KD1L65Q_lut_out = !QD1_STF & (KD1L6 # KD1L65Q & KD1L8);
KD1L65Q = DFFE(KD1L65Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC7_12_J3
--operation mode is normal

KD1L01 = !KD1L65Q & !KD1L75Q;


--YC1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC2_6_L3
--operation mode is normal

YC1L31Q_lut_out = YC1L6Q & (W41L41 # YC1L31Q & !QD1L26Q) # !YC1L6Q & YC1L31Q & !QD1L26Q;
YC1L31Q = DFFE(YC1L31Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--YC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC4_6_L3
--operation mode is normal

YC1L2 = YC1L7Q & !QD1L311Q;


--YC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC3_6_L3
--operation mode is normal

YC1L6Q_lut_out = YC1L21Q;
YC1L6Q = DFFE(YC1L6Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--HC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC3_15_G4
--operation mode is normal

HC1L4 = HC1L24Q & !NC1L01Q # !HC1L14Q;


--HC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC5_12_G4
--operation mode is normal

HC1L91 = HC1_loopcnt[1] & HC1_loopcnt[0];


--HC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC4_13_G4
--operation mode is normal

HC1L5 = HC1_loopcnt[2] & HC1_loopcnt[1] & HC1_loopcnt[0];


--HC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC8_13_G4
--operation mode is normal

HC1_srg[5]_lut_out = HC1L12 # HC1L24Q & DB5_dffs[5];
HC1_srg[5] = DFFE(HC1_srg[5]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC3_13_G4
--operation mode is normal

HC1L02 = HC1L34Q & (HC1_srg[5] # HC1_srg[6] & !HC1L14Q) # !HC1L34Q & HC1_srg[6] & !HC1L14Q;


--YC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC1_8_L3
--operation mode is normal

YC1L51 = YC1L01Q & (W41L41 # YC1L7Q & QD1L311Q) # !YC1L01Q & YC1L7Q & QD1L311Q;


--YC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC4_9_L3
--operation mode is normal

YC1L4 = YC1L9Q & KB91_agb_out;


--ED1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC7_2_E3
--operation mode is normal

ED1L1 = !ED1_rd_ptr_lsb & FD1_b_non_empty & YC1L61Q;


--DB7_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_6_H3
--operation mode is normal

DB7_dffs[2]_lut_out = M1_COMM_ctrl_local.id[2] & (QD1_ID_LOAD # DB7_dffs[3]) # !M1_COMM_ctrl_local.id[2] & !QD1_ID_LOAD & DB7_dffs[3];
DB7_dffs[2] = DFFE(DB7_dffs[2]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--WC2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC7_6_J3
--operation mode is normal

WC2_SRG[8]_lut_out = QD1_STF # KD1_crc32_en & WC2_i10 # !KD1_crc32_en & WC2_SRG[8];
WC2_SRG[8] = DFFE(WC2_SRG[8]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC5_15_J3
--operation mode is normal

WC2_SRG[0]_lut_out = QD1_STF # KD1_crc32_en & WC2_i4 # !KD1_crc32_en & WC2_SRG[0];
WC2_SRG[0] = DFFE(WC2_SRG[0]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC4_5_J3
--operation mode is normal

RB52L1 = QD1L97Q # QD1L27Q & WC2_SRG[8] # !QD1L27Q & WC2_SRG[0];


--WC2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC2_6_J3
--operation mode is normal

WC2_SRG[24]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[23] # !KD1_crc32_en & WC2_SRG[24];
WC2_SRG[24] = DFFE(WC2_SRG[24]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC4_6_J3
--operation mode is normal

WC2_SRG[16]_lut_out = QD1_STF # KD1_crc32_en & WC2_i14 # !KD1_crc32_en & WC2_SRG[16];
WC2_SRG[16] = DFFE(WC2_SRG[16]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB52L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC5_5_J3
--operation mode is normal

RB52L2 = (QD1L27Q & WC2_SRG[24] # !QD1L27Q & WC2_SRG[16] # !QD1L97Q) & CASCADE(RB52L1);


--RB42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_5_J3
--operation mode is normal

RB42L1 = QD1L97Q # QD1L27Q & WF1_portadataout[8] # !QD1L27Q & WF1_portadataout[0];


--RB42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_5_J3
--operation mode is normal

RB42L2 = (QD1L27Q & WF1_portadataout[24] # !QD1L27Q & WF1_portadataout[16] # !QD1L97Q) & CASCADE(RB42L1);


--DB6_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_3_J3
--operation mode is normal

DB6_dffs[0]_lut_out = WB1L91Q & W74_sload_path[0] # !WB1L91Q & DB6_dffs[1];
DB6_dffs[0] = DFFE(DB6_dffs[0]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC7_1_J3
--operation mode is normal

DB9_dffs[0]_lut_out = DB9_dffs[1] & (W74_sload_path[0] # !YC1L9Q) # !DB9_dffs[1] & YC1L9Q & W74_sload_path[0];
DB9_dffs[0] = DFFE(DB9_dffs[0]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--RB72L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC4_4_J3
--operation mode is normal

RB72L1 = QD1L27Q & DB6_dffs[0] # !QD1L27Q & DB9_dffs[0] # !QD1L97Q;


--NB2_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC10_1_E3
NB2_q[2]_data_in = COM_AD_D[4];
NB2_q[2]_write_enable = ED1_valid_wreq;
NB2_q[2]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[2]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[2]_clear_0 = !YC1L41Q;
NB2_q[2]_clock_enable_1 = ED1_valid_rreq;
NB2_q[2]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[2]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[2] = MEMORY_SEGMENT(NB2_q[2]_data_in, NB2_q[2]_write_enable, NB2_q[2]_clock_0, NB2_q[2]_clock_1, NB2_q[2]_clear_0, , , NB2_q[2]_clock_enable_1, VCC, NB2_q[2]_write_address, NB2_q[2]_read_address);


--RB74L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC5_6_H3
--operation mode is normal

RB74L1 = QD1L97Q # !QD1L27Q & NB2_q[2];


--RB74L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC6_6_H3
--operation mode is normal

RB74L2 = (!QD1L27Q & DB7_dffs[2] # !QD1L97Q) & CASCADE(RB74L1);


--RB64L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC4_10_A3
--operation mode is normal

RB64L1 = QD1L49Q # QD1L68Q & RB34L2 # !QD1L68Q & RB24L2;


--DB6_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC6_4_J3
--operation mode is normal

DB6_dffs[2]_lut_out = DB6_dffs[3] & (W74_sload_path[2] # !WB1L91Q) # !DB6_dffs[3] & WB1L91Q & W74_sload_path[2];
DB6_dffs[2] = DFFE(DB6_dffs[2]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_4_J3
--operation mode is normal

DB9_dffs[2]_lut_out = DB9_dffs[3] & (W74_sload_path[2] # !YC1L9Q) # !DB9_dffs[3] & YC1L9Q & W74_sload_path[2];
DB9_dffs[2] = DFFE(DB9_dffs[2]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--RB54_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC5_4_J3
--operation mode is normal

RB54_result_node = QD1L97Q & (QD1L27Q & DB6_dffs[2] # !QD1L27Q & DB9_dffs[2]);


--RB64L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC5_10_A3
--operation mode is normal

RB64L2 = (QD1L68Q & RB54_result_node # !QD1L68Q & RB44L2 # !QD1L49Q) & CASCADE(RB64L1);


--KD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC1_9_H3
--operation mode is normal

KD1L02 = QD1L79Q & RB56L2 # !QD1L79Q & RB46L2;


--DB8_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC4_10_H3
--operation mode is normal

DB8_dffs[6]_lut_out = DB8_dffs[7] & (KD1L12 # !XD1L9Q) # !DB8_dffs[7] & XD1L9Q & KD1L12;
DB8_dffs[6] = DFFE(DB8_dffs[6]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--LC1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC8_9_S3
--operation mode is normal

LC1_inst10[7]_lut_out = COM_AD_D[9];
LC1_inst10[7] = DFFE(LC1_inst10[7]_lut_out, GLOBAL(HF1_outclock0), , , );


--FF1_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[4] at LC5_7_U4
--operation mode is normal

FF1_B_srg[4]_lut_out = FF1_B_srg[5];
FF1_B_srg[4] = DFFE(FF1_B_srg[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[4] at LC3_16_U4
--operation mode is normal

FF1_A_srg[4]_lut_out = FF1_A_srg[5];
FF1_A_srg[4] = DFFE(FF1_A_srg[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[4] at LC3_15_V2
--operation mode is normal

FF2_B_srg[4]_lut_out = FF2_B_srg[5];
FF2_B_srg[4] = DFFE(FF2_B_srg[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[4] at LC5_12_V3
--operation mode is normal

FF2_A_srg[4]_lut_out = FF2_A_srg[5];
FF2_A_srg[4] = DFFE(FF2_A_srg[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~450 at LC5_3_U1
--operation mode is normal

BF1L873 = BF1L623 & (BF2L675 # !DF2L51Q # !BF2L401);


--BF1L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~452 at LC1_3_U1
--operation mode is normal

BF1L083 = BF1L253 & (!DF2L51Q # !BF2L675 # !BF2L401);


--BF1L12 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~421 at LC4_3_U1
--operation mode is normal

BF1L12 = BF1L873 & !BF1L083 & BF1L13 # !BF1L873 & (BF1L03 # !BF1L083 & BF1L13);


--BF1L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~453 at LC3_3_U1
--operation mode is normal

BF1L183 = BF1L563 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~451 at LC8_3_U1
--operation mode is normal

BF1L973 = BF1L933 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF1L22 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~422 at LC2_3_U1
--operation mode is normal

BF1L22 = BF1L973 & BF1L23 & !BF1L183 # !BF1L973 & (BF1L33 # BF1L23 & !BF1L183);


--BF1_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][6] at LC4_12_Q4
--operation mode is normal

BF1_pre_timer_down[3][6]_lut_out = DF1L51Q & !BF2L575 & BF2L501 # !BF1L472;
BF1_pre_timer_down[3][6] = DFFE(BF1_pre_timer_down[3][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][6] at LC3_6_W4
--operation mode is normal

BF1_pre_timer_down[1][6]_lut_out = BF2L575 & DF1L51Q & BF2L501 # !BF1L003;
BF1_pre_timer_down[1][6] = DFFE(BF1_pre_timer_down[1][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][6] at LC3_16_W4
--operation mode is normal

BF1_pre_timer_down[0][6]_lut_out = DF1L51Q & !BF2L501 & BF2L575 # !BF1L313;
BF1_pre_timer_down[0][6] = DFFE(BF1_pre_timer_down[0][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][6] at LC8_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][6]_lut_out = DF1L51Q & !BF2L575 & !BF2L501 # !BF1L782;
BF1_pre_timer_down[2][6] = DFFE(BF1_pre_timer_down[2][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[7] at LC8_8_O1
--operation mode is normal

BF1_launch_timer[7]_lut_out = !BF1_launch_old & PE1L1Q # !BF1L162;
BF1_launch_timer[7] = DFFE(BF1_launch_timer[7]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~444 at LC5_15_O1
--operation mode is normal

BF1L273 = BF1L952 & (BF1_launch_old # !PE1L1Q);


--BF2L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~312 at LC1_13_V1
--operation mode is normal

BF2L603 = BF2L401 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] # !BF2L675) # !BF2L401 & M1_LC_ctrl_local.lc_cable_length_up[0][6] & BF2L675;


--BF2L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~313 at LC7_12_V1
--operation mode is normal

BF2L703 = BF2L603 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] # BF2L675) # !BF2L603 & !BF2L675 & M1_LC_ctrl_local.lc_cable_length_up[2][6];


--BF2L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~310 at LC5_14_Q1
--operation mode is normal

BF2L403 = BF2L501 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] # !BF2L575) # !BF2L501 & M1_LC_ctrl_local.lc_cable_length_down[0][6] & BF2L575;


--BF2L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~311 at LC8_14_Q1
--operation mode is normal

BF2L503 = BF2L403 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] # BF2L575) # !BF2L403 & M1_LC_ctrl_local.lc_cable_length_down[2][6] & !BF2L575;


--BF1_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i5 at LC7_12_O1
--operation mode is normal

BF1_i5 = !BF1_launch_old & PE1L1Q;


--BF1_i383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i383 at LC6_15_O1
--operation mode is normal

BF1_i383 = BF2L263 $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i407~102 at LC9_15_O1
--operation mode is normal

BF1L57 = !BF1_i383 & (BF2L863 $ (BF1_i5 # !BF1L352));


--BF1_i384 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i384 at LC7_15_O1
--operation mode is normal

BF1_i384 = BF2L463 $ (BF1L942 & (BF1_launch_old # !PE1L1Q));


--BF1_i385 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i385 at LC10_16_O1
--operation mode is normal

BF1_i385 = BF2L663 $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i407~106 at LC4_15_O1
--operation mode is normal

BF1L77 = (!BF2L811 & !BF1_i385 & !BF1_i384 & BF1L57) & CASCADE(BF1L87);


--BF1_i417 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i417 at LC10_12_O1
--operation mode is normal

BF1_i417 = BF2L773 $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i441~102 at LC1_12_O1
--operation mode is normal

BF1L48 = !BF1_i417 & (BF2L383 $ (BF1_i5 # !BF1L352));


--BF1_i418 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i418 at LC6_12_O1
--operation mode is normal

BF1_i418 = BF2L973 $ (BF1L942 & (BF1_launch_old # !PE1L1Q));


--BF1_i419 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i419 at LC9_12_O1
--operation mode is normal

BF1_i419 = BF2L183 $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i441~106 at LC5_12_O1
--operation mode is normal

BF1L68 = (!BF1_i418 & !BF2L131 & !BF1_i419 & BF1L48) & CASCADE(BF1L78);


--BF2L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i458~104 at LC6_10_N1
--operation mode is normal

BF2L65 = BF2L604 & (BF2_launch_old # !PE2L1Q) # !BF2L572;


--BF2_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[7] at LC7_10_N1
--operation mode is normal

BF2_launch_timer[7]_lut_out = !BF2_launch_old & PE2L1Q # !BF2L604;
BF2_launch_timer[7] = DFFE(BF2_launch_timer[7]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L715 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~588 at LC1_10_V1
--operation mode is normal

BF2L715 = BF2L404 & (BF2_launch_old # !PE2L1Q);


--BF2_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][6] at LC5_16_U3
--operation mode is normal

BF2_pre_timer_up[3][6]_lut_out = DF2L51Q & !BF2L675 & BF2L401 # !BF2L174;
BF2_pre_timer_up[3][6] = DFFE(BF2_pre_timer_up[3][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][6] at LC3_10_W3
--operation mode is normal

BF2_pre_timer_up[1][6]_lut_out = DF2L51Q & BF2L675 & BF2L401 # !BF2L794;
BF2_pre_timer_up[1][6] = DFFE(BF2_pre_timer_up[1][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][6] at LC7_7_U3
--operation mode is normal

BF2_pre_timer_up[0][6]_lut_out = !BF2L401 & DF2L51Q & BF2L675 # !BF2L015;
BF2_pre_timer_up[0][6] = DFFE(BF2_pre_timer_up[0][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][6] at LC1_3_U3
--operation mode is normal

BF2_pre_timer_up[2][6]_lut_out = !BF2L401 & DF2L51Q & !BF2L675 # !BF2L484;
BF2_pre_timer_up[2][6] = DFFE(BF2_pre_timer_up[2][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][6] at LC9_6_Q4
--operation mode is normal

BF2_pre_timer_down[3][6]_lut_out = BF2L501 & !BF2L575 & DF1L51Q # !BF2L914;
BF2_pre_timer_down[3][6] = DFFE(BF2_pre_timer_down[3][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][6] at LC8_8_Q4
--operation mode is normal

BF2_pre_timer_down[1][6]_lut_out = BF2L575 & DF1L51Q & BF2L501 # !BF2L544;
BF2_pre_timer_down[1][6] = DFFE(BF2_pre_timer_down[1][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][6] at LC7_13_U4
--operation mode is normal

BF2_pre_timer_down[0][6]_lut_out = BF2L575 & DF1L51Q & !BF2L501 # !BF2L854;
BF2_pre_timer_down[0][6] = DFFE(BF2_pre_timer_down[0][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][6] at LC8_6_Q4
--operation mode is normal

BF2_pre_timer_down[2][6]_lut_out = DF1L51Q & !BF2L575 & !BF2L501 # !BF2L234;
BF2_pre_timer_down[2][6] = DFFE(BF2_pre_timer_down[2][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i5 at LC10_10_U1
--operation mode is normal

BF2_i5 = !BF2_launch_old & PE2L1Q;


--BF2_i383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i383 at LC2_16_U1
--operation mode is normal

BF2_i383 = BF2L263 $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L04 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i407~102 at LC5_16_U1
--operation mode is normal

BF2L04 = !BF2_i383 & (BF2L863 $ (BF2_i5 # !BF2L893));


--BF2_i384 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i384 at LC10_13_U1
--operation mode is normal

BF2_i384 = BF2L463 $ (BF2L493 & (BF2_launch_old # !PE2L1Q));


--BF2_i385 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i385 at LC9_13_U1
--operation mode is normal

BF2_i385 = BF2L663 $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L24 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i407~106 at LC6_13_U1
--operation mode is normal

BF2L24 = (!BF2L811 & !BF2_i384 & !BF2_i385 & BF2L04) & CASCADE(BF2L34);


--BF2_i417 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i417 at LC10_15_U1
--operation mode is normal

BF2_i417 = BF2L773 $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L94 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i441~102 at LC1_15_U1
--operation mode is normal

BF2L94 = !BF2_i417 & (BF2L383 $ (BF2_i5 # !BF2L893));


--BF2_i418 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i418 at LC9_14_O1
--operation mode is normal

BF2_i418 = BF2L973 $ (BF2L493 & (BF2_launch_old # !PE2L1Q));


--BF2_i419 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i419 at LC5_14_O1
--operation mode is normal

BF2_i419 = BF2L183 $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L15 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i441~106 at LC8_14_O1
--operation mode is normal

BF2L15 = (!BF2L131 & !BF2_i418 & !BF2_i419 & BF2L94) & CASCADE(BF2L25);


--D1L261 is calibration_sources:inst_calibration_sources|rate_bit~41 at LC6_9_Z1
--operation mode is normal

D1L261 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_rate[1] # W74_sload_path[16]) # !M1_CS_ctrl_local.CS_rate[0] & !M1_CS_ctrl_local.CS_rate[1] & W74_sload_path[17];


--D1L361 is calibration_sources:inst_calibration_sources|rate_bit~42 at LC10_9_Z1
--operation mode is normal

D1L361 = D1L261 & (W74_sload_path[14] # !M1_CS_ctrl_local.CS_rate[1]) # !D1L261 & W74_sload_path[15] & M1_CS_ctrl_local.CS_rate[1];


--D1L061 is calibration_sources:inst_calibration_sources|rate_bit~39 at LC7_8_Z1
--operation mode is normal

D1L061 = M1_CS_ctrl_local.CS_rate[1] & (W74_sload_path[19] # M1_CS_ctrl_local.CS_rate[0]) # !M1_CS_ctrl_local.CS_rate[1] & W74_sload_path[21] & !M1_CS_ctrl_local.CS_rate[0];


--D1L161 is calibration_sources:inst_calibration_sources|rate_bit~40 at LC2_8_Z1
--operation mode is normal

D1L161 = D1L061 & (W74_sload_path[18] # !M1_CS_ctrl_local.CS_rate[0]) # !D1L061 & W74_sload_path[20] & M1_CS_ctrl_local.CS_rate[0];


--D1L851 is calibration_sources:inst_calibration_sources|rate_bit~37 at LC10_8_Z1
--operation mode is normal

D1L851 = M1_CS_ctrl_local.CS_rate[0] & (W74_sload_path[24] # M1_CS_ctrl_local.CS_rate[1]) # !M1_CS_ctrl_local.CS_rate[0] & !M1_CS_ctrl_local.CS_rate[1] & W74_sload_path[25];


--D1L951 is calibration_sources:inst_calibration_sources|rate_bit~38 at LC3_8_Z1
--operation mode is normal

D1L951 = D1L851 & (W74_sload_path[22] # !M1_CS_ctrl_local.CS_rate[1]) # !D1L851 & M1_CS_ctrl_local.CS_rate[1] & W74_sload_path[23];


--D1L651 is calibration_sources:inst_calibration_sources|rate_bit~35 at LC6_8_Z1
--operation mode is normal

D1L651 = M1_CS_ctrl_local.CS_rate[2] & (D1L161 # M1_CS_ctrl_local.CS_rate[3]) # !M1_CS_ctrl_local.CS_rate[2] & !M1_CS_ctrl_local.CS_rate[3] & D1L951;


--D1L461 is calibration_sources:inst_calibration_sources|rate_bit~43 at LC8_8_X1
--operation mode is normal

D1L461 = M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] # W74_sload_path[11]) # !M1_CS_ctrl_local.CS_rate[1] & !M1_CS_ctrl_local.CS_rate[0] & W74_sload_path[13];


--D1L561 is calibration_sources:inst_calibration_sources|rate_bit~44 at LC9_7_X1
--operation mode is normal

D1L561 = D1L461 & (W74_sload_path[10] # !M1_CS_ctrl_local.CS_rate[0]) # !D1L461 & W74_sload_path[12] & M1_CS_ctrl_local.CS_rate[0];


--D1L751 is calibration_sources:inst_calibration_sources|rate_bit~36 at LC8_8_Z1
--operation mode is normal

D1L751 = D1L651 & (D1L561 # !M1_CS_ctrl_local.CS_rate[3]) # !D1L651 & D1L361 & M1_CS_ctrl_local.CS_rate[3];


--D1L861 is calibration_sources:inst_calibration_sources|rate_bit~47 at LC10_8_X1
--operation mode is normal

D1L861 = M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] # W74_sload_path[3]) # !M1_CS_ctrl_local.CS_rate[1] & !M1_CS_ctrl_local.CS_rate[0] & W74_sload_path[5];


--D1L961 is calibration_sources:inst_calibration_sources|rate_bit~48 at LC2_8_X1
--operation mode is normal

D1L961 = D1L861 & (W74_sload_path[2] # !M1_CS_ctrl_local.CS_rate[0]) # !D1L861 & W74_sload_path[4] & M1_CS_ctrl_local.CS_rate[0];


--D1L071 is calibration_sources:inst_calibration_sources|rate_bit~427 at LC6_7_Z1
--operation mode is normal

D1L071 = !M1_CS_ctrl_local.CS_rate[3] & M1_CS_ctrl_local.CS_rate[2] & D1L961;


--D1L171 is calibration_sources:inst_calibration_sources|rate_bit~428 at LC9_8_Z1
--operation mode is normal

D1L171 = !M1_CS_ctrl_local.CS_rate[1] & (M1_CS_ctrl_local.CS_rate[0] & W74_sload_path[0] # !M1_CS_ctrl_local.CS_rate[0] & W74_sload_path[1]);


--D1L661 is calibration_sources:inst_calibration_sources|rate_bit~45 at LC5_8_Z1
--operation mode is normal

D1L661 = M1_CS_ctrl_local.CS_rate[0] & (M1_CS_ctrl_local.CS_rate[1] # W74_sload_path[8]) # !M1_CS_ctrl_local.CS_rate[0] & W74_sload_path[9] & !M1_CS_ctrl_local.CS_rate[1];


--D1L761 is calibration_sources:inst_calibration_sources|rate_bit~46 at LC4_8_Z1
--operation mode is normal

D1L761 = D1L661 & (W74_sload_path[6] # !M1_CS_ctrl_local.CS_rate[1]) # !D1L661 & M1_CS_ctrl_local.CS_rate[1] & W74_sload_path[7];


--D1L271 is calibration_sources:inst_calibration_sources|rate_bit~429 at LC10_7_Z1
--operation mode is normal

D1L271 = !M1_CS_ctrl_local.CS_rate[2] & (M1_CS_ctrl_local.CS_rate[3] & D1L171 # !M1_CS_ctrl_local.CS_rate[3] & D1L761);


--D1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit at LC1_7_Z1
--operation mode is normal

D1_delay_bit = DFFE(D1L371, GLOBAL(HF1_outclock1), , , D1L85);

--D1L371 is calibration_sources:inst_calibration_sources|rate_bit~430 at LC1_7_Z1
--operation mode is normal

D1L371 = M1_CS_ctrl_local.CS_rate[4] & (D1L271 # D1L071) # !M1_CS_ctrl_local.CS_rate[4] & D1L751;


--D1L331 is calibration_sources:inst_calibration_sources|i~607 at LC2_7_Z1
--operation mode is normal

D1L331 = (M1_CS_ctrl_local.CS_mode[0] & !M1_CS_ctrl_local.CS_mode[1] & !D1_delay_bit) & CASCADE(D1L371);


--D1L07 is calibration_sources:inst_calibration_sources|i56~452 at LC1_14_Z1
--operation mode is normal

D1L07 = D1L38 & D1L58 & D1L28 & D1L48;

--D1L09 is calibration_sources:inst_calibration_sources|i56~505 at LC1_14_Z1
--operation mode is normal

D1L09 = D1L38 & D1L58 & D1L28 & D1L48;


--D1L18 is calibration_sources:inst_calibration_sources|i56~496 at LC2_14_Z1
--operation mode is normal

D1L18 = (D1L68 & D1L88 & D1L78 & D1L98) & CASCADE(D1L09);


--D1L17 is calibration_sources:inst_calibration_sources|i56~454 at LC10_16_Z1
--operation mode is normal

D1L17 = D1L68 & D1L78;


--D1L27 is calibration_sources:inst_calibration_sources|i56~455 at LC7_16_Z1
--operation mode is normal

D1L27 = D1L88 & D1L98;


--D1L231 is calibration_sources:inst_calibration_sources|i~604 at LC3_16_Z1
--operation mode is normal

D1L231 = !M1_CS_ctrl_local.CS_mode[2] & M1_CS_ctrl_local.CS_mode[1] & !M1_CS_ctrl_local.CS_mode[0];


--EC1_inc[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[9] at LC3_2_B3
--operation mode is normal

EC1_inc[9]_lut_out = EC1_inb[9];
EC1_inc[9] = DFFE(EC1_inc[9]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[8] at LC6_15_B3
--operation mode is normal

EC1_inc[8]_lut_out = EC1_inb[8];
EC1_inc[8] = DFFE(EC1_inc[8]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[7] at LC3_15_B3
--operation mode is normal

EC1_inc[7]_lut_out = EC1_inb[7];
EC1_inc[7] = DFFE(EC1_inc[7]_lut_out, GLOBAL(HF1_outclock0), , , );


--UC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|IDLE~48 at LC9_6_B3
--operation mode is normal

UC1L9 = !NC1L9Q & (UC1L71Q # UC1L12Q);


--UC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~64 at LC10_7_B3
--operation mode is normal

UC1L6 = !W11_sload_path[2] & (UC1L91Q # UC1L81Q) # !UC1L61Q;


--EC1_inc[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[6] at LC3_3_B3
--operation mode is normal

EC1_inc[6]_lut_out = EC1_inb[6];
EC1_inc[6] = DFFE(EC1_inc[6]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[0] at LC3_9_E3
--operation mode is normal

EC1_inc[0]_lut_out = EC1_inb[0];
EC1_inc[0] = DFFE(EC1_inc[0]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[1] at LC6_9_E3
--operation mode is normal

EC1_inc[1]_lut_out = EC1_inb[1];
EC1_inc[1] = DFFE(EC1_inc[1]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[2] at LC9_15_B3
--operation mode is normal

EC1_inc[2]_lut_out = EC1_inb[2];
EC1_inc[2] = DFFE(EC1_inc[2]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[3] at LC1_3_B3
--operation mode is normal

EC1_inc[3]_lut_out = EC1_inb[3];
EC1_inc[3] = DFFE(EC1_inc[3]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[4] at LC3_14_B3
--operation mode is normal

EC1_inc[4]_lut_out = EC1_inb[4];
EC1_inc[4] = DFFE(EC1_inc[4]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inc[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[5] at LC7_2_B3
--operation mode is normal

EC1_inc[5]_lut_out = EC1_inb[5];
EC1_inc[5] = DFFE(EC1_inc[5]_lut_out, GLOBAL(HF1_outclock0), , , );


--UC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~393 at LC5_7_B3
--operation mode is normal

UC1L3 = UC1L02Q & W11_sload_path[4];


--UC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~101 at LC9_7_B3
--operation mode is normal

UC1L21 = !UC1L61Q & (NC1L9Q # !EC1_max_level);


--UC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~102 at LC10_8_B3
--operation mode is normal

UC1L31 = UC1L91Q & !EC1_max_level & !W11_sload_path[2];


--EC1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~75 at LC6_10_B3
--operation mode is normal

EC1L521 = EC1L011 # EC1L801 # EC1L211 # EC1L601;


--EC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~264 at LC10_10_B3
--operation mode is normal

EC1L1 = EC1L811 & (EC1L611 # EC1L521 # EC1L411);


--EC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~265 at LC3_10_B3
--operation mode is normal

EC1L2 = EC1L221 # EC1L021;


--EC1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~76 at LC5_10_B3
--operation mode is normal

EC1L621 = EC1L611 # EC1L411;


--EC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~267 at LC9_10_B3
--operation mode is normal

EC1L3 = EC1L521 # EC1L021 # EC1L621 # EC1L811;


--NC1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC5_8_X4
--operation mode is normal

NC1L42Q_lut_out = NC1_rxcteq9 & !NC1L9Q & UC1L51Q # !NC1_rxcteq9 & (NC1L42Q # !NC1L9Q & UC1L51Q);
NC1L42Q = DFFE(NC1L42Q_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--NC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC7_7_X4
--operation mode is normal

NC1L71 = (NC1L42Q # !W9_sload_path[3] & NC1L82Q) & CASCADE(NC1L61);


--VE2L4801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24 at LC7_10_V4
--operation mode is normal

VE2L4801Q_lut_out = VE2_st_mach_init & (VE2L613 # VE2L4801Q & VE2L513);
VE2L4801Q = DFFE(VE2L4801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_l[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[3] at LC9_7_V4
--operation mode is normal

VE2_l[3]_lut_out = VE2_st_mach_init & (VE2L572 # VE2L932 & VE2L3801Q);
VE2_l[3] = DFFE(VE2_l[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_l[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[1] at LC7_15_V4
--operation mode is normal

VE2_l[1]_lut_out = VE2_st_mach_init & (VE2L972 # VE2L182 & VE2_l[1]);
VE2_l[1] = DFFE(VE2_l[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_z[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[1] at LC6_3_Y4
--operation mode is normal

VE2_z[1]_lut_out = VE2_st_mach_init & (VE2L391 # VE2L299 & !VE2L751);
VE2_z[1] = DFFE(VE2_z[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_z[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[3] at LC4_10_X4
--operation mode is normal

VE2_z[3]_lut_out = VE2_st_mach_init & (VE2L191 # VE2_z[3] & !VE2L989);
VE2_z[3] = DFFE(VE2_z[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~58 at LC2_12_R4
--operation mode is normal

VE2L042 = VE2_z[1] & VE2_l[1] & (VE2_z[3] $ !VE2_l[3]) # !VE2_z[1] & !VE2_l[1] & (VE2_z[3] $ !VE2_l[3]);


--VE2_l[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[2] at LC10_15_V4
--operation mode is normal

VE2_l[2]_lut_out = VE2_st_mach_init & (VE2L772 # VE2L182 & VE2_l[2]);
VE2_l[2] = DFFE(VE2_l[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_l[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[4] at LC10_3_V4
--operation mode is normal

VE2_l[4]_lut_out = VE2_st_mach_init & (VE2L172 # VE2_l[4] & VE2L562);
VE2_l[4] = DFFE(VE2_l[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_z[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[4] at LC4_2_Y4
--operation mode is normal

VE2_z[4]_lut_out = VE2_st_mach_init & (VE2L091 # VE2L699 & !VE2L751);
VE2_z[4] = DFFE(VE2_z[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_z[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[2] at LC2_16_X4
--operation mode is normal

VE2_z[2]_lut_out = VE2_st_mach_init & (VE2L291 # VE2L899 & !VE2L751);
VE2_z[2] = DFFE(VE2_z[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~59 at LC7_2_X4
--operation mode is normal

VE2L142 = VE2_z[4] & VE2_l[4] & (VE2_l[2] $ !VE2_z[2]) # !VE2_z[4] & !VE2_l[4] & (VE2_l[2] $ !VE2_z[2]);


--VE2_z[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[0] at LC6_4_Y4
--operation mode is normal

VE2_z[0]_lut_out = VE2_st_mach_init & (VE2L491 # !VE2L751 & VE2L0001);
VE2_z[0] = DFFE(VE2_z[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~60 at LC9_12_R4
--operation mode is normal

VE2L242 = VE2L142 & !VE2_z[0] & VE2L042;


--VE2_y[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[3] at LC9_10_X4
--operation mode is normal

VE2_y[3]_lut_out = VE2_st_mach_init & (VE2L581 # VE2L281 & VE2_z[3]);
VE2_y[3] = DFFE(VE2_y[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_y[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[1] at LC5_2_X4
--operation mode is normal

VE2_y[1]_lut_out = VE2_st_mach_init & (VE2L781 # VE2L281 & VE2_z[1]);
VE2_y[1] = DFFE(VE2_y[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~61 at LC8_2_X4
--operation mode is normal

VE2L342 = VE2_y[3] & VE2_l[3] & (VE2_l[1] $ !VE2_y[1]) # !VE2_y[3] & !VE2_l[3] & (VE2_l[1] $ !VE2_y[1]);


--VE2_y[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[2] at LC6_2_X4
--operation mode is normal

VE2_y[2]_lut_out = VE2_st_mach_init & (VE2L681 # VE2_z[2] & VE2L281);
VE2_y[2] = DFFE(VE2_y[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_y[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[4] at LC4_2_X4
--operation mode is normal

VE2_y[4]_lut_out = VE2_st_mach_init & (VE2L481 # VE2L281 & VE2_z[4]);
VE2_y[4] = DFFE(VE2_y[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~62 at LC9_2_X4
--operation mode is normal

VE2L442 = VE2_y[4] & VE2_l[4] & (VE2_l[2] $ !VE2_y[2]) # !VE2_y[4] & !VE2_l[4] & (VE2_l[2] $ !VE2_y[2]);


--VE2_y[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[0] at LC3_5_V4
--operation mode is normal

VE2_y[0]_lut_out = VE2_st_mach_init & (VE2L881 # VE2L737 & VE2_z[0]);
VE2_y[0] = DFFE(VE2_y[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~63 at LC4_5_V4
--operation mode is normal

VE2L542 = !VE2_y[0] & VE2L342 & VE2L442;


--VE2_l[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[5] at LC9_3_V4
--operation mode is normal

VE2_l[5]_lut_out = VE2_st_mach_init & (VE2L862 # VE2_l[5] & VE2L562);
VE2_l[5] = DFFE(VE2_l[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~64 at LC5_5_V4
--operation mode is normal

VE2L642 = !VE2_l[5] & (VE2L542 # VE2L242);


--VE2_ring_write_clk1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1 at LC3_10_V4
--operation mode is normal

VE2_ring_write_clk1_lut_out = VE2_ring_write_clk;
VE2_ring_write_clk1 = DFFE(VE2_ring_write_clk1_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1413~29 at LC2_10_V4
--operation mode is normal

VE2L513 = VE2_ring_write_clk1 & !VE2L6311Q;


--VE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1228~27 at LC9_5_V4
--operation mode is normal

VE2L432 = !VE2L7311Q & (VE2L688 # VE2_ring_write_clk1);


--VE2L3801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23 at LC9_7_R4
--operation mode is normal

VE2L3801Q_lut_out = VE2_ring_write_clk1 & VE2_st_mach_init & (VE2L2801Q # VE2L413);
VE2L3801Q = DFFE(VE2L3801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L2801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22 at LC7_6_R4
--operation mode is normal

VE2L2801Q_lut_out = VE2_st_mach_init & (VE2L313 # VE2L2801Q & !VE2_ring_write_clk1);
VE2L2801Q = DFFE(VE2L2801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_p[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[5] at LC7_16_Y4
--operation mode is normal

VE2_p[5]_lut_out = VE2_k[5] & VE2_st_mach_init;
VE2_p[5] = DFFE(VE2_p[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L312 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1121~21 at LC4_10_V4
--operation mode is normal

VE2L312 = VE2_ring_write_clk1 & (VE2_p[5] # !VE2_l[5]);


--VE2L888 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1355 at LC3_6_V4
--operation mode is normal

VE2L888 = VE2_l[5] $ VE2_p[5];


--VE2_p[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[4] at LC4_11_Y4
--operation mode is normal

VE2_p[4]_lut_out = VE2_k[4] & VE2_st_mach_init;
VE2_p[4] = DFFE(VE2_p[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L289 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7780 at LC6_11_V4
--operation mode is normal

VE2L289 = !VE2_p[4] & VE2_l[4];


--VE2_p[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[1] at LC8_16_Y4
--operation mode is normal

VE2_p[1]_lut_out = VE2_k[1] & VE2_st_mach_init;
VE2_p[1] = DFFE(VE2_p[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_p[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[2] at LC5_16_Y4
--operation mode is normal

VE2_p[2]_lut_out = VE2_k[2] & VE2_st_mach_init;
VE2_p[2] = DFFE(VE2_p[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L389 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7781 at LC3_12_V4
--operation mode is normal

VE2L389 = VE2_l[2] & (!VE2_p[1] & VE2_l[1] # !VE2_p[2]) # !VE2_l[2] & !VE2_p[1] & VE2_l[1] & !VE2_p[2];


--VE2_p[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[3] at LC9_15_Y4
--operation mode is normal

VE2_p[3]_lut_out = VE2_k[3] & VE2_st_mach_init;
VE2_p[3] = DFFE(VE2_p[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L788 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1351 at LC5_13_V4
--operation mode is normal

VE2L788 = VE2_p[4] $ VE2_l[4];


--VE2L489 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7782 at LC4_12_V4
--operation mode is normal

VE2L489 = !VE2L788 & (VE2_l[3] & (VE2L389 # !VE2_p[3]) # !VE2_l[3] & !VE2_p[3] & VE2L389);


--VE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1121~22 at LC3_9_V4
--operation mode is normal

VE2L412 = VE2L312 & (VE2L888 # !VE2L289 & !VE2L489);


--VE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1408~49 at LC1_4_V4
--operation mode is normal

VE2L603 = VE2L3801Q & VE2L432 & (!VE2L412 # !VE2L2801Q) # !VE2L3801Q & (!VE2L412 # !VE2L2801Q);


--VE1L3801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24 at LC5_4_T3
--operation mode is normal

VE1L3801Q_lut_out = VE1_st_mach_init & (VE1L613 # VE1L3801Q & VE1L513);
VE1L3801Q = DFFE(VE1L3801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_l[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[3] at LC10_8_T3
--operation mode is normal

VE1_l[3]_lut_out = VE1_st_mach_init & (VE1L572 # VE1L2801Q & VE1L932);
VE1_l[3] = DFFE(VE1_l[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_l[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[1] at LC3_14_T3
--operation mode is normal

VE1_l[1]_lut_out = VE1_st_mach_init & (VE1L972 # VE1_l[1] & VE1L182);
VE1_l[1] = DFFE(VE1_l[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_z[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[1] at LC8_6_Y3
--operation mode is normal

VE1_z[1]_lut_out = VE1_st_mach_init & (VE1L391 # VE1L199 & !VE1L751);
VE1_z[1] = DFFE(VE1_z[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_z[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[3] at LC10_8_Y3
--operation mode is normal

VE1_z[3]_lut_out = VE1_st_mach_init & (VE1L191 # VE1_z[3] & !VE1L889);
VE1_z[3] = DFFE(VE1_z[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~58 at LC10_5_T3
--operation mode is normal

VE1L042 = VE1_z[3] & VE1_l[3] & (VE1_l[1] $ !VE1_z[1]) # !VE1_z[3] & !VE1_l[3] & (VE1_l[1] $ !VE1_z[1]);


--VE1_l[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[2] at LC7_14_T3
--operation mode is normal

VE1_l[2]_lut_out = VE1_st_mach_init & (VE1L772 # VE1_l[2] & VE1L182);
VE1_l[2] = DFFE(VE1_l[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_l[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[4] at LC3_6_T3
--operation mode is normal

VE1_l[4]_lut_out = VE1_st_mach_init & (VE1L172 # VE1_l[4] & VE1L562);
VE1_l[4] = DFFE(VE1_l[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_z[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[4] at LC1_3_Y3
--operation mode is normal

VE1_z[4]_lut_out = VE1_st_mach_init & (VE1L091 # !VE1L751 & VE1L599);
VE1_z[4] = DFFE(VE1_z[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_z[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[2] at LC2_7_Y3
--operation mode is normal

VE1_z[2]_lut_out = VE1_st_mach_init & (VE1L291 # !VE1L751 & VE1L799);
VE1_z[2] = DFFE(VE1_z[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~59 at LC6_3_Y3
--operation mode is normal

VE1L142 = VE1_z[2] & VE1_l[2] & (VE1_z[4] $ !VE1_l[4]) # !VE1_z[2] & !VE1_l[2] & (VE1_z[4] $ !VE1_l[4]);


--VE1_z[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[0] at LC8_3_Y3
--operation mode is normal

VE1_z[0]_lut_out = VE1_st_mach_init & (VE1L491 # !VE1L751 & VE1L999);
VE1_z[0] = DFFE(VE1_z[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~60 at LC6_5_T3
--operation mode is normal

VE1L242 = VE1L142 & !VE1_z[0] & VE1L042;


--VE1_y[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[3] at LC2_9_Y3
--operation mode is normal

VE1_y[3]_lut_out = VE1_st_mach_init & (VE1L581 # VE1_z[3] & VE1L281);
VE1_y[3] = DFFE(VE1_y[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_y[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[1] at LC2_4_Y3
--operation mode is normal

VE1_y[1]_lut_out = VE1_st_mach_init & (VE1L781 # VE1L281 & VE1_z[1]);
VE1_y[1] = DFFE(VE1_y[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~61 at LC4_5_T3
--operation mode is normal

VE1L342 = VE1_l[1] & VE1_y[1] & (VE1_y[3] $ !VE1_l[3]) # !VE1_l[1] & !VE1_y[1] & (VE1_y[3] $ !VE1_l[3]);


--VE1_y[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[2] at LC8_4_Y3
--operation mode is normal

VE1_y[2]_lut_out = VE1_st_mach_init & (VE1L681 # VE1_z[2] & VE1L281);
VE1_y[2] = DFFE(VE1_y[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_y[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[4] at LC7_4_Y3
--operation mode is normal

VE1_y[4]_lut_out = VE1_st_mach_init & (VE1L481 # VE1L281 & VE1_z[4]);
VE1_y[4] = DFFE(VE1_y[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~62 at LC6_4_Y3
--operation mode is normal

VE1L442 = VE1_l[4] & VE1_y[4] & (VE1_l[2] $ !VE1_y[2]) # !VE1_l[4] & !VE1_y[4] & (VE1_l[2] $ !VE1_y[2]);


--VE1_y[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[0] at LC8_5_T3
--operation mode is normal

VE1_y[0]_lut_out = VE1_st_mach_init & (VE1L881 # VE1L737 & VE1_z[0]);
VE1_y[0] = DFFE(VE1_y[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~63 at LC3_5_T3
--operation mode is normal

VE1L542 = VE1L442 & !VE1_y[0] & VE1L342;


--VE1_l[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[5] at LC10_6_T3
--operation mode is normal

VE1_l[5]_lut_out = VE1_st_mach_init & (VE1L862 # VE1_l[5] & VE1L562);
VE1_l[5] = DFFE(VE1_l[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~64 at LC7_5_T3
--operation mode is normal

VE1L642 = !VE1_l[5] & (VE1L242 # VE1L542);


--VE1_ring_write_clk1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1 at LC9_11_T3
--operation mode is normal

VE1_ring_write_clk1_lut_out = VE1_ring_write_clk;
VE1_ring_write_clk1 = DFFE(VE1_ring_write_clk1_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1413~29 at LC5_5_T3
--operation mode is normal

VE1L513 = VE1_ring_write_clk1 & !VE1L5311Q;


--VE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1228~27 at LC4_10_T3
--operation mode is normal

VE1L432 = !VE1L6311Q & (VE1L588 # VE1_ring_write_clk1);


--VE1L2801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23 at LC6_1_Y2
--operation mode is normal

VE1L2801Q_lut_out = VE1_st_mach_init & VE1_ring_write_clk1 & (VE1L1801Q # VE1L413);
VE1L2801Q = DFFE(VE1L2801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L1801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22 at LC8_1_Y2
--operation mode is normal

VE1L1801Q_lut_out = VE1_st_mach_init & (VE1L313 # VE1L1801Q & !VE1_ring_write_clk1);
VE1L1801Q = DFFE(VE1L1801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_p[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[5] at LC9_11_Y3
--operation mode is normal

VE1_p[5]_lut_out = VE1_k[5] & VE1_st_mach_init;
VE1_p[5] = DFFE(VE1_p[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1121~21 at LC3_12_T3
--operation mode is normal

VE1L312 = VE1_ring_write_clk1 & (VE1_p[5] # !VE1_l[5]);


--VE1L788 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1363 at LC2_12_T3
--operation mode is normal

VE1L788 = VE1_p[5] $ VE1_l[5];


--VE1_p[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[4] at LC10_16_T3
--operation mode is normal

VE1_p[4]_lut_out = VE1_k[4] & VE1_st_mach_init;
VE1_p[4] = DFFE(VE1_p[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L189 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7767 at LC2_13_T3
--operation mode is normal

VE1L189 = VE1_l[4] & !VE1_p[4];


--VE1_p[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[1] at LC9_16_T3
--operation mode is normal

VE1_p[1]_lut_out = VE1_k[1] & VE1_st_mach_init;
VE1_p[1] = DFFE(VE1_p[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_p[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[2] at LC4_16_T3
--operation mode is normal

VE1_p[2]_lut_out = VE1_k[2] & VE1_st_mach_init;
VE1_p[2] = DFFE(VE1_p[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L289 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7768 at LC3_16_T3
--operation mode is normal

VE1L289 = VE1_p[2] & !VE1_p[1] & VE1_l[1] & VE1_l[2] # !VE1_p[2] & (VE1_l[2] # !VE1_p[1] & VE1_l[1]);


--VE1_p[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[3] at LC1_16_T3
--operation mode is normal

VE1_p[3]_lut_out = VE1_k[3] & VE1_st_mach_init;
VE1_p[3] = DFFE(VE1_p[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L688 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1359 at LC7_16_T3
--operation mode is normal

VE1L688 = VE1_p[4] $ VE1_l[4];


--VE1L389 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7769 at LC8_16_T3
--operation mode is normal

VE1L389 = !VE1L688 & (VE1_p[3] & VE1_l[3] & VE1L289 # !VE1_p[3] & (VE1_l[3] # VE1L289));


--VE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1121~22 at LC4_12_T3
--operation mode is normal

VE1L412 = VE1L312 & (VE1L788 # !VE1L189 & !VE1L389);


--VE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1408~49 at LC4_2_T3
--operation mode is normal

VE1L603 = VE1L1801Q & !VE1L412 & (VE1L432 # !VE1L2801Q) # !VE1L1801Q & (VE1L432 # !VE1L2801Q);


--WE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10696 at LC5_3_F2
--operation mode is normal

WE1L923 = (WE1_ram_address_header[3] & !WE1_ram_address_header[2]) & CASCADE(WE1L633);


--WE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10777 at LC8_10_T2
--operation mode is normal

WE2L823 = (WE2_ram_address_header[3] & !WE2_ram_address_header[2]) & CASCADE(WE2L433);


--VE1L8211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25 at LC9_3_Y3
--operation mode is normal

VE1L8211Q_lut_out = VE1L7211Q;
VE1L8211Q = DFFE(VE1L8211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_atwd_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk at LC3_15_Y2
--operation mode is normal

VE1_atwd_bfr_clk_lut_out = !VE1_atwd_bfr_clk & VE1L3211Q & !VE1L7311Q & VE1L1;
VE1_atwd_bfr_clk = DFFE(VE1_atwd_bfr_clk_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_fadc_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en at LC9_4_O2
--operation mode is normal

VE1_fadc_bfr_en_lut_out = !VE1L7311Q & VE1_i2304 & !VE1_i2291;
VE1_fadc_bfr_en = DFFE(VE1_fadc_bfr_en_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_fadc_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk at LC10_15_Y2
--operation mode is normal

VE1_fadc_bfr_clk_lut_out = VE1_i2304 & !VE1_fadc_bfr_clk & !VE1L7311Q & !VE1_i2291;
VE1_fadc_bfr_clk = DFFE(VE1_fadc_bfr_clk_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L19 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i23~14 at LC9_15_Y2
--operation mode is normal

VE1L19 = VE1_fadc_bfr_en & VE1_fadc_bfr_clk;


--VE1L4311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31 at LC3_13_Y2
--operation mode is normal

VE1L4311Q_lut_out = VE1L3311Q;
VE1L4311Q = DFFE(VE1L4311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L3311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30 at LC6_16_Y2
--operation mode is normal

VE1L3311Q_lut_out = VE1L1311Q & (VE1_atwd_done & VE1_atwd_start # !NE1L122);
VE1L3311Q = DFFE(VE1L3311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L489 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7770 at LC2_14_Y2
--operation mode is normal

VE1L489 = !VE1L8211Q & !VE1L3311Q & !VE1L4311Q & !VE1L9211Q;


--VE1L2301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7825 at LC3_14_Y2
--operation mode is normal

VE1L2301 = (!VE1L5311Q & !VE1L6311Q) & CASCADE(VE1L489);

--VE1L3301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7827 at LC3_14_Y2
--operation mode is normal

VE1L3301 = (!VE1L5311Q & !VE1L6311Q) & CASCADE(VE1L489);


--VE1L29 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i27~0 at LC6_15_Y2
--operation mode is normal

VE1L29 = VE1_atwd_bfr_clk & (VE1_atwd_bfr_en # VE1_fadc_bfr_clk & VE1_fadc_bfr_en) # !VE1_atwd_bfr_clk & VE1_fadc_bfr_clk & VE1_fadc_bfr_en;

--VE1L39 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i27~3 at LC6_15_Y2
--operation mode is normal

VE1L39 = VE1_atwd_bfr_clk & (VE1_atwd_bfr_en # VE1_fadc_bfr_clk & VE1_fadc_bfr_en) # !VE1_atwd_bfr_clk & VE1_fadc_bfr_clk & VE1_fadc_bfr_en;


--VE2L9211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25 at LC7_11_R1
--operation mode is normal

VE2L9211Q_lut_out = VE2L8211Q;
VE2L9211Q = DFFE(VE2L9211Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_atwd_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk at LC10_16_R4
--operation mode is normal

VE2_atwd_bfr_clk_lut_out = VE2L4211Q & !VE2_atwd_bfr_clk & !VE2L8311Q & VE2L1;
VE2_atwd_bfr_clk = DFFE(VE2_atwd_bfr_clk_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_fadc_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en at LC6_7_R4
--operation mode is normal

VE2_fadc_bfr_en_lut_out = !VE2L8311Q & !VE2_i2291 & VE2_i2304;
VE2_fadc_bfr_en = DFFE(VE2_fadc_bfr_en_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_fadc_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk at LC8_7_R4
--operation mode is normal

VE2_fadc_bfr_clk_lut_out = !VE2_i2291 & !VE2L8311Q & !VE2_fadc_bfr_clk & VE2_i2304;
VE2_fadc_bfr_clk = DFFE(VE2_fadc_bfr_clk_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L19 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i23~14 at LC3_7_R4
--operation mode is normal

VE2L19 = VE2_fadc_bfr_en & VE2_fadc_bfr_clk;


--VE2L5311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31 at LC10_13_R4
--operation mode is normal

VE2L5311Q_lut_out = VE2L4311Q;
VE2L5311Q = DFFE(VE2L5311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L4311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30 at LC10_11_R4
--operation mode is normal

VE2L4311Q_lut_out = VE2L2311Q & (VE2_atwd_done & VE2_atwd_start # !NE2L022);
VE2L4311Q = DFFE(VE2L4311Q_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L589 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7783 at LC1_13_R4
--operation mode is normal

VE2L589 = !VE2L4311Q & !VE2L0311Q & !VE2L5311Q & !VE2L9211Q;


--VE2L3301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7838 at LC2_13_R4
--operation mode is normal

VE2L3301 = (!VE2L7311Q & !VE2L6311Q) & CASCADE(VE2L589);

--VE2L4301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7840 at LC2_13_R4
--operation mode is normal

VE2L4301 = (!VE2L7311Q & !VE2L6311Q) & CASCADE(VE2L589);


--VE2L29 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i27~0 at LC1_16_R4
--operation mode is normal

VE2L29 = VE2_fadc_bfr_clk & (VE2_fadc_bfr_en # VE2_atwd_bfr_clk & VE2_atwd_bfr_en) # !VE2_fadc_bfr_clk & VE2_atwd_bfr_clk & VE2_atwd_bfr_en;

--VE2L39 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i27~3 at LC1_16_R4
--operation mode is normal

VE2L39 = VE2_fadc_bfr_clk & (VE2_fadc_bfr_en # VE2_atwd_bfr_clk & VE2_atwd_bfr_en) # !VE2_fadc_bfr_clk & VE2_atwd_bfr_clk & VE2_atwd_bfr_en;


--WE1L03 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~94 at LC6_7_F2
--operation mode is normal

WE1L03 = WE1L21Q & (WE1L61Q # WE1L71Q);


--VE1_flagged_rl_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8] at LC5_13_Y1
--operation mode is normal

VE1_flagged_rl_compr[8]_lut_out = VE1_st_mach_init & (VE1L891 # !VE1L889 & VE1_flagged_rl_compr[8]);
VE1_flagged_rl_compr[8] = DFFE(VE1_flagged_rl_compr[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[0] at LC7_15_Y3
--operation mode is normal

VE1_j[0]_lut_out = VE1_st_mach_init & (VE1L261 # !VE1L751 & VE1L5001);
VE1_j[0] = DFFE(VE1_j[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[1] at LC7_5_Y3
--operation mode is normal

VE1_j[1]_lut_out = VE1_st_mach_init & (VE1L161 # !VE1L751 & VE1L8001);
VE1_j[1] = DFFE(VE1_j[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[2] at LC10_5_Y3
--operation mode is normal

VE1_j[2]_lut_out = VE1_st_mach_init & (VE1L061 # VE1L1101 & !VE1L751);
VE1_j[2] = DFFE(VE1_j[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[3] at LC9_15_Y3
--operation mode is normal

VE1_j[3]_lut_out = VE1_st_mach_init & (VE1L951 # VE1_j[3] & !VE1L889);
VE1_j[3] = DFFE(VE1_j[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_j[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[4] at LC9_4_Y3
--operation mode is normal

VE1_j[4]_lut_out = VE1_st_mach_init & (VE1L851 # !VE1L751 & VE1L6101);
VE1_j[4] = DFFE(VE1_j[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7] at LC5_16_Y1
--operation mode is normal

VE1_flagged_rl_compr[7]_lut_out = VE1_st_mach_init & (VE1L991 # VE1_flagged_rl_compr[7] & !VE1L889);
VE1_flagged_rl_compr[7] = DFFE(VE1_flagged_rl_compr[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9] at LC3_16_Y1
--operation mode is normal

VE1_flagged_rl_compr[9]_lut_out = VE1_st_mach_init & (VE1L791 # !VE1L889 & VE1_flagged_rl_compr[9]);
VE1_flagged_rl_compr[9] = DFFE(VE1_flagged_rl_compr[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4] at LC5_3_Y1
--operation mode is normal

VE1_flagged_rl_compr[4]_lut_out = VE1_st_mach_init & (VE1L202 # VE1_flagged_rl_compr[4] & !VE1L889);
VE1_flagged_rl_compr[4] = DFFE(VE1_flagged_rl_compr[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3] at LC7_14_Y1
--operation mode is normal

VE1_flagged_rl_compr[3]_lut_out = VE1_st_mach_init & (VE1L302 # !VE1L889 & VE1_flagged_rl_compr[3]);
VE1_flagged_rl_compr[3] = DFFE(VE1_flagged_rl_compr[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1] at LC8_6_Y1
--operation mode is normal

VE1_flagged_rl_compr[1]_lut_out = VE1_st_mach_init & (VE1L502 # VE1_flagged_rl_compr[1] & !VE1L889);
VE1_flagged_rl_compr[1] = DFFE(VE1_flagged_rl_compr[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2] at LC8_7_Y1
--operation mode is normal

VE1_flagged_rl_compr[2]_lut_out = VE1_st_mach_init & (VE1L402 # VE1_flagged_rl_compr[2] & !VE1L889);
VE1_flagged_rl_compr[2] = DFFE(VE1_flagged_rl_compr[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0] at LC4_14_Y1
--operation mode is normal

VE1_flagged_rl_compr[0]_lut_out = VE1_st_mach_init & (VE1L602 # !VE1L889 & VE1_flagged_rl_compr[0]);
VE1_flagged_rl_compr[0] = DFFE(VE1_flagged_rl_compr[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6] at LC5_8_Y1
--operation mode is normal

VE1_flagged_rl_compr[6]_lut_out = VE1_st_mach_init & (VE1L002 # VE1_flagged_rl_compr[6] & !VE1L889);
VE1_flagged_rl_compr[6] = DFFE(VE1_flagged_rl_compr[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5] at LC1_8_Y1
--operation mode is normal

VE1_flagged_rl_compr[5]_lut_out = VE1_st_mach_init & (VE1L102 # !VE1L889 & VE1_flagged_rl_compr[5]);
VE1_flagged_rl_compr[5] = DFFE(VE1_flagged_rl_compr[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_flagged_rl_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10] at LC9_6_Y1
--operation mode is normal

VE1_flagged_rl_compr[10]_lut_out = VE1_st_mach_init & (VE1L691 # !VE1L889 & VE1_flagged_rl_compr[10]);
VE1_flagged_rl_compr[10] = DFFE(VE1_flagged_rl_compr[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_ring_write_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly at LC4_7_Y4
--operation mode is normal

VE1_ring_write_en_dly_lut_out = VE1_ring_write_en;
VE1_ring_write_en_dly = DFFE(VE1_ring_write_en_dly_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L267 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~537 at LC1_12_T3
--operation mode is normal

VE1L267 = VE1_i[4] # VE1_i[3] & (VE1_i[2] # VE1_i[1]);


--VE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1394~255 at LC5_12_T3
--operation mode is normal

VE1L162 = VE1L1801Q & (VE1_i[1] $ (VE1L412 & VE1L267));


--VE1L0801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21 at LC9_1_Y2
--operation mode is normal

VE1L0801Q_lut_out = VE1_st_mach_init & (VE1L013 # VE1L0801Q & VE1_read_idle_en);
VE1L0801Q = DFFE(VE1L0801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_i1147 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1147 at LC7_10_T3
--operation mode is normal

VE1_i1147 = VE1L6311Q # !VE1_ring_write_clk1;


--VE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1394~256 at LC1_13_T3
--operation mode is normal

VE1L262 = VE1_i[1] & (VE1L0801Q # VE1L2801Q & !VE1L532) # !VE1_i[1] & VE1L2801Q & VE1L532;


--VE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~65 at LC9_5_T3
--operation mode is normal

VE1L742 = VE1L5311Q # !VE1_l[5] & (VE1L542 # VE1L242);


--VE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1330~5 at LC4_13_T3
--operation mode is normal

VE1L942 = VE1_i[1] $ (VE1L267 & !VE1L513 & VE1L742);


--VE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1394~257 at LC9_13_T3
--operation mode is normal

VE1L362 = VE1L262 # VE1L162 # VE1L3801Q & VE1L942;


--VE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~363 at LC3_11_T3
--operation mode is normal

VE1L452 = VE1L3801Q & !VE1L513 & VE1L267 & VE1L742;


--VE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~364 at LC10_11_T3
--operation mode is normal

VE1L552 = VE1L1801Q & VE1L267 & VE1L412;


--VE1_i1150 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1150 at LC5_10_T3
--operation mode is normal

VE1_i1150 = VE1L6311Q # !VE1L588;

--VE1L022 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1150~7 at LC5_10_T3
--operation mode is normal

VE1L022 = VE1L6311Q # !VE1L588;


--VE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~365 at LC2_10_T3
--operation mode is normal

VE1L652 = VE1L2801Q & VE1L267 & VE1_i1150 & VE1_i1147;


--VE1L567 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~939 at LC10_12_T3
--operation mode is normal

VE1L567 = VE1_i[2] $ VE1_i[1];


--VE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~366 at LC4_11_T3
--operation mode is normal

VE1L752 = !VE1L567 & (VE1L652 # VE1L552 # VE1L452);


--VE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~367 at LC5_11_T3
--operation mode is normal

VE1L852 = VE1L3801Q & (VE1L513 # !VE1L742 # !VE1L267);


--VE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~368 at LC6_11_T3
--operation mode is normal

VE1L952 = VE1L0801Q # VE1L2801Q & (!VE1L632 # !VE1L267);


--VE1L667 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~940 at LC10_13_T3
--operation mode is normal

VE1L667 = VE1_i[2] # VE1_i[1];


--VE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1138~0 at LC6_12_T3
--operation mode is normal

VE1L712 = VE1L412 & (VE1_i[4] # VE1_i[3] & VE1L667);


--VE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1393~369 at LC8_11_T3
--operation mode is normal

VE1L062 = VE1L952 # VE1L852 # VE1L1801Q & !VE1L712;


--VE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1129~81 at LC9_12_T3
--operation mode is normal

VE1L612 = VE1_i[3] $ (VE1_i[1] # VE1_i[2] # !VE1_i[4]);


--VE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1392~391 at LC1_2_T3
--operation mode is normal

VE1L252 = VE1L612 & (VE1L3801Q & VE1L842 # !VE1L603);


--VE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1391~463 at LC3_10_T3
--operation mode is normal

VE1L052 = !VE1L6311Q & VE1L2801Q & (VE1L588 # VE1_ring_write_clk1);


--VE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~1010 at LC1_5_T3
--operation mode is normal

VE1L462 = !VE1L0801Q & (VE1L742 & !VE1L513 # !VE1L3801Q);


--VE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1392~392 at LC2_2_T3
--operation mode is normal

VE1L352 = VE1L052 # VE1L1801Q & !VE1L412 # !VE1L462;


--VE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1128~4 at LC8_12_T3
--operation mode is normal

VE1L512 = VE1_i[4] $ (VE1_i[1] # VE1_i[2]) # !VE1_i[3];


--VE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1391~464 at LC3_2_T3
--operation mode is normal

VE1L152 = !VE1L512 & (VE1L3801Q & VE1L842 # !VE1L603);


--WE2L03 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~95 at LC8_9_Z2
--operation mode is normal

WE2L03 = WE2L21Q & (WE2L61Q # WE2L71Q);


--VE2_flagged_rl_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8] at LC1_15_F1
--operation mode is normal

VE2_flagged_rl_compr[8]_lut_out = VE2_st_mach_init & (VE2L891 # !VE2L989 & VE2_flagged_rl_compr[8]);
VE2_flagged_rl_compr[8] = DFFE(VE2_flagged_rl_compr[8]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[0] at LC2_3_Y4
--operation mode is normal

VE2_j[0]_lut_out = VE2_st_mach_init & (VE2L261 # !VE2L751 & VE2L6001);
VE2_j[0] = DFFE(VE2_j[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[1] at LC4_3_Y4
--operation mode is normal

VE2_j[1]_lut_out = VE2_st_mach_init & (VE2L161 # !VE2L751 & VE2L9001);
VE2_j[1] = DFFE(VE2_j[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[2] at LC9_3_Y4
--operation mode is normal

VE2_j[2]_lut_out = VE2_st_mach_init & (VE2L061 # VE2L2101 & !VE2L751);
VE2_j[2] = DFFE(VE2_j[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[3] at LC9_14_Y4
--operation mode is normal

VE2_j[3]_lut_out = VE2_st_mach_init & (VE2L951 # VE2_j[3] & !VE2L989);
VE2_j[3] = DFFE(VE2_j[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_j[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[4] at LC5_2_Y4
--operation mode is normal

VE2_j[4]_lut_out = VE2_st_mach_init & (VE2L851 # VE2L7101 & !VE2L751);
VE2_j[4] = DFFE(VE2_j[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7] at LC9_2_F3
--operation mode is normal

VE2_flagged_rl_compr[7]_lut_out = VE2_st_mach_init & (VE2L991 # !VE2L989 & VE2_flagged_rl_compr[7]);
VE2_flagged_rl_compr[7] = DFFE(VE2_flagged_rl_compr[7]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9] at LC6_2_F3
--operation mode is normal

VE2_flagged_rl_compr[9]_lut_out = VE2_st_mach_init & (VE2L791 # !VE2L989 & VE2_flagged_rl_compr[9]);
VE2_flagged_rl_compr[9] = DFFE(VE2_flagged_rl_compr[9]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4] at LC6_10_F1
--operation mode is normal

VE2_flagged_rl_compr[4]_lut_out = VE2_st_mach_init & (VE2L202 # !VE2L989 & VE2_flagged_rl_compr[4]);
VE2_flagged_rl_compr[4] = DFFE(VE2_flagged_rl_compr[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3] at LC9_15_F1
--operation mode is normal

VE2_flagged_rl_compr[3]_lut_out = VE2_st_mach_init & (VE2L302 # !VE2L989 & VE2_flagged_rl_compr[3]);
VE2_flagged_rl_compr[3] = DFFE(VE2_flagged_rl_compr[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1] at LC5_10_F1
--operation mode is normal

VE2_flagged_rl_compr[1]_lut_out = VE2_st_mach_init & (VE2L502 # VE2_flagged_rl_compr[1] & !VE2L989);
VE2_flagged_rl_compr[1] = DFFE(VE2_flagged_rl_compr[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2] at LC2_11_D1
--operation mode is normal

VE2_flagged_rl_compr[2]_lut_out = VE2_st_mach_init & (VE2L402 # !VE2L989 & VE2_flagged_rl_compr[2]);
VE2_flagged_rl_compr[2] = DFFE(VE2_flagged_rl_compr[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0] at LC7_2_F3
--operation mode is normal

VE2_flagged_rl_compr[0]_lut_out = VE2_st_mach_init & (VE2L602 # !VE2L989 & VE2_flagged_rl_compr[0]);
VE2_flagged_rl_compr[0] = DFFE(VE2_flagged_rl_compr[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6] at LC3_16_F1
--operation mode is normal

VE2_flagged_rl_compr[6]_lut_out = VE2_st_mach_init & (VE2L002 # VE2_flagged_rl_compr[6] & !VE2L989);
VE2_flagged_rl_compr[6] = DFFE(VE2_flagged_rl_compr[6]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5] at LC2_15_F1
--operation mode is normal

VE2_flagged_rl_compr[5]_lut_out = VE2_st_mach_init & (VE2L102 # !VE2L989 & VE2_flagged_rl_compr[5]);
VE2_flagged_rl_compr[5] = DFFE(VE2_flagged_rl_compr[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_flagged_rl_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10] at LC6_12_D1
--operation mode is normal

VE2_flagged_rl_compr[10]_lut_out = VE2_st_mach_init & (VE2L691 # VE2_flagged_rl_compr[10] & !VE2L989);
VE2_flagged_rl_compr[10] = DFFE(VE2_flagged_rl_compr[10]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_ring_write_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly at LC5_15_R4
--operation mode is normal

VE2_ring_write_en_dly_lut_out = VE2_ring_write_en;
VE2_ring_write_en_dly = DFFE(VE2_ring_write_en_dly_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L267 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~537 at LC7_1_V4
--operation mode is normal

VE2L267 = VE2_i[4] # VE2_i[3] & (VE2_i[2] # VE2_i[1]);


--VE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1394~239 at LC3_8_V4
--operation mode is normal

VE2L162 = VE2L2801Q & (VE2_i[1] $ (VE2L267 & VE2L412));


--VE2L1801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21 at LC10_6_R4
--operation mode is normal

VE2L1801Q_lut_out = VE2_st_mach_init & (VE2L013 # VE2_read_idle_en & VE2L1801Q);
VE2L1801Q = DFFE(VE2L1801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_i1147 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1147 at LC4_9_V4
--operation mode is normal

VE2_i1147 = VE2L7311Q # !VE2_ring_write_clk1;


--VE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1394~240 at LC2_9_V4
--operation mode is normal

VE2L262 = VE2_i[1] & (VE2L1801Q # VE2L3801Q & !VE2L532) # !VE2_i[1] & VE2L3801Q & VE2L532;


--VE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~65 at LC10_4_V4
--operation mode is normal

VE2L742 = VE2L6311Q # !VE2_l[5] & (VE2L242 # VE2L542);


--VE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1330~5 at LC10_9_V4
--operation mode is normal

VE2L942 = VE2_i[1] $ (VE2L267 & !VE2L513 & VE2L742);


--VE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1394~241 at LC5_8_V4
--operation mode is normal

VE2L362 = VE2L262 # VE2L162 # VE2L4801Q & VE2L942;


--VE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~363 at LC7_9_V4
--operation mode is normal

VE2L452 = VE2L4801Q & !VE2L513 & VE2L267 & VE2L742;


--VE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~364 at LC9_8_V4
--operation mode is normal

VE2L552 = VE2L267 & VE2L2801Q & VE2L412;


--VE2_i1150 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1150 at LC1_8_V4
--operation mode is normal

VE2_i1150 = VE2L7311Q # !VE2L688;

--VE2L022 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1150~7 at LC1_8_V4
--operation mode is normal

VE2L022 = VE2L7311Q # !VE2L688;


--VE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~365 at LC8_8_V4
--operation mode is normal

VE2L652 = VE2_i1150 & VE2L267 & VE2L3801Q & VE2_i1147;


--VE2L567 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~931 at LC9_1_V4
--operation mode is normal

VE2L567 = VE2_i[2] $ VE2_i[1];


--VE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~366 at LC10_8_V4
--operation mode is normal

VE2L752 = !VE2L567 & (VE2L452 # VE2L652 # VE2L552);


--VE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~367 at LC1_2_V4
--operation mode is normal

VE2L852 = VE2L4801Q & (VE2L513 # !VE2L742 # !VE2L267);


--VE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~368 at LC5_1_V4
--operation mode is normal

VE2L952 = VE2L1801Q # VE2L3801Q & (!VE2L632 # !VE2L267);


--VE2L667 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~932 at LC10_1_V4
--operation mode is normal

VE2L667 = VE2_i[2] # VE2_i[1];


--VE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1138~0 at LC4_2_V4
--operation mode is normal

VE2L712 = VE2L412 & (VE2_i[4] # VE2L667 & VE2_i[3]);


--VE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1393~369 at LC3_1_V4
--operation mode is normal

VE2L062 = VE2L852 # VE2L952 # VE2L2801Q & !VE2L712;


--VE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1129~81 at LC6_2_V4
--operation mode is normal

VE2L612 = VE2_i[3] $ (VE2_i[2] # VE2_i[1] # !VE2_i[4]);


--VE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1392~385 at LC4_3_V4
--operation mode is normal

VE2L252 = VE2L612 & (VE2L842 & VE2L4801Q # !VE2L603);


--VE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1391~441 at LC7_3_V4
--operation mode is normal

VE2L052 = VE2L3801Q & !VE2L7311Q & (VE2L688 # VE2_ring_write_clk1);


--VE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~1018 at LC3_3_V4
--operation mode is normal

VE2L462 = !VE2L1801Q & (!VE2L513 & VE2L742 # !VE2L4801Q);


--VE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1392~386 at LC8_2_V4
--operation mode is normal

VE2L352 = VE2L052 # !VE2L412 & VE2L2801Q # !VE2L462;


--VE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1128~4 at LC10_2_V4
--operation mode is normal

VE2L512 = VE2_i[4] $ (VE2_i[2] # VE2_i[1]) # !VE2_i[3];


--VE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1391~442 at LC5_3_V4
--operation mode is normal

VE2L152 = !VE2L512 & (VE2L842 & VE2L4801Q # !VE2L603);


--VE1L516 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1037 at LC2_4_B4
--operation mode is normal

VE1L516 = VE1L657 & !VE1L757 & VE1_ring_data[4] # !VE1L657 & VE1_ring_data[2];


--VE1L616 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1038 at LC6_8_B4
--operation mode is normal

VE1L616 = VE1L857 & !VE1L957 & VE1_ring_data[8] # !VE1L857 & VE1_ring_data[6];


--VE1L716 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1039 at LC9_9_B4
--operation mode is normal

VE1L716 = VE1L946 & (VE1L769 & VE1_h_compr_data[6] # !VE1L769 & VE1_ring_data[14]);


--VE1L816 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1040 at LC8_8_B4
--operation mode is normal

VE1L816 = VE1L067 & VE1_ring_data[12] & !VE1L167 # !VE1L067 & VE1_ring_data[10];


--VE1L916 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1041 at LC9_8_B4
--operation mode is normal

VE1L916 = VE1L616 # VE1L846 & (VE1L816 # VE1L716);


--VE1L756 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2263~1233 at LC4_5_B4
--operation mode is normal

VE1L756 = VE1L557 & (VE1L516 # VE1L646 & VE1L916);


--VE1L856 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2263~1234 at LC1_4_B4
--operation mode is normal

VE1L856 = VE1L869 & VE1_ring_data[0] & VE1_i_dly[1] & !VE1_i_dly[2];


--VE1L956 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2263~1236 at LC6_5_B4
--operation mode is normal

VE1L956 = (VE1L457 & (VE1L856 # VE1L756) # !VE1L457 & VE1_ring_data[16]) & CASCADE(VE1L976);


--VE2L516 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1037 at LC1_8_Z3
--operation mode is normal

VE2L516 = VE2L657 & VE2_ring_data[4] & !VE2L757 # !VE2L657 & VE2_ring_data[2];


--VE2L616 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1038 at LC9_2_Z3
--operation mode is normal

VE2L616 = VE2L857 & VE2_ring_data[8] & !VE2L957 # !VE2L857 & VE2_ring_data[6];


--VE2L716 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1039 at LC7_2_Z3
--operation mode is normal

VE2L716 = VE2L946 & (VE2L869 & VE2_h_compr_data[6] # !VE2L869 & VE2_ring_data[14]);


--VE2L816 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1040 at LC5_1_Z3
--operation mode is normal

VE2L816 = VE2L067 & VE2_ring_data[12] & !VE2L167 # !VE2L067 & VE2_ring_data[10];


--VE2L916 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1041 at LC2_1_Z3
--operation mode is normal

VE2L916 = VE2L616 # VE2L846 & (VE2L816 # VE2L716);


--VE2L756 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2263~1233 at LC2_8_Z3
--operation mode is normal

VE2L756 = VE2L557 & (VE2L516 # VE2L916 & VE2L646);


--VE2L856 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2263~1234 at LC9_5_Z3
--operation mode is normal

VE2L856 = VE2_ring_data[0] & !VE2_i_dly[2] & VE2_i_dly[1] & VE2L969;


--VE2L956 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2263~1236 at LC6_5_Z3
--operation mode is normal

VE2L956 = (VE2L457 & (VE2L856 # VE2L756) # !VE2L457 & VE2_ring_data[16]) & CASCADE(VE2L976);


--VE1L016 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1039 at LC8_3_B4
--operation mode is normal

VE1L016 = VE1L657 & !VE1L757 & VE1_ring_data[5] # !VE1L657 & VE1_ring_data[3];


--VE1L656 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2262~1237 at LC2_6_B4
--operation mode is normal

VE1L656 = (VE1L557 & (VE1L016 # VE1L416) # !VE1L557 & VE1_ring_data[1]) & CASCADE(VE1L4301);


--VE2L016 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1039 at LC7_5_Z3
--operation mode is normal

VE2L016 = VE2L657 & VE2_ring_data[5] & !VE2L757 # !VE2L657 & VE2_ring_data[3];


--VE2L656 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2262~1237 at LC2_5_Z3
--operation mode is normal

VE2L656 = (VE2L557 & (VE2L016 # VE2L416) # !VE2L557 & VE2_ring_data[1]) & CASCADE(VE2L5301);


--K1L77 is rate_meters:inst_rate_meters|i335~0 at LC6_10_V3
--operation mode is normal

K1L77 = W24_q[6] & M1_RM_ctrl_local.rm_rate_enable[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1_i324 is rate_meters:inst_rate_meters|i324 at LC10_3_V3
--operation mode is normal

K1_i324 = K1_RM_daq_disc_old[1] # !JE1_discMPE_pulse & !JE1_discMPE_latch # !K1L07;


--K1L37 is rate_meters:inst_rate_meters|i327~14 at LC2_8_V3
--operation mode is normal

K1L37 = !K1L061 & !M1_RM_ctrl_local.rm_rate_dead[9] # !K1_i324 # !M1_RM_ctrl_local.rm_rate_enable[1];


--K1L67 is rate_meters:inst_rate_meters|i334~0 at LC10_8_V3
--operation mode is normal

K1L67 = M1_RM_ctrl_local.rm_rate_enable[1] & W24_q[7] & (K1L061 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L57 is rate_meters:inst_rate_meters|i333~0 at LC6_8_V3
--operation mode is normal

K1L57 = M1_RM_ctrl_local.rm_rate_enable[1] & W24_q[8] & (K1L061 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L47 is rate_meters:inst_rate_meters|i332~0 at LC5_10_V3
--operation mode is normal

K1L47 = W24_q[9] & M1_RM_ctrl_local.rm_rate_enable[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L96 is rate_meters:inst_rate_meters|i289~100 at LC3_8_V3
--operation mode is normal

K1L96 = !W24_q[3] & !W24_q[4] & !W24_q[5] & !W24_q[2];


--K1L17 is rate_meters:inst_rate_meters|i289~103 at LC4_8_V3
--operation mode is normal

K1L17 = (!W24_q[1] & !W24_q[0]) & CASCADE(K1L96);


--K1L39 is rate_meters:inst_rate_meters|i400~0 at LC3_6_P2
--operation mode is normal

K1L39 = W34_q[6] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1_i389 is rate_meters:inst_rate_meters|i389 at LC3_1_Q3
--operation mode is normal

K1_i389 = K1_RM_daq_disc_old[0] # !JE1_discSPE_latch & !JE1_discSPE_pulse # !K1L68;


--K1L98 is rate_meters:inst_rate_meters|i392~14 at LC9_8_P2
--operation mode is normal

K1L98 = !K1L341 & !M1_RM_ctrl_local.rm_rate_dead[9] # !K1_i389 # !M1_RM_ctrl_local.rm_rate_enable[0];


--K1L29 is rate_meters:inst_rate_meters|i399~0 at LC10_6_P2
--operation mode is normal

K1L29 = W34_q[7] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L19 is rate_meters:inst_rate_meters|i398~0 at LC10_8_P2
--operation mode is normal

K1L19 = W34_q[8] & M1_RM_ctrl_local.rm_rate_enable[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L09 is rate_meters:inst_rate_meters|i397~0 at LC9_6_P2
--operation mode is normal

K1L09 = W34_q[9] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L58 is rate_meters:inst_rate_meters|i354~100 at LC6_6_P2
--operation mode is normal

K1L58 = !W34_q[4] & !W34_q[3] & !W34_q[2] & !W34_q[5];


--K1L78 is rate_meters:inst_rate_meters|i354~103 at LC7_6_P2
--operation mode is normal

K1L78 = (!W34_q[1] & !W34_q[0]) & CASCADE(K1L58);


--K1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16] at LC1_8_V1
--operation mode is normal

K1_RM_sn_data_int[16]_lut_out = W74_sload_path[16];
K1_RM_sn_data_int[16] = DFFE(K1_RM_sn_data_int[16]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , K1L192);


--Y1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~196 at LC6_11_H4
--operation mode is normal

Y1L01 = AMPP_FUNCTION(DB1_dffs[2], Y1_trigger_happened_ff[1], DB1_dffs[6], Y1_trigger_happened_ff[0], EB2L1);


--DB2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at LC4_13_C4
--operation mode is normal

DB2_dffs[7] = AMPP_FUNCTION(DB2_dffs[8], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at LC2_14_C4
--operation mode is normal

DB2_dffs[6] = AMPP_FUNCTION(DB2_dffs[7], GLOBAL(A1L3), !B1_i12, S1_i8);


--FB3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|holdff at LC5_15_C4
--operation mode is normal

FB3_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], GLOBAL(HF2_outclock1));


--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC9_15_C4
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(BF1L1Q, GLOBAL(HF2_outclock1));


--FB3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~184 at LC10_14_C4
--operation mode is normal

FB3L2 = AMPP_FUNCTION(FB3_holdff, B1_acq_trigger_in_reg[0], DB2_dffs[7], DB2_dffs[6]);


--FB3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~185 at LC1_14_C4
--operation mode is normal

FB3L3 = AMPP_FUNCTION(DB2_dffs[6], DB2_dffs[7], B1_acq_trigger_in_reg[0]);


--DB2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at LC9_13_C4
--operation mode is normal

DB2_dffs[8] = AMPP_FUNCTION(DB2_dffs[9], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at LC8_14_C4
--operation mode is normal

DB2_dffs[10] = AMPP_FUNCTION(DB2_dffs[11], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at LC3_14_C4
--operation mode is normal

DB2_dffs[9] = AMPP_FUNCTION(DB2_dffs[10], GLOBAL(A1L3), !B1_i12, S1_i8);


--FB4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|holdff at LC10_12_C4
--operation mode is normal

FB4_holdff = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], GLOBAL(HF2_outclock1));


--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC5_12_C4
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(PE1L1Q, GLOBAL(HF2_outclock1));


--FB4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~184 at LC2_13_C4
--operation mode is normal

FB4L2 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], DB2_dffs[10], FB4_holdff, DB2_dffs[9]);


--FB4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_1_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~185 at LC10_13_C4
--operation mode is normal

FB4L3 = AMPP_FUNCTION(DB2_dffs[10], B1_acq_trigger_in_reg[1], DB2_dffs[9]);


--DB2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at LC4_14_C4
--operation mode is normal

DB2_dffs[11] = AMPP_FUNCTION(altera_internal_jtag, GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at LC10_15_C4
--operation mode is normal

DB2_dffs[1] = AMPP_FUNCTION(DB2_dffs[2], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at LC3_15_C4
--operation mode is normal

DB2_dffs[0] = AMPP_FUNCTION(DB2_dffs[1], GLOBAL(A1L3), !B1_i12, S1_i8);


--FB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~158 at LC9_14_C4
--operation mode is normal

FB1L1 = AMPP_FUNCTION(FB3_holdff, B1_acq_trigger_in_reg[0], DB2_dffs[0], DB2_dffs[1]);


--FB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_0_sm1|i42~159 at LC5_14_C4
--operation mode is normal

FB1L2 = AMPP_FUNCTION(DB2_dffs[1], DB2_dffs[0], B1_acq_trigger_in_reg[0]);


--DB2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at LC6_14_C4
--operation mode is normal

DB2_dffs[2] = AMPP_FUNCTION(DB2_dffs[3], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at LC6_13_C4
--operation mode is normal

DB2_dffs[4] = AMPP_FUNCTION(DB2_dffs[5], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at LC7_13_C4
--operation mode is normal

DB2_dffs[3] = AMPP_FUNCTION(DB2_dffs[4], GLOBAL(A1L3), !B1_i12, S1_i8);


--FB2L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~158 at LC7_12_C4
--operation mode is normal

FB2L1 = AMPP_FUNCTION(DB2_dffs[4], DB2_dffs[3], B1_acq_trigger_in_reg[1], FB4_holdff);


--FB2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:gen_sbpmg_pipeline_less_than_two_sm0_1_sm1|i42~159 at LC9_12_C4
--operation mode is normal

FB2L2 = AMPP_FUNCTION(DB2_dffs[3], B1_acq_trigger_in_reg[1], DB2_dffs[4]);


--DB2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen_multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at LC8_13_C4
--operation mode is normal

DB2_dffs[5] = AMPP_FUNCTION(DB2_dffs[6], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9] at LC7_1_F4
--operation mode is normal

DB1_dffs[9] = AMPP_FUNCTION(DB1_dffs[10], GLOBAL(A1L3), !B1_i12, S1_i8);


--SF1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC3_14_D4
--operation mode is normal

SF1_state[13] = AMPP_FUNCTION(SF1_state[12], A1L8, SF1_state[13], GLOBAL(A1L6));


--R1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|i~252 at LC6_16_D4
--operation mode is normal

R1L4 = AMPP_FUNCTION(W1_sload_path[1], W1_sload_path[3], W1_sload_path[0], W1_sload_path[2]);


--DB3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC6_9_H4
--operation mode is normal

DB3_dffs[4] = AMPP_FUNCTION(A1L5, DB3_dffs[5], C5_dffs[3], GLOBAL(A1L3), !B1_i12);


--C5_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[2] at LC3_13_H4
--operation mode is counter

C5_dffs[2] = AMPP_FUNCTION(C5_dffs[2], C5L2, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[3]~COUT at LC3_13_H4
--operation mode is counter

C5L3 = AMPP_FUNCTION(C5_dffs[2], C5L2);


--S1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i47~30 at LC6_15_H4
--operation mode is normal

S1L4 = AMPP_FUNCTION(DB1_dffs[6], BB1L1Q);


--Z1_segment_write_addr_adv_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|segment_write_addr_adv_ena at LC8_7_H4
--operation mode is normal

Z1_segment_write_addr_adv_ena = AMPP_FUNCTION(KB21_aeb_out, RF2L2Q, Z1_segment_write_addr_adv_ena, Y1L9, GLOBAL(HF2_outclock1), !B1_i12);


--S1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i37~51 at LC1_14_H4
--operation mode is normal

S1L2 = AMPP_FUNCTION(DB1_dffs[6], Z1_segment_write_addr_adv_ena);


--S1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|i37~52 at LC2_14_H4
--operation mode is normal

S1L3 = AMPP_FUNCTION(T1_is_max_write_address_ff, S1L4, S1L2, C5L31);


--C5_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[9] at LC10_13_H4
--operation mode is counter

C5_dffs[9] = AMPP_FUNCTION(C5_dffs[9], C5L9, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L01 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[10]~COUT at LC10_13_H4
--operation mode is counter

C5L01 = AMPP_FUNCTION(C5_dffs[9], C5L9);


--R2L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|i~501 at LC10_3_D4
--operation mode is normal

R2L3 = AMPP_FUNCTION(W84_sload_path[1], W84_sload_path[2], W84_sload_path[3], W84_sload_path[0]);


--ZB1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC3_15_C2
--operation mode is normal

ZB1_dpr_wadr[9]_lut_out = W31_q[9];
ZB1_dpr_wadr[9] = DFFE(ZB1_dpr_wadr[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC6_6_C1
--operation mode is normal

ZB1_dpr_radr[9]_lut_out = M1_COMM_ctrl_local.rx_tail[9];
ZB1_dpr_radr[9] = DFFE(ZB1_dpr_radr[9]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC9_12_C2
--operation mode is normal

ZB1_dpr_wadr[10]_lut_out = W31_q[10];
ZB1_dpr_wadr[10] = DFFE(ZB1_dpr_wadr[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC10_13_C2
--operation mode is normal

ZB1_dpr_radr[10]_lut_out = M1_COMM_ctrl_local.rx_tail[10];
ZB1_dpr_radr[10] = DFFE(ZB1_dpr_radr[10]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC3_4_C1
--operation mode is normal

ZB1_dpr_wadr[11]_lut_out = W31_q[11];
ZB1_dpr_wadr[11] = DFFE(ZB1_dpr_wadr[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC5_14_C1
--operation mode is normal

ZB1_dpr_radr[11]_lut_out = M1_COMM_ctrl_local.rx_tail[11];
ZB1_dpr_radr[11] = DFFE(ZB1_dpr_radr[11]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC6_16_C2
--operation mode is normal

ZB1_dpr_wadr[12]_lut_out = W31_q[12];
ZB1_dpr_wadr[12] = DFFE(ZB1_dpr_wadr[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC8_14_C1
--operation mode is normal

ZB1_dpr_radr[12]_lut_out = M1_COMM_ctrl_local.rx_tail[12];
ZB1_dpr_radr[12] = DFFE(ZB1_dpr_radr[12]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~351 at LC1_9_C2
--operation mode is normal

ZB1L911 = !ZB1L96 & !ZB1L56 & !ZB1L76 & !ZB1L17;


--ZB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358 at LC2_9_C2
--operation mode is normal

ZB1L421 = (!ZB1L57 & !ZB1L97 & !ZB1L37 & !ZB1L77) & CASCADE(ZB1L911);


--ZB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~353 at LC8_7_C2
--operation mode is normal

ZB1L021 = !ZB1L49 & !ZB1L69 & !ZB1L29 & !ZB1L89;


--ZB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC9_7_C2
--operation mode is normal

ZB1L521 = (!ZB1L201 & !ZB1L601 & !ZB1L001 & !ZB1L401) & CASCADE(ZB1L021);


--ZB1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC6_13_C2
--operation mode is normal

ZB1_dpr_wadr[7]_lut_out = W31_q[7];
ZB1_dpr_wadr[7] = DFFE(ZB1_dpr_wadr[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC7_13_C2
--operation mode is normal

ZB1_dpr_radr[7]_lut_out = M1_COMM_ctrl_local.rx_tail[7];
ZB1_dpr_radr[7] = DFFE(ZB1_dpr_radr[7]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--KD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC9_11_J3
--operation mode is normal

KD1L4 = !KD1_loopcnt[4] & KD1L65Q & KD1L81 & !KD1_loopcnt[3];


--KD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC5_12_J3
--operation mode is normal

KD1L5 = KD1L55Q & !KD1_last_byte & (!XD1L9Q # !QD1L15Q);


--KD1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC2_8_H3
--operation mode is normal

KD1L45Q_lut_out = !QD1_STF;
KD1L45Q = DFFE(KD1L45Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC4_12_J3
--operation mode is normal

KD1L6 = QD1L15Q & XD1L9Q & KD1L55Q & !KD1_last_byte;


--KD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC7_11_J3
--operation mode is normal

KD1L8 = KD1_loopcnt[4] # KD1_loopcnt[3] # !KD1L81;


--YC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC1_5_L3
--operation mode is normal

YC1L21Q_lut_out = QD1L311Q & YC1L7Q;
YC1L21Q = DFFE(YC1L21Q_lut_out, GLOBAL(HF1_outclock0), !BC1L42Q, , );


--HC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC9_14_G4
--operation mode is normal

HC1_srg[4]_lut_out = HC1L22 # HC1L24Q & DB5_dffs[4];
HC1_srg[4] = DFFE(HC1_srg[4]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC10_13_G4
--operation mode is normal

HC1L12 = HC1_srg[5] & (HC1L34Q & HC1_srg[4] # !HC1L14Q) # !HC1_srg[5] & HC1L34Q & HC1_srg[4];


--FD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC7_1_E3
--operation mode is normal

FD1L1 = YC1L71Q & (FD1_b_full $ (YC1L61Q & FD1_b_non_empty)) # !YC1L71Q & (!FD1_b_non_empty # !YC1L61Q);


--DB7_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC7_6_H3
--operation mode is normal

DB7_dffs[3]_lut_out = M1_COMM_ctrl_local.id[3] & (QD1_ID_LOAD # DB7_dffs[4]) # !M1_COMM_ctrl_local.id[3] & !QD1_ID_LOAD & DB7_dffs[4];
DB7_dffs[3] = DFFE(DB7_dffs[3]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--QD1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~356 at LC5_11_I3
--operation mode is normal

QD1L39 = (!QD1L6 & !QD1L71 & QD1L601 & !QD1L1) & CASCADE(QD1L29);


--QD1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~355 at LC4_11_I3
--operation mode is normal

QD1L29 = QD1L14 & (QD1_SEND_IDLE # QD1L8 & !SD1L9Q);


--WC2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC3_6_J3
--operation mode is normal

WC2_SRG[7]_lut_out = QD1_STF # KD1_crc32_en & WC2_i9 # !KD1_crc32_en & WC2_SRG[7];
WC2_SRG[7] = DFFE(WC2_SRG[7]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC8_7_J3
--operation mode is normal

WC2_SRG[31]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[30] # !KD1_crc32_en & WC2_SRG[31];
WC2_SRG[31] = DFFE(WC2_SRG[31]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC1_6_J3
--operation mode is normal

WC2_i10 = WC2_SRG[31] $ WC2_SRG[7];


--KD1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC10_12_J3
--operation mode is normal

KD1_crc32_en_lut_out = !QD1_STF & (KD1L65Q # KD1L75Q);
KD1_crc32_en = DFFE(KD1_crc32_en_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--KD1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC3_16_J3
--operation mode is normal

KD1_crc32_data_lut_out = KD1_srg[7] & (QD1_STF # !KD1L75Q);
KD1_crc32_data = DFFE(KD1_crc32_data_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC6_16_J3
--operation mode is normal

WC2_i4 = WC2_SRG[31] $ KD1_crc32_data;


--WC2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC1_15_J3
--operation mode is normal

WC2_SRG[23]_lut_out = QD1_STF # KD1_crc32_en & WC2_i16 # !KD1_crc32_en & WC2_SRG[23];
WC2_SRG[23] = DFFE(WC2_SRG[23]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC9_7_J3
--operation mode is normal

WC2_SRG[15]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[14] # !KD1_crc32_en & WC2_SRG[15];
WC2_SRG[15] = DFFE(WC2_SRG[15]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC5_7_J3
--operation mode is normal

WC2_i14 = WC2_SRG[31] $ WC2_SRG[15];


--DB6_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC8_2_J3
--operation mode is normal

DB6_dffs[1]_lut_out = WB1L91Q & W74_sload_path[1] # !WB1L91Q & DB6_dffs[2];
DB6_dffs[1] = DFFE(DB6_dffs[1]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--WB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg at LC10_4_O3
--operation mode is normal

WB1L91Q_lut_out = WB1L5;
WB1L91Q = DFFE(WB1L91Q_lut_out, GLOBAL(HF1_outclock0), !TB1L25, , );


--VB1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36 at LC9_6_J3
--operation mode is normal

VB1_inst36 = QD1_TXSHR8 # WB1L91Q;


--DB9_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC10_3_J3
--operation mode is normal

DB9_dffs[1]_lut_out = DB9_dffs[2] & (W74_sload_path[1] # !YC1L9Q) # !DB9_dffs[2] & YC1L9Q & W74_sload_path[1];
DB9_dffs[1] = DFFE(DB9_dffs[1]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--VB1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38 at LC4_3_I3
--operation mode is normal

VB1_inst38 = QD1_RXSHR8 # YC1L9Q;


--WC2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC3_7_J3
--operation mode is normal

WC2_SRG[9]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[8] # !KD1_crc32_en & WC2_SRG[9];
WC2_SRG[9] = DFFE(WC2_SRG[9]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC6_7_J3
--operation mode is normal

WC2_SRG[1]_lut_out = QD1_STF # KD1_crc32_en & WC2_i5 # !KD1_crc32_en & WC2_SRG[1];
WC2_SRG[1] = DFFE(WC2_SRG[1]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC2_8_J3
--operation mode is normal

RB43L1 = QD1L97Q # QD1L27Q & WC2_SRG[9] # !QD1L27Q & WC2_SRG[1];


--WC2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC7_7_J3
--operation mode is normal

WC2_SRG[25]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[24] # !KD1_crc32_en & WC2_SRG[25];
WC2_SRG[25] = DFFE(WC2_SRG[25]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC10_7_J3
--operation mode is normal

WC2_SRG[17]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[16] # !KD1_crc32_en & WC2_SRG[17];
WC2_SRG[17] = DFFE(WC2_SRG[17]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC3_8_J3
--operation mode is normal

RB43L2 = (QD1L27Q & WC2_SRG[25] # !QD1L27Q & WC2_SRG[17] # !QD1L97Q) & CASCADE(RB43L1);


--RB33L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_2_A3
--operation mode is normal

RB33L1 = QD1L97Q # QD1L27Q & WF1_portadataout[9] # !QD1L27Q & WF1_portadataout[1];


--RB33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_2_A3
--operation mode is normal

RB33L2 = (QD1L27Q & WF1_portadataout[25] # !QD1L27Q & WF1_portadataout[17] # !QD1L97Q) & CASCADE(RB33L1);


--RB63L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC1_3_J3
--operation mode is normal

RB63L1 = QD1L97Q # !QD1L27Q;


--RB63L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_3_J3
--operation mode is normal

RB63L2 = (QD1L27Q & DB6_dffs[1] # !QD1L27Q & DB9_dffs[1] # !QD1L97Q) & CASCADE(RB63L1);


--DB6_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_3_J3
--operation mode is normal

DB6_dffs[3]_lut_out = WB1L91Q & W74_sload_path[3] # !WB1L91Q & DB6_dffs[4];
DB6_dffs[3] = DFFE(DB6_dffs[3]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_1_J3
--operation mode is normal

DB9_dffs[3]_lut_out = YC1L9Q & W74_sload_path[3] # !YC1L9Q & DB9_dffs[4];
DB9_dffs[3] = DFFE(DB9_dffs[3]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--NB2_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC13_1_E3
NB2_q[3]_data_in = COM_AD_D[5];
NB2_q[3]_write_enable = ED1_valid_wreq;
NB2_q[3]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[3]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[3]_clear_0 = !YC1L41Q;
NB2_q[3]_clock_enable_1 = ED1_valid_rreq;
NB2_q[3]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[3]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[3] = MEMORY_SEGMENT(NB2_q[3]_data_in, NB2_q[3]_write_enable, NB2_q[3]_clock_0, NB2_q[3]_clock_1, NB2_q[3]_clear_0, , , NB2_q[3]_clock_enable_1, VCC, NB2_q[3]_write_address, NB2_q[3]_read_address);


--RB65L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_14_J3
--operation mode is normal

RB65L1 = QD1L97Q # !QD1L27Q & NB2_q[3];


--RB65L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_14_J3
--operation mode is normal

RB65L2 = (DB7_dffs[3] & !QD1L27Q # !QD1L97Q) & CASCADE(RB65L1);


--RB55L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_13_J3
--operation mode is normal

RB55L1 = QD1L49Q # QD1L68Q & RB25L2 # !QD1L68Q & RB15L2;


--RB55L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC4_13_J3
--operation mode is normal

RB55L2 = (QD1L68Q & RB45L2 # !QD1L68Q & RB35L2 # !QD1L49Q) & CASCADE(RB55L1);


--KD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~846 at LC7_9_H3
--operation mode is normal

KD1L12 = QD1L79Q & RB47L2 # !QD1L79Q & RB37L2;


--DB8_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_10_H3
--operation mode is normal

DB8_dffs[7]_lut_out = DB8_dffs[8] & (KD1L22 # !XD1L9Q) # !DB8_dffs[8] & XD1L9Q & KD1L22;
DB8_dffs[7] = DFFE(DB8_dffs[7]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--LC1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC10_5_S3
--operation mode is normal

LC1_inst10[6]_lut_out = COM_AD_D[8];
LC1_inst10[6] = DFFE(LC1_inst10[6]_lut_out, GLOBAL(HF1_outclock0), , , );


--FF1_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[5] at LC3_7_U4
--operation mode is normal

FF1_B_srg[5]_lut_out = COINC_DOWN_B;
FF1_B_srg[5] = DFFE(FF1_B_srg[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF1_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[5] at LC6_16_U4
--operation mode is normal

FF1_A_srg[5]_lut_out = COINC_DOWN_A;
FF1_A_srg[5] = DFFE(FF1_A_srg[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[5] at LC5_15_V2
--operation mode is normal

FF2_B_srg[5]_lut_out = COINC_UP_B;
FF2_B_srg[5] = DFFE(FF2_B_srg[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--FF2_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[5] at LC3_12_V3
--operation mode is normal

FF2_A_srg[5]_lut_out = COINC_UP_A;
FF2_A_srg[5] = DFFE(FF2_A_srg[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][6] at LC1_6_W3
--operation mode is normal

BF1_pre_timer_up[3][6]_lut_out = DF2L51Q & !BF2L675 & BF2L401 # !BF1L623;
BF1_pre_timer_up[3][6] = DFFE(BF1_pre_timer_up[3][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][6] at LC4_10_U3
--operation mode is normal

BF1_pre_timer_up[1][6]_lut_out = BF2L675 & DF2L51Q & BF2L401 # !BF1L253;
BF1_pre_timer_up[1][6] = DFFE(BF1_pre_timer_up[1][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][6] at LC10_5_U3
--operation mode is normal

BF1_pre_timer_up[0][6]_lut_out = DF2L51Q & BF2L675 & !BF2L401 # !BF1L563;
BF1_pre_timer_up[0][6] = DFFE(BF1_pre_timer_up[0][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][6] at LC10_3_W3
--operation mode is normal

BF1_pre_timer_up[2][6]_lut_out = DF2L51Q & !BF2L401 & !BF2L675 # !BF1L933;
BF1_pre_timer_up[2][6] = DFFE(BF1_pre_timer_up[2][6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i363 at LC8_9_Q1
--operation mode is normal

BF1_i363 = M1_LC_ctrl_local.lc_cable_length_down[3][0] $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~437 at LC7_9_Q1
--operation mode is normal

BF1L55 = !BF1_i363 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] $ (BF1_i5 # !BF1L942));


--BF1L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~441 at LC9_5_Q1
--operation mode is normal

BF1L963 = BF1L352 & (BF1_launch_old # !PE1L1Q);


--BF1L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~461 at LC6_9_Q1
--operation mode is normal

BF1L26 = (BF1L55 & !BF1L202 & (BF1L963 $ !M1_LC_ctrl_local.lc_cable_length_down[3][3])) & CASCADE(BF1L66);


--BF1_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i290 at LC10_4_Q1
--operation mode is normal

BF1_i290 = M1_LC_ctrl_local.lc_cable_length_down[1][0] $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~442 at LC4_4_Q1
--operation mode is normal

BF1L65 = !BF1_i290 & (M1_LC_ctrl_local.lc_cable_length_down[1][1] $ (BF1L942 & !BF1_i5));


--BF1L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~462 at LC7_4_Q1
--operation mode is normal

BF1L36 = (BF1L65 & !BF1L081 & (M1_LC_ctrl_local.lc_cable_length_down[1][3] $ !BF1L963)) & CASCADE(BF1L76);


--BF1_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][5] at LC3_16_Q4
--operation mode is normal

BF1_pre_timer_down[3][5]_lut_out = BF1L272 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF1_pre_timer_down[3][5] = DFFE(BF1_pre_timer_down[3][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][5] at LC4_6_W4
--operation mode is normal

BF1_pre_timer_down[1][5]_lut_out = BF1L892 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][5] = DFFE(BF1_pre_timer_down[1][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i260 at LC8_5_Q1
--operation mode is normal

BF1_i260 = M1_LC_ctrl_local.lc_cable_length_down[0][6] $ (BF1L952 & (BF1_launch_old # !PE1L1Q));


--BF1_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i259 at LC6_5_Q1
--operation mode is normal

BF1_i259 = M1_LC_ctrl_local.lc_cable_length_down[0][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i257 at LC7_5_Q1
--operation mode is normal

BF1_i257 = M1_LC_ctrl_local.lc_cable_length_down[0][3] $ (BF1L352 & (BF1_launch_old # !PE1L1Q));


--BF1L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~463 at LC3_5_Q1
--operation mode is normal

BF1L46 = (!BF1_i257 & !BF1_i260 & !BF1_i259 & !BF1L961) & CASCADE(BF1L86);


--BF1_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i326 at LC8_11_Q1
--operation mode is normal

BF1_i326 = M1_LC_ctrl_local.lc_cable_length_down[2][0] $ (!BF1_launch_old & PE1L1Q # !BF1L742);


--BF1L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~451 at LC9_11_Q1
--operation mode is normal

BF1L75 = !BF1_i326 & (M1_LC_ctrl_local.lc_cable_length_down[2][1] $ (BF1L942 & !BF1_i5));


--BF1L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~464 at LC7_11_Q1
--operation mode is normal

BF1L56 = (BF1L75 & !BF1L191 & (M1_LC_ctrl_local.lc_cable_length_down[2][3] $ !BF1L963)) & CASCADE(BF1L96);


--BF1_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][5] at LC5_16_W4
--operation mode is normal

BF1_pre_timer_down[0][5]_lut_out = BF1L113 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][5] = DFFE(BF1_pre_timer_down[0][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][5] at LC7_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][5]_lut_out = BF1L582 & (BF2L575 # BF2L501 # !DF1L51Q);
BF1_pre_timer_down[2][5] = DFFE(BF1_pre_timer_down[2][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[6] at LC4_6_O1
--operation mode is normal

BF1_launch_timer[6]_lut_out = !BF1_launch_old & PE1L1Q # !BF1L952;
BF1_launch_timer[6] = DFFE(BF1_launch_timer[6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~443 at LC6_3_Q1
--operation mode is normal

BF1L173 = BF1L752 & (BF1_launch_old # !PE1L1Q);


--BF2L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~326 at LC3_9_V1
--operation mode is normal

BF2L023 = BF2L675 & M1_LC_ctrl_local.lc_cable_length_up[0][5] & !BF2L401 # !BF2L675 & (M1_LC_ctrl_local.lc_cable_length_up[2][5] # BF2L401);


--BF2L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~327 at LC8_9_V1
--operation mode is normal

BF2L123 = BF2L023 & (M1_LC_ctrl_local.lc_cable_length_up[3][5] # !BF2L401) # !BF2L023 & BF2L401 & M1_LC_ctrl_local.lc_cable_length_up[1][5];


--BF2L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~314 at LC3_8_Q1
--operation mode is normal

BF2L803 = BF2L575 & M1_LC_ctrl_local.lc_cable_length_down[0][5] & !BF2L501 # !BF2L575 & (M1_LC_ctrl_local.lc_cable_length_down[2][5] # BF2L501);


--BF2L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~315 at LC8_8_Q1
--operation mode is normal

BF2L903 = BF2L803 & (M1_LC_ctrl_local.lc_cable_length_down[3][5] # !BF2L501) # !BF2L803 & M1_LC_ctrl_local.lc_cable_length_down[1][5] & BF2L501;


--BF1_i388 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i388 at LC10_15_O1
--operation mode is normal

BF1_i388 = BF2L273 $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i407~107 at LC3_15_O1
--operation mode is normal

BF1L87 = (!BF1_i388 & (BF2L673 $ (BF1_i5 # !BF1L162))) & CASCADE(BF1L67);


--BF1_i387 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i387 at LC8_15_O1
--operation mode is normal

BF1_i387 = BF2L073 $ (BF1L552 & (BF1_launch_old # !PE1L1Q));


--BF1L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i407~105 at LC2_15_O1
--operation mode is normal

BF1L67 = !BF1_i387 & (BF2L473 $ (BF1_i5 # !BF1L952));


--BF1_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[3] at LC4_8_O1
--operation mode is normal

BF1_launch_timer[3]_lut_out = BF1L352 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[3] = DFFE(BF1_launch_timer[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~292 at LC7_16_Q1
--operation mode is normal

BF2L682 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_up[2][3]) # !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][3] & !M1_LC_ctrl_local.lc_length[0];


--BF2L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~293 at LC1_16_Q1
--operation mode is normal

BF2L782 = BF2L682 & (M1_LC_ctrl_local.lc_cable_length_up[3][3] # !M1_LC_ctrl_local.lc_length[0]) # !BF2L682 & M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[1][3];


--BF2L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~286 at LC4_5_O1
--operation mode is normal

BF2L082 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_up[1][0] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_cable_length_up[0][0] & !M1_LC_ctrl_local.lc_length[1];


--BF2L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~287 at LC6_5_O1
--operation mode is normal

BF2L182 = BF2L082 & (M1_LC_ctrl_local.lc_cable_length_up[3][0] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L082 & !M1_LC_ctrl_local.lc_cable_length_up[2][0] & M1_LC_ctrl_local.lc_length[1];


--BF1_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[0] at LC3_8_O1
--operation mode is normal

BF1_launch_timer[0]_lut_out = BF1L742 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[0] = DFFE(BF1_launch_timer[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[5] at LC9_8_O1
--operation mode is normal

BF1_launch_timer[5]_lut_out = BF1L752 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[5] = DFFE(BF1_launch_timer[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3199 at LC10_8_O1
--operation mode is normal

BF1L034 = BF1_launch_timer[7] # BF1_launch_timer[5];


--BF1_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[2] at LC5_8_O1
--operation mode is normal

BF1_launch_timer[2]_lut_out = BF1L152 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[2] = DFFE(BF1_launch_timer[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[1] at LC7_8_O1
--operation mode is normal

BF1_launch_timer[1]_lut_out = BF1L942 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[1] = DFFE(BF1_launch_timer[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3200 at LC6_8_O1
--operation mode is normal

BF1L134 = BF1_launch_timer[0] # BF1_launch_timer[3] # BF1_launch_timer[2] # BF1_launch_timer[1];


--BF1_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[4] at LC1_7_O1
--operation mode is normal

BF1_launch_timer[4]_lut_out = BF1L552 & (BF1_launch_old # !PE1L1Q);
BF1_launch_timer[4] = DFFE(BF1_launch_timer[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~0 at LC10_7_O1
--operation mode is normal

BF1L49 = BF1_launch_timer[6] # BF1L134 # BF1_launch_timer[4] # BF1L034;


--BF2L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~282 at LC3_10_O1
--operation mode is normal

BF2L672 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_up[1][6]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][6];


--BF2L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~283 at LC5_10_O1
--operation mode is normal

BF2L772 = BF2L672 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L672 & M1_LC_ctrl_local.lc_cable_length_up[2][6] & M1_LC_ctrl_local.lc_length[1];


--BF2L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~284 at LC4_15_Q1
--operation mode is normal

BF2L872 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_down[1][6] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][6];


--BF2L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~285 at LC9_14_Q1
--operation mode is normal

BF2L972 = BF2L872 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L872 & M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[2][6];


--BF2L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~288 at LC6_15_V1
--operation mode is normal

BF2L282 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # !M1_LC_ctrl_local.lc_cable_length_up[1][1]) # !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[0][1] & !M1_LC_ctrl_local.lc_length[1];


--BF2L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~289 at LC10_15_V1
--operation mode is normal

BF2L382 = BF2L282 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L282 & M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_cable_length_up[2][1];


--BF2L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~290 at LC1_6_U1
--operation mode is normal

BF2L482 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_up[1][2] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][2];


--BF2L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~291 at LC9_6_U1
--operation mode is normal

BF2L582 = BF2L482 & (!M1_LC_ctrl_local.lc_length[1] # !M1_LC_ctrl_local.lc_cable_length_up[3][2]) # !BF2L482 & M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[2][2];


--BF1_i422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i422 at LC8_12_O1
--operation mode is normal

BF1_i422 = BF2L783 $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i441~107 at LC4_12_O1
--operation mode is normal

BF1L78 = (!BF1_i422 & (BF2L193 $ (BF1_i5 # !BF1L162))) & CASCADE(BF1L58);


--BF1_i421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i421 at LC2_12_O1
--operation mode is normal

BF1_i421 = BF2L583 $ (BF1L552 & (BF1_launch_old # !PE1L1Q));


--BF1L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i441~105 at LC3_12_O1
--operation mode is normal

BF1L58 = !BF1_i421 & (BF2L983 $ (BF1_i5 # !BF1L952));


--BF2L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~304 at LC8_12_Q1
--operation mode is normal

BF2L892 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_cable_length_down[2][3] # M1_LC_ctrl_local.lc_length[0]) # !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][3] & !M1_LC_ctrl_local.lc_length[0];


--BF2L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~305 at LC3_12_Q1
--operation mode is normal

BF2L992 = BF2L892 & (M1_LC_ctrl_local.lc_cable_length_down[3][3] # !M1_LC_ctrl_local.lc_length[0]) # !BF2L892 & M1_LC_ctrl_local.lc_cable_length_down[1][3] & M1_LC_ctrl_local.lc_length[0];


--BF2L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~298 at LC1_11_O1
--operation mode is normal

BF2L292 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_length[1] # M1_LC_ctrl_local.lc_cable_length_down[1][0]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_cable_length_down[0][0] & !M1_LC_ctrl_local.lc_length[1];


--BF2L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~299 at LC7_10_O1
--operation mode is normal

BF2L392 = BF2L292 & (M1_LC_ctrl_local.lc_cable_length_down[3][0] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L292 & M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_cable_length_down[2][0];


--BF2L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~300 at LC3_6_Q1
--operation mode is normal

BF2L492 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # !M1_LC_ctrl_local.lc_cable_length_down[2][1]) # !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][1] & !M1_LC_ctrl_local.lc_length[0];


--BF2L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~301 at LC4_6_Q1
--operation mode is normal

BF2L592 = BF2L492 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] # !M1_LC_ctrl_local.lc_length[0]) # !BF2L492 & M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_cable_length_down[1][1];


--BF2L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~302 at LC5_15_Q1
--operation mode is normal

BF2L692 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_down[1][2] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][2];


--BF2L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~303 at LC2_15_Q1
--operation mode is normal

BF2L792 = BF2L692 & (!M1_LC_ctrl_local.lc_length[1] # !M1_LC_ctrl_local.lc_cable_length_down[3][2]) # !BF2L692 & M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[2][2];


--BF2_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[6] at LC2_9_U1
--operation mode is normal

BF2_launch_timer[6]_lut_out = !BF2_launch_old & PE2L1Q # !BF2L404;
BF2_launch_timer[6] = DFFE(BF2_launch_timer[6]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L615 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~587 at LC10_10_V1
--operation mode is normal

BF2L615 = BF2L204 & (BF2_launch_old # !PE2L1Q);


--BF2_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i219 at LC8_7_U1
--operation mode is normal

BF2_i219 = M1_LC_ctrl_local.lc_cable_length_up[3][0] $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~442 at LC10_7_U1
--operation mode is normal

BF2L06 = !BF2_i219 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] $ (BF2_i5 # !BF2L493));


--BF2L415 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~585 at LC8_10_U1
--operation mode is normal

BF2L415 = BF2L893 & (BF2_launch_old # !PE2L1Q);


--BF2L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~466 at LC6_7_U1
--operation mode is normal

BF2L76 = (BF2L06 & !BF2L912 & (BF2L415 $ !M1_LC_ctrl_local.lc_cable_length_up[3][3])) & CASCADE(BF2L17);


--BF2_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i146 at LC10_9_U1
--operation mode is normal

BF2_i146 = M1_LC_ctrl_local.lc_cable_length_up[1][0] $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~447 at LC6_9_U1
--operation mode is normal

BF2L16 = !BF2_i146 & (M1_LC_ctrl_local.lc_cable_length_up[1][1] $ (BF2L493 & !BF2_i5));


--BF2L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~467 at LC9_9_U1
--operation mode is normal

BF2L86 = (BF2L16 & !BF2L791 & (BF2L415 $ !M1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(BF2L27);


--BF2_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][5] at LC6_16_U3
--operation mode is normal

BF2_pre_timer_up[3][5]_lut_out = BF2L964 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF2_pre_timer_up[3][5] = DFFE(BF2_pre_timer_up[3][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][5] at LC2_10_W3
--operation mode is normal

BF2_pre_timer_up[1][5]_lut_out = BF2L594 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][5] = DFFE(BF2_pre_timer_up[1][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i116 at LC1_16_U1
--operation mode is normal

BF2_i116 = M1_LC_ctrl_local.lc_cable_length_up[0][6] $ (BF2L404 & (BF2_launch_old # !PE2L1Q));


--BF2_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i115 at LC4_16_U1
--operation mode is normal

BF2_i115 = M1_LC_ctrl_local.lc_cable_length_up[0][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i113 at LC6_16_U1
--operation mode is normal

BF2_i113 = M1_LC_ctrl_local.lc_cable_length_up[0][3] $ (BF2L893 & (BF2_launch_old # !PE2L1Q));


--BF2L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~468 at LC10_16_U1
--operation mode is normal

BF2L96 = (!BF2_i113 & !BF2_i115 & !BF2_i116 & !BF2L681) & CASCADE(BF2L37);


--BF2_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i182 at LC9_11_U1
--operation mode is normal

BF2_i182 = M1_LC_ctrl_local.lc_cable_length_up[2][0] $ (PE2L1Q & !BF2_launch_old # !BF2L293);


--BF2L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~456 at LC1_11_U1
--operation mode is normal

BF2L26 = !BF2_i182 & (M1_LC_ctrl_local.lc_cable_length_up[2][1] $ (!BF2_i5 & BF2L493));


--BF2L07 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~469 at LC5_11_U1
--operation mode is normal

BF2L07 = (BF2L26 & !BF2L802 & (BF2L415 $ !M1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(BF2L47);


--BF2_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][5] at LC6_7_U3
--operation mode is normal

BF2_pre_timer_up[0][5]_lut_out = BF2L805 & (BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[0][5] = DFFE(BF2_pre_timer_up[0][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][5] at LC6_3_U3
--operation mode is normal

BF2_pre_timer_up[2][5]_lut_out = BF2L284 & (BF2L675 # BF2L401 # !DF2L51Q);
BF2_pre_timer_up[2][5] = DFFE(BF2_pre_timer_up[2][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i363 at LC3_7_U1
--operation mode is normal

BF2_i363 = M1_LC_ctrl_local.lc_cable_length_down[3][0] $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L97 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~448 at LC9_14_U1
--operation mode is normal

BF2L97 = !BF2_i363 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] $ (BF2_i5 # !BF2L493));


--BF2L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~472 at LC6_14_U1
--operation mode is normal

BF2L68 = (BF2L97 & !BF2L571 & (M1_LC_ctrl_local.lc_cable_length_down[3][3] $ !BF2L415)) & CASCADE(BF2L09);


--BF2_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i290 at LC4_10_U1
--operation mode is normal

BF2_i290 = M1_LC_ctrl_local.lc_cable_length_down[1][0] $ (BF2L293 & (BF2_launch_old # !PE2L1Q));


--BF2L08 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~453 at LC9_10_U1
--operation mode is normal

BF2L08 = !BF2_i290 & (M1_LC_ctrl_local.lc_cable_length_down[1][1] $ (!BF2_i5 & BF2L493));


--BF2L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~473 at LC3_10_U1
--operation mode is normal

BF2L78 = (BF2L08 & !BF2L351 & (M1_LC_ctrl_local.lc_cable_length_down[1][3] $ !BF2L415)) & CASCADE(BF2L19);


--BF2_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][5] at LC6_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][5]_lut_out = BF2L714 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][5] = DFFE(BF2_pre_timer_down[3][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][5] at LC10_8_Q4
--operation mode is normal

BF2_pre_timer_down[1][5]_lut_out = BF2L344 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF2_pre_timer_down[1][5] = DFFE(BF2_pre_timer_down[1][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i260 at LC5_15_U1
--operation mode is normal

BF2_i260 = M1_LC_ctrl_local.lc_cable_length_down[0][6] $ (BF2L404 & (BF2_launch_old # !PE2L1Q));


--BF2_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i259 at LC7_16_U1
--operation mode is normal

BF2_i259 = M1_LC_ctrl_local.lc_cable_length_down[0][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i257 at LC4_15_U1
--operation mode is normal

BF2_i257 = M1_LC_ctrl_local.lc_cable_length_down[0][3] $ (BF2L893 & (BF2_launch_old # !PE2L1Q));


--BF2L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~474 at LC8_15_U1
--operation mode is normal

BF2L88 = (!BF2_i257 & !BF2_i259 & !BF2_i260 & !BF2L241) & CASCADE(BF2L29);


--BF2_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i326 at LC7_7_Q1
--operation mode is normal

BF2_i326 = M1_LC_ctrl_local.lc_cable_length_down[2][0] $ (PE2L1Q & !BF2_launch_old # !BF2L293);


--BF2L18 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~462 at LC10_7_Q1
--operation mode is normal

BF2L18 = !BF2_i326 & (M1_LC_ctrl_local.lc_cable_length_down[2][1] $ (!BF2_i5 & BF2L493));


--BF2L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~475 at LC3_7_Q1
--operation mode is normal

BF2L98 = (BF2L18 & !BF2L461 & (M1_LC_ctrl_local.lc_cable_length_down[2][3] $ !BF2L415)) & CASCADE(BF2L39);


--BF2_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][5] at LC2_14_U4
--operation mode is normal

BF2_pre_timer_down[0][5]_lut_out = BF2L654 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][5] = DFFE(BF2_pre_timer_down[0][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][5] at LC10_6_Q4
--operation mode is normal

BF2_pre_timer_down[2][5]_lut_out = BF2L034 & (BF2L501 # BF2L575 # !DF1L51Q);
BF2_pre_timer_down[2][5] = DFFE(BF2_pre_timer_down[2][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i388 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i388 at LC8_13_U1
--operation mode is normal

BF2_i388 = BF2L273 $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L34 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i407~107 at LC5_13_U1
--operation mode is normal

BF2L34 = (!BF2_i388 & (BF2L673 $ (BF2_i5 # !BF2L604))) & CASCADE(BF2L14);


--BF2_i387 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i387 at LC9_16_O1
--operation mode is normal

BF2_i387 = BF2L073 $ (BF2L004 & (BF2_launch_old # !PE2L1Q));


--BF2L14 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i407~105 at LC4_13_U1
--operation mode is normal

BF2L14 = !BF2_i387 & (BF2L473 $ (BF2_i5 # !BF2L404));


--BF2_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[3] at LC3_13_U1
--operation mode is normal

BF2_launch_timer[3]_lut_out = BF2L893 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[3] = DFFE(BF2_launch_timer[3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[0] at LC10_11_U1
--operation mode is normal

BF2_launch_timer[0]_lut_out = BF2L293 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[0] = DFFE(BF2_launch_timer[0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[5] at LC4_10_N1
--operation mode is normal

BF2_launch_timer[5]_lut_out = BF2L204 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[5] = DFFE(BF2_launch_timer[5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L775 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3369 at LC9_10_N1
--operation mode is normal

BF2L775 = BF2_launch_timer[5] # BF2_launch_timer[7];


--BF2_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[2] at LC7_13_U1
--operation mode is normal

BF2_launch_timer[2]_lut_out = BF2L693 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[2] = DFFE(BF2_launch_timer[2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[1] at LC2_13_U1
--operation mode is normal

BF2_launch_timer[1]_lut_out = BF2L493 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[1] = DFFE(BF2_launch_timer[1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L875 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3370 at LC1_12_U1
--operation mode is normal

BF2L875 = BF2_launch_timer[0] # BF2_launch_timer[2] # BF2_launch_timer[1] # BF2_launch_timer[3];


--BF2_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[4] at LC1_13_U1
--operation mode is normal

BF2_launch_timer[4]_lut_out = BF2L004 & (BF2_launch_old # !PE2L1Q);
BF2_launch_timer[4] = DFFE(BF2_launch_timer[4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~0 at LC2_12_U1
--operation mode is normal

BF2L59 = BF2_launch_timer[6] # BF2_launch_timer[4] # BF2L875 # BF2L775;


--BF2_i422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i422 at LC2_14_O1
--operation mode is normal

BF2_i422 = BF2L783 $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i441~107 at LC7_14_O1
--operation mode is normal

BF2L25 = (!BF2_i422 & (BF2L193 $ (BF2_i5 # !BF2L604))) & CASCADE(BF2L05);


--BF2_i421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i421 at LC4_14_O1
--operation mode is normal

BF2_i421 = BF2L583 $ (BF2L004 & (BF2_launch_old # !PE2L1Q));


--BF2L05 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i441~105 at LC6_14_O1
--operation mode is normal

BF2L05 = !BF2_i421 & (BF2L983 $ (BF2_i5 # !BF2L404));


--D1L85 is calibration_sources:inst_calibration_sources|delay_bit~20 at LC7_7_Z1
--operation mode is normal

D1L85 = M1_CS_ctrl_local.CS_mode[0] & !M1_CS_ctrl_local.CS_mode[2] & !M1_CS_ctrl_local.CS_mode[1] & !L1L4Q;


--M1L0521 is slaveregister:inst_slaveregister|i14697~73 at LC4_14_P1
--operation mode is normal

M1L0521 = !VF1_MASTERHWDATA[1] & !VF1_MASTERHWDATA[3] & VF1_MASTERHWDATA[0] & VF1_MASTERHWDATA[2];


--M1L1521 is slaveregister:inst_slaveregister|i14697~75 at LC5_14_P1
--operation mode is normal

M1L1521 = (VF1_MASTERHWDATA[7] & VF1_MASTERHWDATA[5] & !VF1_MASTERHWDATA[6] & !VF1_MASTERHWDATA[4]) & CASCADE(M1L0521);


--EC1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[9] at LC5_2_B3
--operation mode is normal

EC1_inb[9]_lut_out = EC1_ina[9];
EC1_inb[9] = DFFE(EC1_inb[9]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[8] at LC10_15_B3
--operation mode is normal

EC1_inb[8]_lut_out = EC1_ina[8];
EC1_inb[8] = DFFE(EC1_inb[8]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[7] at LC7_15_B3
--operation mode is normal

EC1_inb[7]_lut_out = EC1_ina[7];
EC1_inb[7] = DFFE(EC1_inb[7]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[6] at LC6_2_B3
--operation mode is normal

EC1_inb[6]_lut_out = EC1_ina[6];
EC1_inb[6] = DFFE(EC1_inb[6]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[0] at LC5_9_E3
--operation mode is normal

EC1_inb[0]_lut_out = EC1_ina[0];
EC1_inb[0] = DFFE(EC1_inb[0]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[1] at LC4_9_E3
--operation mode is normal

EC1_inb[1]_lut_out = EC1_ina[1];
EC1_inb[1] = DFFE(EC1_inb[1]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[2] at LC8_14_B3
--operation mode is normal

EC1_inb[2]_lut_out = EC1_ina[2];
EC1_inb[2] = DFFE(EC1_inb[2]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[3] at LC9_2_B3
--operation mode is normal

EC1_inb[3]_lut_out = EC1_ina[3];
EC1_inb[3] = DFFE(EC1_inb[3]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[4] at LC5_14_B3
--operation mode is normal

EC1_inb[4]_lut_out = EC1_ina[4];
EC1_inb[4] = DFFE(EC1_inb[4]_lut_out, GLOBAL(HF1_outclock0), , , );


--EC1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[5] at LC10_2_B3
--operation mode is normal

EC1_inb[5]_lut_out = EC1_ina[5];
EC1_inb[5] = DFFE(EC1_inb[5]_lut_out, GLOBAL(HF1_outclock0), , , );


--VE2_read_idle_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_idle_en at LC7_15_R4
--operation mode is normal

VE2_read_idle_en_lut_out = VE2_st_mach_init & (VE2L802 # VE2_read_idle_en & VE2L902);
VE2_read_idle_en = DFFE(VE2_read_idle_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1413~30 at LC8_6_R4
--operation mode is normal

VE2L613 = VE2L1801Q & !VE2_read_idle_en & !VE2_flagged_rl_compr[0];


--VE2L0801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20 at LC5_7_R4
--operation mode is normal

VE2L0801Q_lut_out = !VE2L803 & VE2_st_mach_init & (VE2L19 # VE2L0801Q);
VE2L0801Q = DFFE(VE2L0801Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1398~393 at LC8_9_V4
--operation mode is normal

VE2L372 = VE2L1801Q & VE2_l[3] # !VE2L0801Q;


--VE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1398~394 at LC4_8_V4
--operation mode is normal

VE2L472 = VE2L372 # VE2L2801Q & (VE2_l[3] $ VE2L412);


--VE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1398~395 at LC1_7_V4
--operation mode is normal

VE2L572 = VE2L472 # VE2L4801Q & (VE2L842 $ VE2_l[3]);


--VE2L689 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7790 at LC2_13_V4
--operation mode is normal

VE2L689 = VE2_p[4] & (VE2_p[1] # VE2_p[2] # VE2_p[3]);


--VE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1188~120 at LC7_13_V4
--operation mode is normal

VE2L522 = VE2_l[4] & (VE2_l[2] # VE2_l[1] # VE2_l[3]);


--VE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1188~121 at LC4_13_V4
--operation mode is normal

VE2L622 = VE2L689 & (VE2L522 # VE2_l[5]) # !VE2L689 & VE2_p[5] & (VE2L522 # VE2_l[5]);


--VE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1234~636 at LC10_7_V4
--operation mode is normal

VE2L732 = !VE2_i1150 & (VE2L622 & VE2L398 # !VE2L622 & VE2_l[3]);


--VE2L122 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1163~104 at LC3_13_V4
--operation mode is normal

VE2L122 = !VE2_l[4] & (!VE2_l[2] & !VE2_l[1] # !VE2_l[3]);


--VE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1163~105 at LC10_13_V4
--operation mode is normal

VE2L222 = VE2L689 & (VE2_l[5] # !VE2L122) # !VE2L689 & VE2_p[5] & (VE2_l[5] # !VE2L122);


--VE2L867 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~952 at LC8_16_V4
--operation mode is normal

VE2L867 = VE2_l[2] # VE2_l[1];


--VE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1234~637 at LC8_7_V4
--operation mode is normal

VE2L832 = VE2_i1150 & (VE2_l[3] $ (VE2L867 # !VE2L222));


--VE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1234~638 at LC6_7_V4
--operation mode is normal

VE2L932 = VE2_i1147 & (VE2L832 # VE2L732) # !VE2_i1147 & VE2_l[3];


--VE2L789 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7791 at LC3_16_Y4
--operation mode is normal

VE2L789 = VE2_p[1] # VE2_p[2];


--VE2L889 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7792 at LC10_16_Y4
--operation mode is normal

VE2L889 = VE2_p[5] # VE2_p[4] & (VE2_p[3] # VE2L789);


--VE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1188~122 at LC4_7_V4
--operation mode is normal

VE2L722 = !VE2_l[1] & !VE2_l[2] & !VE2_l[3];


--VE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~296 at LC9_16_V4
--operation mode is normal

VE2L032 = VE2_l[4] & (VE2L7311Q # !VE2L722 # !VE2L688);


--VE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~297 at LC2_15_V4
--operation mode is normal

VE2L132 = VE2_l[3] & VE2L867 & (VE2L7311Q # !VE2L688);


--VE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~298 at LC8_15_V4
--operation mode is normal

VE2L232 = VE2L889 & (VE2_l[5] # VE2L032 # VE2L132);

--VE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~300 at LC8_15_V4
--operation mode is normal

VE2L332 = VE2L889 & (VE2_l[5] # VE2L032 # VE2L132);


--VE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1400~389 at LC10_16_V4
--operation mode is normal

VE2L872 = VE2L688 & (VE2L7311Q & !VE2_l[1] # !VE2L7311Q & VE2L988) # !VE2L688 & !VE2_l[1];


--VE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1400~390 at LC5_15_V4
--operation mode is normal

VE2L972 = VE2L3801Q & VE2L872 & VE2_i1147 & VE2L232;


--VE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1400~391 at LC8_3_V4
--operation mode is normal

VE2L082 = VE2L1801Q # VE2L2801Q # VE2L4801Q;


--VE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1400~392 at LC4_15_V4
--operation mode is normal

VE2L182 = VE2L082 # VE2L3801Q & (!VE2L232 # !VE2_i1147);


--VE2_data_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero at LC5_5_Y4
--operation mode is normal

VE2_data_exceeds_zero_lut_out = VE2L4211Q & (VE2L9101 # VE2L0201 # VE2L8101);
VE2_data_exceeds_zero = DFFE(VE2_data_exceeds_zero_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L4411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25 at LC7_13_R4
--operation mode is normal

VE2L4411Q_lut_out = VE2_st_mach_init & (VE2L3411Q # !VE2_old_equals_new_data & VE2L112);
VE2L4411Q = DFFE(VE2L4411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L2411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23 at LC3_14_R4
--operation mode is normal

VE2L2411Q_lut_out = VE2_st_mach_init & (VE2L1411Q # VE2L2411Q & VE2_old_equals_new_data);
VE2L2411Q = DFFE(VE2L2411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L0411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21 at LC2_15_R4
--operation mode is normal

VE2L0411Q_lut_out = VE2_st_mach_init & (VE2L012 # !VE2L9311Q & VE2L9211Q);
VE2L0411Q = DFFE(VE2L0411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L5411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26 at LC3_15_R1
--operation mode is normal

VE2L5411Q_lut_out = VE2_st_mach_init & VE2L4411Q & VE2L7211Q;
VE2L5411Q = DFFE(VE2L5411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L989 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7793 at LC2_14_R4
--operation mode is normal

VE2L989 = !VE2L4411Q & !VE2L0411Q & !VE2L2411Q & !VE2L5411Q;


--VE2L9311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20 at LC3_10_R1
--operation mode is normal

VE2L9311Q_lut_out = VE2_st_mach_init & (VE2L9211Q # VE2L9311Q);
VE2L9311Q = DFFE(VE2L9311Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1010~330 at LC3_3_Y4
--operation mode is normal

VE2L391 = VE2L9311Q & VE2_z[1] & !VE2L989 # !VE2L9311Q & (VE2_data_exceeds_zero # VE2_z[1] & !VE2L989);


--VE2L099 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7794 at LC5_10_X4
--operation mode is normal

VE2L099 = VE2_z[3] # VE2_z[1] & VE2_z[0] & VE2_z[2];


--VE2L199 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7795 at LC7_15_X4
--operation mode is normal

VE2L199 = VE2L099 & VE2L009 # !VE2L099 & (VE2_z[4] & VE2L009 # !VE2_z[4] & VE2L909);


--VE2L299 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7796 at LC10_4_Y4
--operation mode is normal

VE2L299 = VE2_flagged_rl_compr[0] & VE2L199 # !VE2_flagged_rl_compr[0] & (VE2_z[0] $ VE2_z[1]);


--VE2L1411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22 at LC4_15_R4
--operation mode is normal

VE2L1411Q_lut_out = (VE2_old_equals_new_data & VE2_st_mach_init) & CASCADE(VE2L212);
VE2L1411Q = DFFE(VE2L1411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L3411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24 at LC9_14_R4
--operation mode is normal

VE2L3411Q_lut_out = VE2L2411Q & !VE2_old_equals_new_data & VE2_st_mach_init;
VE2L3411Q = DFFE(VE2L3411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i922~1 at LC9_16_Y4
--operation mode is normal

VE2L751 = !VE2L3411Q & !VE2L1411Q;


--VE2L399 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7797 at LC8_15_X4
--operation mode is normal

VE2L399 = VE2L099 & VE2L409 # !VE2L099 & (VE2_z[4] & VE2L409 # !VE2_z[4] & VE2L319);


--VE2L177 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~986 at LC10_10_X4
--operation mode is normal

VE2L177 = VE2_z[3] $ (VE2_z[1] & VE2_z[0] & VE2_z[2]);


--VE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1008~289 at LC7_10_X4
--operation mode is normal

VE2L191 = !VE2L751 & (VE2_flagged_rl_compr[0] & VE2L399 # !VE2_flagged_rl_compr[0] & VE2L177);


--VE2L767 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~951 at LC6_16_V4
--operation mode is normal

VE2L767 = VE2_l[2] $ VE2_l[1];


--VE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1399~388 at LC6_15_V4
--operation mode is normal

VE2L672 = VE2L688 & (VE2L7311Q & !VE2L767 # !VE2L7311Q & VE2L198) # !VE2L688 & !VE2L767;


--VE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1399~389 at LC3_15_V4
--operation mode is normal

VE2L772 = VE2_i1147 & VE2L3801Q & VE2L672 & VE2L232;


--VE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1402~1042 at LC5_10_V4
--operation mode is normal

VE2L382 = VE2L3801Q & (VE2L7311Q # !VE2_ring_write_clk1);


--VE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1397~871 at LC4_11_V4
--operation mode is normal

VE2L962 = VE2L688 & VE2L598 & VE2L622 & !VE2L7311Q;


--VE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1169~4 at LC1_11_V4
--operation mode is normal

VE2L422 = VE2_l[4] $ (VE2_l[3] & VE2L867 & VE2L222 # !VE2_l[3] & !VE2L222);


--VE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1397~872 at LC9_10_V4
--operation mode is normal

VE2L072 = VE2L382 & (VE2L962 # !VE2L422 & VE2_i1150);


--VE2L377 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1001 at LC8_11_V4
--operation mode is normal

VE2L377 = VE2_l[3] $ VE2_l[4];


--VE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1408~51 at LC3_4_V4
--operation mode is normal

VE2L703 = VE2L2801Q & VE2L412;


--VE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1397~873 at LC7_4_V4
--operation mode is normal

VE2L172 = VE2L072 # VE2L377 & (VE2L282 # VE2L703);


--VE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1397~874 at LC5_4_V4
--operation mode is normal

VE2L272 = VE2L3801Q & (!VE2L622 & !VE2_i1150 # !VE2_i1147);


--VE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~1019 at LC2_3_V4
--operation mode is normal

VE2L562 = VE2L272 # VE2L2801Q & !VE2L412 # !VE2L462;


--VE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1007~251 at LC5_4_Y4
--operation mode is normal

VE2L981 = !VE2L9311Q & !VE2_data_exceeds_zero;


--VE2L499 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7798 at LC8_14_R4
--operation mode is normal

VE2L499 = !VE2L2411Q & !VE2L0411Q & !VE2L4411Q;


--VE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1007~252 at LC7_3_Y4
--operation mode is normal

VE2L091 = VE2L981 # VE2_z[4] & (VE2L5411Q # !VE2L499);


--VE2L599 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7799 at LC6_15_X4
--operation mode is normal

VE2L599 = VE2_z[4] & VE2L609 # !VE2_z[4] & (VE2L099 & VE2L609 # !VE2L099 & VE2L519);


--VE2L277 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~988 at LC8_10_X4
--operation mode is normal

VE2L277 = VE2_z[1] & VE2_z[2] & VE2_z[0] & VE2_z[3];


--VE2L699 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7800 at LC10_15_X4
--operation mode is normal

VE2L699 = VE2_flagged_rl_compr[0] & VE2L599 # !VE2_flagged_rl_compr[0] & (VE2L277 $ VE2_z[4]);


--VE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1009~331 at LC1_16_X4
--operation mode is normal

VE2L291 = VE2_z[2] & (!VE2L9311Q & VE2_data_exceeds_zero # !VE2L989) # !VE2_z[2] & !VE2L9311Q & VE2_data_exceeds_zero;


--VE2L799 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7801 at LC3_16_X4
--operation mode is normal

VE2L799 = VE2L099 & VE2L209 # !VE2L099 & (VE2_z[4] & VE2L209 # !VE2_z[4] & VE2L119);


--VE2L077 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~981 at LC6_3_X4
--operation mode is normal

VE2L077 = VE2_z[2] $ (VE2_z[1] & VE2_z[0]);


--VE2L899 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7802 at LC5_16_X4
--operation mode is normal

VE2L899 = VE2_flagged_rl_compr[0] & VE2L799 # !VE2_flagged_rl_compr[0] & VE2L077;


--VE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1011~472 at LC8_4_Y4
--operation mode is normal

VE2L491 = VE2_z[0] & (VE2L5411Q # !VE2L499) # !VE2L9311Q;


--VE2L999 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7803 at LC4_16_X4
--operation mode is normal

VE2L999 = VE2L099 & VE2L898 # !VE2L099 & (VE2_z[4] & VE2L898 # !VE2_z[4] & VE2L709);


--VE2L0001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7804 at LC9_15_X4
--operation mode is normal

VE2L0001 = VE2_z[0] & VE2_flagged_rl_compr[0] & VE2L999 # !VE2_z[0] & (VE2L999 # !VE2_flagged_rl_compr[0]);


--VE2L1001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7805 at LC10_11_X4
--operation mode is normal

VE2L1001 = VE2_z[0] & VE2_z[1] & VE2_z[2];


--VE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1003~247 at LC3_10_X4
--operation mode is normal

VE2L581 = !VE2_flagged_rl_compr[0] & VE2L5411Q & (VE2_z[3] $ VE2L1001);


--VE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1002~282 at LC6_10_X4
--operation mode is normal

VE2L281 = VE2_flagged_rl_compr[0] & VE2L5411Q # !VE2L751 # !VE2L499;


--VE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1002~283 at LC3_3_X4
--operation mode is normal

VE2L381 = VE2L5411Q & !VE2_flagged_rl_compr[0];


--VE2L967 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~976 at LC2_3_X4
--operation mode is normal

VE2L967 = VE2_z[0] $ VE2_z[1];


--VE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1005~257 at LC3_2_X4
--operation mode is normal

VE2L781 = VE2_data_exceeds_zero & (VE2L967 & VE2L381 # !VE2L9311Q) # !VE2_data_exceeds_zero & VE2L967 & VE2L381;


--VE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1004~268 at LC10_2_X4
--operation mode is normal

VE2L681 = VE2L077 & (VE2L381 # !VE2L9311Q & VE2_data_exceeds_zero) # !VE2L077 & !VE2L9311Q & VE2_data_exceeds_zero;


--VE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1002~284 at LC7_3_X4
--operation mode is normal

VE2L481 = VE2L981 # VE2L381 & (VE2L277 $ VE2_z[4]);


--VE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1006~201 at LC6_13_V4
--operation mode is normal

VE2L881 = VE2L5411Q & (VE2_z[0] $ !VE2_flagged_rl_compr[0]) # !VE2L9311Q;


--VE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1024~18 at LC7_14_R4
--operation mode is normal

VE2L702 = !VE2L2411Q & !VE2L4411Q;


--VE2L737 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~111 at LC4_14_R4
--operation mode is normal

VE2L737 = VE2L0411Q # VE2L3411Q # VE2L1411Q # !VE2L702;


--VE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~1020 at LC8_5_V4
--operation mode is normal

VE2L662 = VE2L798 & VE2L688 & VE2L622 & !VE2L7311Q;


--VE2L477 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1003 at LC1_13_V4
--operation mode is normal

VE2L477 = VE2_l[3] & VE2_l[4];


--VE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1168~4 at LC4_14_V4
--operation mode is normal

VE2L322 = VE2_l[5] & (VE2L889 & VE2L122 # !VE2L889 & VE2L477) # !VE2_l[5] & (!VE2L122 & VE2L889 # !VE2L477);


--VE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~1021 at LC7_5_V4
--operation mode is normal

VE2L762 = VE2L382 & (VE2L662 # VE2_i1150 & !VE2L322);


--VE2L577 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1006 at LC10_12_V4
--operation mode is normal

VE2L577 = VE2_l[5] $ (VE2_l[4] & VE2_l[3]);


--VE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~1022 at LC4_4_V4
--operation mode is normal

VE2L862 = VE2L762 # VE2L577 & (VE2L282 # VE2L703);


--VE2_ring_write_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk at LC9_15_R4
--operation mode is normal

VE2_ring_write_clk_lut_out = VE2_st_mach_init & (VE2L0411Q & VE2_ring_write_clk # !VE2L702);
VE2_ring_write_clk = DFFE(VE2_ring_write_clk_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_m[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[5] at LC6_5_V4
--operation mode is normal

VE2_m[5]_lut_out = VE2_st_mach_init & (VE2L682 # VE2_m[5] & VE2L882);
VE2_m[5] = DFFE(VE2_m[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1412~26 at LC6_8_R4
--operation mode is normal

VE2L413 = VE2L3801Q & !VE2L7311Q;


--VE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1411~140 at LC5_6_R4
--operation mode is normal

VE2L113 = !VE2_read_idle_en & VE2_flagged_rl_compr[0];


--VE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1411~141 at LC4_7_R4
--operation mode is normal

VE2L213 = VE2L4801Q & (VE2L3801Q & !VE2L7311Q # !VE2L6311Q) # !VE2L4801Q & VE2L3801Q & !VE2L7311Q;


--VE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1411~142 at LC9_6_R4
--operation mode is normal

VE2L313 = VE2L113 & (VE2L1801Q # !VE2_ring_write_clk1 & VE2L213);


--VE2_k[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[5] at LC6_11_Y4
--operation mode is normal

VE2_k[5]_lut_out = VE2_st_mach_init & (VE2L461 # !VE2L989 & VE2_k[5]);
VE2_k[5] = DFFE(VE2_k[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_k[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[4] at LC8_11_Y4
--operation mode is normal

VE2_k[4]_lut_out = VE2_st_mach_init & (VE2L661 # VE2_flagged_rl_compr[0] & VE2L761);
VE2_k[4] = DFFE(VE2_k[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_k[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[1] at LC10_5_Y4
--operation mode is normal

VE2_k[1]_lut_out = VE2L871 & VE2_st_mach_init;
VE2_k[1] = DFFE(VE2_k[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_k[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[2] at LC8_12_Y4
--operation mode is normal

VE2_k[2]_lut_out = VE2_st_mach_init & (VE2L471 # VE2L371 & VE2_flagged_rl_compr[0]);
VE2_k[2] = DFFE(VE2_k[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_k[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[3] at LC5_15_Y4
--operation mode is normal

VE2_k[3]_lut_out = VE2L071 & VE2_st_mach_init;
VE2_k[3] = DFFE(VE2_k[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_read_idle_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_idle_en at LC6_7_Y4
--operation mode is normal

VE1_read_idle_en_lut_out = VE1_st_mach_init & (VE1L802 # VE1L902 & VE1_read_idle_en);
VE1_read_idle_en = DFFE(VE1_read_idle_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1413~30 at LC10_10_T3
--operation mode is normal

VE1L613 = !VE1_flagged_rl_compr[0] & !VE1_read_idle_en & VE1L0801Q;


--VE1L9701Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20 at LC4_1_Y2
--operation mode is normal

VE1L9701Q_lut_out = VE1_st_mach_init & !VE1L803 & (VE1L9701Q # VE1L19);
VE1L9701Q = DFFE(VE1L9701Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1398~393 at LC4_9_T3
--operation mode is normal

VE1L372 = VE1_l[3] & VE1L0801Q # !VE1L9701Q;


--VE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1398~394 at LC1_9_T3
--operation mode is normal

VE1L472 = VE1L372 # VE1L1801Q & (VE1_l[3] $ VE1L412);


--VE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1398~395 at LC2_8_T3
--operation mode is normal

VE1L572 = VE1L472 # VE1L3801Q & (VE1_l[3] $ VE1L842);


--VE1L589 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7777 at LC6_16_T3
--operation mode is normal

VE1L589 = VE1_p[4] & (VE1_p[2] # VE1_p[1] # VE1_p[3]);


--VE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1188~120 at LC3_8_T3
--operation mode is normal

VE1L522 = VE1_l[4] & (VE1_l[2] # VE1_l[1] # VE1_l[3]);


--VE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1188~121 at LC4_8_T3
--operation mode is normal

VE1L622 = VE1_l[5] & (VE1L589 # VE1_p[5]) # !VE1_l[5] & VE1L522 & (VE1L589 # VE1_p[5]);


--VE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1234~628 at LC10_9_T3
--operation mode is normal

VE1L732 = !VE1_i1150 & (VE1L622 & VE1L298 # !VE1L622 & VE1_l[3]);


--VE1L122 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1163~104 at LC5_14_T3
--operation mode is normal

VE1L122 = !VE1_l[4] & (!VE1_l[2] & !VE1_l[1] # !VE1_l[3]);


--VE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1163~105 at LC5_8_T3
--operation mode is normal

VE1L222 = VE1L122 & VE1_l[5] & (VE1L589 # VE1_p[5]) # !VE1L122 & (VE1L589 # VE1_p[5]);


--VE1L867 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~960 at LC8_15_T3
--operation mode is normal

VE1L867 = VE1_l[2] # VE1_l[1];


--VE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1234~629 at LC3_9_T3
--operation mode is normal

VE1L832 = VE1_i1150 & (VE1_l[3] $ (VE1L867 # !VE1L222));


--VE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1234~630 at LC6_9_T3
--operation mode is normal

VE1L932 = VE1_i1147 & (VE1L732 # VE1L832) # !VE1_i1147 & VE1_l[3];


--VE1L689 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7778 at LC9_1_T3
--operation mode is normal

VE1L689 = VE1_p[2] # VE1_p[1];


--VE1L789 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7779 at LC2_1_T3
--operation mode is normal

VE1L789 = VE1_p[5] # VE1_p[4] & (VE1_p[3] # VE1L689);


--VE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1188~122 at LC7_15_T3
--operation mode is normal

VE1L722 = !VE1_l[2] & !VE1_l[3] & !VE1_l[1];


--VE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~296 at LC4_14_T3
--operation mode is normal

VE1L032 = VE1_l[4] & (VE1L6311Q # !VE1L588 # !VE1L722);


--VE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~297 at LC10_14_T3
--operation mode is normal

VE1L132 = VE1_l[3] & VE1L867 & (VE1L6311Q # !VE1L588);


--VE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~298 at LC8_14_T3
--operation mode is normal

VE1L232 = VE1L789 & (VE1_l[5] # VE1L132 # VE1L032);

--VE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~300 at LC8_14_T3
--operation mode is normal

VE1L332 = VE1L789 & (VE1_l[5] # VE1L132 # VE1L032);


--VE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1400~389 at LC10_15_T3
--operation mode is normal

VE1L872 = VE1L588 & (VE1L6311Q & !VE1_l[1] # !VE1L6311Q & VE1L888) # !VE1L588 & !VE1_l[1];


--VE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1400~390 at LC6_14_T3
--operation mode is normal

VE1L972 = VE1_i1147 & VE1L872 & VE1L2801Q & VE1L232;


--VE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1400~391 at LC3_2_Y2
--operation mode is normal

VE1L082 = VE1L1801Q # VE1L0801Q # VE1L3801Q;


--VE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1400~392 at LC1_14_T3
--operation mode is normal

VE1L182 = VE1L082 # VE1L2801Q & (!VE1L232 # !VE1_i1147);


--VE1_data_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero at LC10_16_Y1
--operation mode is normal

VE1_data_exceeds_zero_lut_out = VE1L3211Q & (VE1L7101 # VE1L9101 # VE1L8101);
VE1_data_exceeds_zero = DFFE(VE1_data_exceeds_zero_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L3411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25 at LC2_1_Y3
--operation mode is normal

VE1L3411Q_lut_out = VE1_st_mach_init & (VE1L2411Q # !VE1_old_equals_new_data & VE1L112);
VE1L3411Q = DFFE(VE1L3411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L1411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23 at LC3_1_Y3
--operation mode is normal

VE1L1411Q_lut_out = VE1_st_mach_init & (VE1L0411Q # VE1_old_equals_new_data & VE1L1411Q);
VE1L1411Q = DFFE(VE1L1411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L9311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21 at LC10_2_Y3
--operation mode is normal

VE1L9311Q_lut_out = VE1_st_mach_init & (VE1L012 # !VE1L8311Q & VE1L8211Q);
VE1L9311Q = DFFE(VE1L9311Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L4411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26 at LC2_7_Y1
--operation mode is normal

VE1L4411Q_lut_out = VE1L6211Q & VE1L3411Q & VE1_st_mach_init;
VE1L4411Q = DFFE(VE1L4411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L889 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7780 at LC7_1_Y3
--operation mode is normal

VE1L889 = !VE1L1411Q & !VE1L9311Q & !VE1L4411Q & !VE1L3411Q;


--VE1L8311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20 at LC7_8_Y4
--operation mode is normal

VE1L8311Q_lut_out = VE1_st_mach_init & (VE1L8311Q # VE1L8211Q);
VE1L8311Q = DFFE(VE1L8311Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1010~321 at LC10_6_Y3
--operation mode is normal

VE1L391 = VE1L8311Q & !VE1L889 & VE1_z[1] # !VE1L8311Q & (VE1_data_exceeds_zero # !VE1L889 & VE1_z[1]);


--VE1L989 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7781 at LC9_8_Y3
--operation mode is normal

VE1L989 = VE1_z[3] # VE1_z[2] & VE1_z[1] & VE1_z[0];


--VE1L099 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7782 at LC4_7_Y3
--operation mode is normal

VE1L099 = VE1_z[4] & VE1L998 # !VE1_z[4] & (VE1L989 & VE1L998 # !VE1L989 & VE1L809);


--VE1L199 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7783 at LC9_6_Y3
--operation mode is normal

VE1L199 = VE1_flagged_rl_compr[0] & VE1L099 # !VE1_flagged_rl_compr[0] & (VE1_z[1] $ VE1_z[0]);


--VE1L0411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22 at LC9_1_Y3
--operation mode is normal

VE1L0411Q_lut_out = (VE1_old_equals_new_data & VE1_st_mach_init) & CASCADE(VE1L212);
VE1L0411Q = DFFE(VE1L0411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L2411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24 at LC5_1_Y3
--operation mode is normal

VE1L2411Q_lut_out = !VE1_old_equals_new_data & VE1L1411Q & VE1_st_mach_init;
VE1L2411Q = DFFE(VE1L2411Q_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i922~1 at LC10_10_Y3
--operation mode is normal

VE1L751 = !VE1L2411Q & !VE1L0411Q;


--VE1L299 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7784 at LC1_9_Y3
--operation mode is normal

VE1L299 = VE1_z[4] & VE1L309 # !VE1_z[4] & (VE1L989 & VE1L309 # !VE1L989 & VE1L219);


--VE1L177 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~994 at LC9_9_Y3
--operation mode is normal

VE1L177 = VE1_z[3] $ (VE1_z[1] & VE1_z[2] & VE1_z[0]);


--VE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1008~309 at LC10_9_Y3
--operation mode is normal

VE1L191 = !VE1L751 & (VE1_flagged_rl_compr[0] & VE1L299 # !VE1_flagged_rl_compr[0] & VE1L177);


--VE1L767 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~959 at LC5_16_T3
--operation mode is normal

VE1L767 = VE1_l[2] $ VE1_l[1];


--VE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1399~388 at LC9_15_T3
--operation mode is normal

VE1L672 = VE1L588 & (VE1L6311Q & !VE1L767 # !VE1L6311Q & VE1L098) # !VE1L588 & !VE1L767;


--VE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1399~389 at LC2_14_T3
--operation mode is normal

VE1L772 = VE1_i1147 & VE1L672 & VE1L2801Q & VE1L232;


--VE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1402~1042 at LC8_10_T3
--operation mode is normal

VE1L382 = VE1L2801Q & (VE1L6311Q # !VE1_ring_write_clk1);


--VE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1397~903 at LC8_9_T3
--operation mode is normal

VE1L962 = VE1L498 & VE1L588 & VE1L622 & !VE1L6311Q;


--VE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1169~4 at LC8_8_T3
--operation mode is normal

VE1L422 = VE1_l[4] $ (VE1L222 & VE1L867 & VE1_l[3] # !VE1L222 & !VE1_l[3]);


--VE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1397~904 at LC3_7_T3
--operation mode is normal

VE1L072 = VE1L382 & (VE1L962 # !VE1L422 & VE1_i1150);


--VE1L377 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1009 at LC2_16_T3
--operation mode is normal

VE1L377 = VE1_l[4] $ VE1_l[3];


--VE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1408~51 at LC7_7_T3
--operation mode is normal

VE1L703 = VE1L1801Q & VE1L412;


--VE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1397~905 at LC8_6_T3
--operation mode is normal

VE1L172 = VE1L072 # VE1L377 & (VE1L282 # VE1L703);


--VE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1397~906 at LC8_7_T3
--operation mode is normal

VE1L272 = VE1L2801Q & (!VE1L622 & !VE1_i1150 # !VE1_i1147);


--VE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~1011 at LC2_6_T3
--operation mode is normal

VE1L562 = VE1L272 # !VE1L412 & VE1L1801Q # !VE1L462;


--VE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1007~281 at LC10_4_Y3
--operation mode is normal

VE1L981 = !VE1L8311Q & !VE1_data_exceeds_zero;


--VE1L399 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7785 at LC4_2_Y3
--operation mode is normal

VE1L399 = !VE1L9311Q & !VE1L1411Q & !VE1L3411Q;


--VE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1007~282 at LC3_3_Y3
--operation mode is normal

VE1L091 = VE1L981 # VE1_z[4] & (VE1L4411Q # !VE1L399);


--VE1L499 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7786 at LC5_9_Y3
--operation mode is normal

VE1L499 = VE1_z[4] & VE1L509 # !VE1_z[4] & (VE1L989 & VE1L509 # !VE1L989 & VE1L419);


--VE1L277 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~996 at LC8_9_Y3
--operation mode is normal

VE1L277 = VE1_z[1] & VE1_z[3] & VE1_z[0] & VE1_z[2];


--VE1L599 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7787 at LC1_8_Y3
--operation mode is normal

VE1L599 = VE1_flagged_rl_compr[0] & VE1L499 # !VE1_flagged_rl_compr[0] & (VE1L277 $ VE1_z[4]);


--VE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1009~342 at LC3_7_Y3
--operation mode is normal

VE1L291 = VE1L889 & !VE1L8311Q & VE1_data_exceeds_zero # !VE1L889 & (VE1_z[2] # !VE1L8311Q & VE1_data_exceeds_zero);


--VE1L699 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7788 at LC5_7_Y3
--operation mode is normal

VE1L699 = VE1L989 & VE1L109 # !VE1L989 & (VE1_z[4] & VE1L109 # !VE1_z[4] & VE1L019);


--VE1L077 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~989 at LC7_6_Y3
--operation mode is normal

VE1L077 = VE1_z[2] $ (VE1_z[0] & VE1_z[1]);


--VE1L799 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7789 at LC1_7_Y3
--operation mode is normal

VE1L799 = VE1L699 & (VE1L077 # VE1_flagged_rl_compr[0]) # !VE1L699 & VE1L077 & !VE1_flagged_rl_compr[0];


--VE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1011~502 at LC10_3_Y3
--operation mode is normal

VE1L491 = VE1_z[0] & (VE1L4411Q # !VE1L399) # !VE1L8311Q;


--VE1L899 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7790 at LC2_8_Y3
--operation mode is normal

VE1L899 = VE1_z[4] & VE1L798 # !VE1_z[4] & (VE1L989 & VE1L798 # !VE1L989 & VE1L609);


--VE1L999 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7791 at LC8_8_Y3
--operation mode is normal

VE1L999 = VE1_flagged_rl_compr[0] & VE1L899 # !VE1_flagged_rl_compr[0] & !VE1_z[0];


--VE1L0001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7792 at LC6_9_Y3
--operation mode is normal

VE1L0001 = VE1_z[1] & VE1_z[2] & VE1_z[0];


--VE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1003~247 at LC7_9_Y3
--operation mode is normal

VE1L581 = !VE1_flagged_rl_compr[0] & VE1L4411Q & (VE1L0001 $ VE1_z[3]);


--VE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1002~282 at LC7_3_Y3
--operation mode is normal

VE1L281 = VE1_flagged_rl_compr[0] & VE1L4411Q # !VE1L751 # !VE1L399;


--VE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1002~283 at LC2_5_Y3
--operation mode is normal

VE1L381 = !VE1_flagged_rl_compr[0] & VE1L4411Q;


--VE1L967 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~984 at LC5_3_Y3
--operation mode is normal

VE1L967 = VE1_z[0] $ VE1_z[1];


--VE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1005~257 at LC1_4_Y3
--operation mode is normal

VE1L781 = VE1L8311Q & VE1L381 & VE1L967 # !VE1L8311Q & (VE1_data_exceeds_zero # VE1L381 & VE1L967);


--VE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1004~268 at LC6_5_Y3
--operation mode is normal

VE1L681 = VE1L381 & (VE1L077 # !VE1L8311Q & VE1_data_exceeds_zero) # !VE1L381 & !VE1L8311Q & VE1_data_exceeds_zero;


--VE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1002~284 at LC5_4_Y3
--operation mode is normal

VE1L481 = VE1L981 # VE1L381 & (VE1_z[4] $ VE1L277);


--VE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1006~201 at LC2_5_T3
--operation mode is normal

VE1L881 = VE1L4411Q & (VE1_z[0] $ !VE1_flagged_rl_compr[0]) # !VE1L8311Q;


--VE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1024~18 at LC6_1_Y3
--operation mode is normal

VE1L702 = !VE1L3411Q & !VE1L1411Q;


--VE1L737 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~111 at LC8_2_Y3
--operation mode is normal

VE1L737 = VE1L9311Q # VE1L0411Q # VE1L2411Q # !VE1L702;


--VE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~1012 at LC6_8_T3
--operation mode is normal

VE1L662 = VE1L698 & VE1L622 & VE1L588 & !VE1L6311Q;


--VE1L477 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1011 at LC5_7_T3
--operation mode is normal

VE1L477 = VE1_l[3] & VE1_l[4];


--VE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1168~4 at LC9_7_T3
--operation mode is normal

VE1L322 = VE1_l[5] & (VE1L789 & VE1L122 # !VE1L789 & VE1L477) # !VE1_l[5] & (!VE1L122 & VE1L789 # !VE1L477);


--VE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~1013 at LC4_7_T3
--operation mode is normal

VE1L762 = VE1L382 & (VE1L662 # !VE1L322 & VE1_i1150);


--VE1L577 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1014 at LC1_15_T3
--operation mode is normal

VE1L577 = VE1_l[5] $ (VE1_l[3] & VE1_l[4]);


--VE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~1014 at LC6_6_T3
--operation mode is normal

VE1L862 = VE1L762 # VE1L577 & (VE1L282 # VE1L703);


--VE1_ring_write_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk at LC2_2_Y3
--operation mode is normal

VE1_ring_write_clk_lut_out = VE1_st_mach_init & (VE1L9311Q & VE1_ring_write_clk # !VE1L702);
VE1_ring_write_clk = DFFE(VE1_ring_write_clk_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_m[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[5] at LC5_6_T3
--operation mode is normal

VE1_m[5]_lut_out = VE1_st_mach_init & (VE1L682 # VE1_m[5] & VE1L882);
VE1_m[5] = DFFE(VE1_m[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1412~26 at LC6_2_Y2
--operation mode is normal

VE1L413 = VE1L2801Q & !VE1L6311Q;


--VE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1411~140 at LC2_1_Y2
--operation mode is normal

VE1L113 = !VE1_read_idle_en & VE1_flagged_rl_compr[0];


--VE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1411~141 at LC1_1_Y2
--operation mode is normal

VE1L213 = VE1L2801Q & (VE1L3801Q & !VE1L5311Q # !VE1L6311Q) # !VE1L2801Q & VE1L3801Q & !VE1L5311Q;


--VE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1411~142 at LC10_1_Y2
--operation mode is normal

VE1L313 = VE1L113 & (VE1L0801Q # !VE1_ring_write_clk1 & VE1L213);


--VE1_k[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[5] at LC8_12_Y3
--operation mode is normal

VE1_k[5]_lut_out = VE1_st_mach_init & (VE1L461 # VE1_k[5] & !VE1L889);
VE1_k[5] = DFFE(VE1_k[5]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_k[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[4] at LC2_11_Y3
--operation mode is normal

VE1_k[4]_lut_out = VE1_st_mach_init & (VE1L661 # VE1_flagged_rl_compr[0] & VE1L761);
VE1_k[4] = DFFE(VE1_k[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_k[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[1] at LC7_10_Y3
--operation mode is normal

VE1_k[1]_lut_out = VE1L871 & VE1_st_mach_init;
VE1_k[1] = DFFE(VE1_k[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_k[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[2] at LC9_16_Y3
--operation mode is normal

VE1_k[2]_lut_out = VE1_st_mach_init & (VE1L471 # VE1L371 & VE1_flagged_rl_compr[0]);
VE1_k[2] = DFFE(VE1_k[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_k[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[3] at LC2_3_Y3
--operation mode is normal

VE1_k[3]_lut_out = VE1L071 & VE1_st_mach_init;
VE1_k[3] = DFFE(VE1_k[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--WE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10697 at LC4_3_F2
--operation mode is normal

WE1L033 = (!WE1_ram_address_header[10] & !WE1_ram_address_header[9] & !WE1_ram_address_header[8]) & CASCADE(WE1L733);

--WE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10703 at LC4_3_F2
--operation mode is normal

WE1L633 = (!WE1_ram_address_header[10] & !WE1_ram_address_header[9] & !WE1_ram_address_header[8]) & CASCADE(WE1L733);


--WE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10778 at LC7_10_T2
--operation mode is normal

WE2L923 = (!WE2_ram_address_header[10] & !WE2_ram_address_header[8] & !WE2_ram_address_header[9]) & CASCADE(WE2L533);

--WE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10783 at LC7_10_T2
--operation mode is normal

WE2L433 = (!WE2_ram_address_header[10] & !WE2_ram_address_header[8] & !WE2_ram_address_header[9]) & CASCADE(WE2L533);


--VE1_atwd_ch_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2] at LC2_15_I2
--operation mode is normal

VE1_atwd_ch_count[2]_lut_out = VE1L3211Q & (VE1_atwd_ch_count[2] $ (VE1L467 & !VE1L607));
VE1_atwd_ch_count[2] = DFFE(VE1_atwd_ch_count[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_atwd_ch_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1] at LC1_16_I2
--operation mode is normal

VE1_atwd_ch_count[1]_lut_out = VE1L3211Q & (VE1_atwd_ch_count[1] $ (VE1L367 & !VE1L607));
VE1_atwd_ch_count[1] = DFFE(VE1_atwd_ch_count[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L507 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2569~170 at LC4_16_I2
--operation mode is normal

VE1L507 = NE1L422 & (VE1_atwd_ch_count[1] & !VE1_atwd_ch_count[2] & !NE1L322 # !VE1_atwd_ch_count[1] & VE1_atwd_ch_count[2] & NE1L322) # !NE1L422 & !VE1_atwd_ch_count[2] & (VE1_atwd_ch_count[1] $ !NE1L322);


--VE1_atwd_ch_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0] at LC9_16_I2
--operation mode is normal

VE1_atwd_ch_count[0]_lut_out = VE1L3211Q & (VE1_atwd_ch_count[0] $ (VE1_i2558 & !VE1L607));
VE1_atwd_ch_count[0] = DFFE(VE1_atwd_ch_count[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L607 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2569~172 at LC5_16_I2
--operation mode is normal

VE1L607 = (VE1_atwd_start & (VE1_atwd_ch_count[0] $ NE1L422)) & CASCADE(VE1L507);


--VE2_atwd_ch_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2] at LC5_10_R1
--operation mode is normal

VE2_atwd_ch_count[2]_lut_out = VE2L4211Q & (VE2_atwd_ch_count[2] $ (VE2L467 & !VE2L607));
VE2_atwd_ch_count[2] = DFFE(VE2_atwd_ch_count[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_atwd_ch_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1] at LC7_10_R1
--operation mode is normal

VE2_atwd_ch_count[1]_lut_out = VE2L4211Q & (VE2_atwd_ch_count[1] $ (VE2L367 & !VE2L607));
VE2_atwd_ch_count[1] = DFFE(VE2_atwd_ch_count[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L507 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2569~170 at LC3_11_R1
--operation mode is normal

VE2L507 = VE2_atwd_ch_count[1] & !VE2_atwd_ch_count[2] & (NE2L322 $ NE2L222) # !VE2_atwd_ch_count[1] & (NE2L322 & VE2_atwd_ch_count[2] & NE2L222 # !NE2L322 & !VE2_atwd_ch_count[2] & !NE2L222);


--VE2_atwd_ch_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0] at LC6_10_R1
--operation mode is normal

VE2_atwd_ch_count[0]_lut_out = VE2L4211Q & (VE2_atwd_ch_count[0] $ (!VE2L607 & VE2_i2558));
VE2_atwd_ch_count[0] = DFFE(VE2_atwd_ch_count[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L607 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2569~172 at LC4_11_R1
--operation mode is normal

VE2L607 = (VE2_atwd_start & (VE2_atwd_ch_count[0] $ NE2L322)) & CASCADE(VE2L507);


--WE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10 at LC4_1_L2
--operation mode is normal

WE1L871 = WE1_ram_address_header[3] # WE1_ram_address_header[2] # !WE1L992 # !WE1L033;


--WE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10698 at LC5_1_L2
--operation mode is normal

WE1L133 = (WE1_ram_address_header[3] # WE1_ram_address_header[2] # !WE1L403 # !WE1L033) & CASCADE(WE1L871);


--VE1_data_t0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[7] at LC7_7_I1
--operation mode is normal

VE1_data_t0[7]_lut_out = VE1_data_supr0[7];
VE1_data_t0[7] = DFFE(VE1_data_t0[7]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_i885 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i885 at LC5_10_Y3
--operation mode is normal

VE1_i885 = VE1L0411Q # !VE1L8311Q;


--VE1_same_value_count[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7] at LC9_14_Y1
--operation mode is normal

VE1_same_value_count[7]_lut_out = VE1L3211Q & W53_counter_cell[7];
VE1_same_value_count[7] = DFFE(VE1_same_value_count[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1015~135 at LC3_13_Y1
--operation mode is normal

VE1L891 = VE1L2411Q & (VE1_i885 & VE1_data_t0[7] # !VE1_same_value_count[7]) # !VE1L2411Q & VE1_i885 & VE1_data_t0[7];


--VE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i989~332 at LC4_4_Y3
--operation mode is normal

VE1L261 = VE1_j[0] & (VE1L4411Q # !VE1L399) # !VE1L8311Q;


--VE1L1001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7794 at LC6_15_Y3
--operation mode is normal

VE1L1001 = VE1_j[4] # VE1_j[2] & VE1_j[1] & VE1_j[0];


--VE1L2001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7795 at LC4_14_Y3
--operation mode is normal

VE1L2001 = VE1_j[3] & VE1L159 # !VE1_j[3] & (VE1L1001 & VE1L159 # !VE1L1001 & VE1L249);


--VE1L3001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7796 at LC6_13_Y3
--operation mode is normal

VE1L3001 = VE1_j[2] # VE1_j[3] # VE1_j[1] # VE1_j[0];


--VE1L4001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7797 at LC9_13_Y3
--operation mode is normal

VE1L4001 = VE1_j[4] & (VE1L3001 & VE1L339 # !VE1L3001 & VE1L429) # !VE1_j[4] & VE1L429;


--VE1L5001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7798 at LC2_14_Y3
--operation mode is normal

VE1L5001 = VE1_flagged_rl_compr[0] & VE1L2001 # !VE1_flagged_rl_compr[0] & VE1L4001;


--VE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i988~311 at LC4_5_Y3
--operation mode is normal

VE1L161 = VE1L889 & !VE1L8311Q & VE1_data_exceeds_zero # !VE1L889 & (VE1_j[1] # !VE1L8311Q & VE1_data_exceeds_zero);


--VE1L6001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7799 at LC3_14_Y3
--operation mode is normal

VE1L6001 = VE1_j[3] & VE1L359 # !VE1_j[3] & (VE1L1001 & VE1L359 # !VE1L1001 & VE1L449);


--VE1L7001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7800 at LC7_13_Y3
--operation mode is normal

VE1L7001 = VE1_j[4] & (VE1L3001 & VE1L539 # !VE1L3001 & VE1L629) # !VE1_j[4] & VE1L629;


--VE1L8001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7801 at LC1_6_Y3
--operation mode is normal

VE1L8001 = VE1L6001 & (VE1L7001 # VE1_flagged_rl_compr[0]) # !VE1L6001 & VE1L7001 & !VE1_flagged_rl_compr[0];


--VE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i987~331 at LC5_5_Y3
--operation mode is normal

VE1L061 = VE1L889 & !VE1L8311Q & VE1_data_exceeds_zero # !VE1L889 & (VE1_j[2] # !VE1L8311Q & VE1_data_exceeds_zero);


--VE1L9001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7802 at LC5_14_Y3
--operation mode is normal

VE1L9001 = VE1_j[3] & VE1L559 # !VE1_j[3] & (VE1L1001 & VE1L559 # !VE1L1001 & VE1L649);


--VE1L0101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7803 at LC10_13_Y3
--operation mode is normal

VE1L0101 = VE1_j[4] & (VE1L3001 & VE1L739 # !VE1L3001 & VE1L829) # !VE1_j[4] & VE1L829;


--VE1L1101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7804 at LC9_5_Y3
--operation mode is normal

VE1L1101 = VE1_flagged_rl_compr[0] & VE1L9001 # !VE1_flagged_rl_compr[0] & VE1L0101;


--VE1L2101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7805 at LC8_15_Y3
--operation mode is normal

VE1L2101 = VE1L1001 & VE1L759 # !VE1L1001 & (VE1_j[3] & VE1L759 # !VE1_j[3] & VE1L849);


--VE1L3101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7806 at LC8_13_Y3
--operation mode is normal

VE1L3101 = VE1_j[4] & (VE1L3001 & VE1L939 # !VE1L3001 & VE1L039) # !VE1_j[4] & VE1L039;


--VE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i986~311 at LC10_16_Y3
--operation mode is normal

VE1L951 = !VE1L751 & (VE1_flagged_rl_compr[0] & VE1L2101 # !VE1_flagged_rl_compr[0] & VE1L3101);


--VE1L851 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i985~341 at LC3_4_Y3
--operation mode is normal

VE1L851 = VE1L981 # VE1_j[4] & (VE1L4411Q # !VE1L399);


--VE1L4101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7807 at LC1_14_Y3
--operation mode is normal

VE1L4101 = VE1_j[3] & VE1L959 # !VE1_j[3] & (VE1L1001 & VE1L959 # !VE1L1001 & VE1L059);


--VE1L5101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7808 at LC3_5_Y3
--operation mode is normal

VE1L5101 = VE1_j[4] & (VE1L3001 & VE1L149 # !VE1L3001 & VE1L239) # !VE1_j[4] & VE1L239;


--VE1L6101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7809 at LC8_5_Y3
--operation mode is normal

VE1L6101 = VE1_flagged_rl_compr[0] & VE1L4101 # !VE1_flagged_rl_compr[0] & VE1L5101;


--VE1_data_t0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[6] at LC3_14_I1
--operation mode is normal

VE1_data_t0[6]_lut_out = VE1_data_supr0[6];
VE1_data_t0[6] = DFFE(VE1_data_t0[6]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6] at LC6_14_Y1
--operation mode is normal

VE1_same_value_count[6]_lut_out = W53_counter_cell[6] & VE1L3211Q;
VE1_same_value_count[6] = DFFE(VE1_same_value_count[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1016~135 at LC7_16_Y1
--operation mode is normal

VE1L991 = VE1_same_value_count[6] & VE1_i885 & VE1_data_t0[6] # !VE1_same_value_count[6] & (VE1L2411Q # VE1_i885 & VE1_data_t0[6]);


--VE1_data_t0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[8] at LC9_10_I1
--operation mode is normal

VE1_data_t0[8]_lut_out = VE1_data_supr0[8];
VE1_data_t0[8] = DFFE(VE1_data_t0[8]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8] at LC5_14_Y1
--operation mode is normal

VE1_same_value_count[8]_lut_out = VE1L3211Q & W53_counter_cell[8];
VE1_same_value_count[8] = DFFE(VE1_same_value_count[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1014~135 at LC4_16_Y1
--operation mode is normal

VE1L791 = VE1_same_value_count[8] & VE1_i885 & VE1_data_t0[8] # !VE1_same_value_count[8] & (VE1L2411Q # VE1_i885 & VE1_data_t0[8]);


--VE1_data_t0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[3] at LC7_8_I1
--operation mode is normal

VE1_data_t0[3]_lut_out = VE1_data_supr0[3];
VE1_data_t0[3] = DFFE(VE1_data_t0[3]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3] at LC3_2_Y1
--operation mode is normal

VE1_same_value_count[3]_lut_out = VE1L3211Q & W53_counter_cell[3];
VE1_same_value_count[3] = DFFE(VE1_same_value_count[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1019~135 at LC3_3_Y1
--operation mode is normal

VE1L202 = VE1_i885 & (VE1_data_t0[3] # VE1L2411Q & !VE1_same_value_count[3]) # !VE1_i885 & VE1L2411Q & !VE1_same_value_count[3];


--VE1_data_t0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[2] at LC9_15_I1
--operation mode is normal

VE1_data_t0[2]_lut_out = VE1_data_supr0[2];
VE1_data_t0[2] = DFFE(VE1_data_t0[2]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2] at LC3_14_Y1
--operation mode is normal

VE1_same_value_count[2]_lut_out = VE1L3211Q & W53_counter_cell[2];
VE1_same_value_count[2] = DFFE(VE1_same_value_count[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1020~135 at LC10_14_Y1
--operation mode is normal

VE1L302 = VE1L2411Q & (VE1_i885 & VE1_data_t0[2] # !VE1_same_value_count[2]) # !VE1L2411Q & VE1_i885 & VE1_data_t0[2];


--VE1_data_t0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0] at LC8_6_I1
--operation mode is normal

VE1_data_t0[0]_lut_out = VE1_data_supr0[0];
VE1_data_t0[0] = DFFE(VE1_data_t0[0]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0] at LC4_8_Y1
--operation mode is normal

VE1_same_value_count[0]_lut_out = VE1L3211Q & W53_counter_cell[0];
VE1_same_value_count[0] = DFFE(VE1_same_value_count[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1022~135 at LC6_7_Y1
--operation mode is normal

VE1L502 = VE1_i885 & (VE1_data_t0[0] # VE1L2411Q & !VE1_same_value_count[0]) # !VE1_i885 & VE1L2411Q & !VE1_same_value_count[0];


--VE1_data_t0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[1] at LC10_6_I1
--operation mode is normal

VE1_data_t0[1]_lut_out = VE1_data_supr0[1];
VE1_data_t0[1] = DFFE(VE1_data_t0[1]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1] at LC1_7_Y1
--operation mode is normal

VE1_same_value_count[1]_lut_out = VE1L3211Q & W53_counter_cell[1];
VE1_same_value_count[1] = DFFE(VE1_same_value_count[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L402 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1021~135 at LC10_7_Y1
--operation mode is normal

VE1L402 = VE1_same_value_count[1] & VE1_i885 & VE1_data_t0[1] # !VE1_same_value_count[1] & (VE1L2411Q # VE1_i885 & VE1_data_t0[1]);


--VE1_count_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero at LC7_15_Y1
--operation mode is normal

VE1_count_exceeds_zero_lut_out = VE1L3211Q & (VE1L0201 # VE1L2201 # VE1L1201);
VE1_count_exceeds_zero = DFFE(VE1_count_exceeds_zero_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1023~135 at LC9_15_Y1
--operation mode is normal

VE1L602 = VE1_i885 & (VE1_data_exceeds_zero # VE1L2411Q & VE1_count_exceeds_zero) # !VE1_i885 & VE1L2411Q & VE1_count_exceeds_zero;


--VE1_data_t0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[5] at LC10_9_I1
--operation mode is normal

VE1_data_t0[5]_lut_out = VE1_data_supr0[5];
VE1_data_t0[5] = DFFE(VE1_data_t0[5]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5] at LC6_9_Y1
--operation mode is normal

VE1_same_value_count[5]_lut_out = VE1L3211Q & W53_counter_cell[5];
VE1_same_value_count[5] = DFFE(VE1_same_value_count[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1017~135 at LC7_8_Y1
--operation mode is normal

VE1L002 = VE1_i885 & (VE1_data_t0[5] # !VE1_same_value_count[5] & VE1L2411Q) # !VE1_i885 & !VE1_same_value_count[5] & VE1L2411Q;


--VE1_data_t0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[4] at LC4_8_I1
--operation mode is normal

VE1_data_t0[4]_lut_out = VE1_data_supr0[4];
VE1_data_t0[4] = DFFE(VE1_data_t0[4]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4] at LC5_9_Y1
--operation mode is normal

VE1_same_value_count[4]_lut_out = VE1L3211Q & W53_counter_cell[4];
VE1_same_value_count[4] = DFFE(VE1_same_value_count[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1018~135 at LC3_8_Y1
--operation mode is normal

VE1L102 = VE1_i885 & (VE1_data_t0[4] # !VE1_same_value_count[4] & VE1L2411Q) # !VE1_i885 & !VE1_same_value_count[4] & VE1L2411Q;


--VE1_data_t0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[9] at LC9_7_I1
--operation mode is normal

VE1_data_t0[9]_lut_out = VE1_data_supr0[9];
VE1_data_t0[9] = DFFE(VE1_data_t0[9]_lut_out, GLOBAL(HF1_outclock0), , , VE1L93);


--VE1_same_value_count[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9] at LC4_7_Y1
--operation mode is normal

VE1_same_value_count[9]_lut_out = VE1L3211Q & W53_counter_cell[9];
VE1_same_value_count[9] = DFFE(VE1_same_value_count[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1013~135 at LC3_6_Y1
--operation mode is normal

VE1L691 = VE1_i885 & (VE1_data_t0[9] # !VE1_same_value_count[9] & VE1L2411Q) # !VE1_i885 & !VE1_same_value_count[9] & VE1L2411Q;


--VE1_ring_write_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en at LC3_7_Y4
--operation mode is normal

VE1_ring_write_en_lut_out = VE1L0411Q # VE1L2411Q;
VE1_ring_write_en = DFFE(VE1_ring_write_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE1_st_mach_init);


--VE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1410~172 at LC2_2_Y2
--operation mode is normal

VE1L903 = VE1_fadc_bfr_en & !VE1L9701Q & VE1_fadc_bfr_clk;


--VE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1410~173 at LC7_1_Y2
--operation mode is normal

VE1L013 = VE1L903 # !VE1L113 & !VE1_ring_write_clk1 & VE1L213;


--VE1L573 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~154 at LC6_5_I4
--operation mode is normal

VE1L573 = VE1L363 # VE1_j_dly[2] & VE1_j_dly[1] # !VE1_j_dly[2] & (!VE1_j_dly[1] # !VE1_j_dly[0]);


--VE1L554 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1757~1177 at LC7_5_I4
--operation mode is normal

VE1L554 = (VE1L679 & (VE1L879 & VE1_flagged_rl_compr_dly[0] # !VE1L879 & VE1_ring_data[14]) # !VE1L679 & VE1_ring_data[14]) & CASCADE(VE1L573);


--VE1L943 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1125 at LC10_4_J4
--operation mode is normal

VE1L943 = VE1L847 & VE1_flagged_rl_compr_dly[5] & !VE1L947 # !VE1L847 & VE1_flagged_rl_compr_dly[6];


--VE1L053 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1126 at LC8_7_J4
--operation mode is normal

VE1L053 = VE1_j_dly[2] & VE1_j_dly[0] & VE1_flagged_rl_compr_dly[1] & VE1L679;


--VE1L153 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1127 at LC7_7_J4
--operation mode is normal

VE1L153 = VE1_j_dly[2] & !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[2] & VE1L679;


--VE1L253 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1128 at LC5_6_J4
--operation mode is normal

VE1L253 = VE1L824 & (VE1L153 # VE1L053 # VE1L553);


--VE1L353 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1129 at LC10_9_J4
--operation mode is normal

VE1L353 = VE1L057 & !VE1L157 & VE1_flagged_rl_compr_dly[3] # !VE1L057 & VE1_flagged_rl_compr_dly[4];


--VE1L205 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~514 at LC3_4_J4
--operation mode is normal

VE1L205 = (VE1L943 # VE1L843 & (VE1L353 # VE1L253)) & CASCADE(VE1L005);


--VE1L005 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~511 at LC2_4_J4
--operation mode is normal

VE1L005 = VE1L547 & (VE1_j_dly[2] # !VE1L479);


--VE1L305 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~515 at LC2_15_I4
--operation mode is normal

VE1L305 = (VE1_j_dly[0] & !VE1_j_dly[2] & VE1L479 & VE1_flagged_rl_compr_dly[7]) & CASCADE(VE1L5301);


--VE1L304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~938 at LC3_12_J4
--operation mode is normal

VE1L304 = VE1L979 & (VE1_j_dly[0] & VE1_flagged_rl_compr_dly[9] # !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[10]);


--VE1L504 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~941 at LC8_12_J4
--operation mode is normal

VE1L504 = (VE1_ring_data[8] & (VE1_j_dly[2] # VE1_j_dly[0] # !VE1L479)) & CASCADE(VE1L793);


--VE1L634 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~968 at LC2_7_J4
--operation mode is normal

VE1L634 = VE1_j_dly[0] & VE1L979 & (!VE1_j_dly[2] # !VE1L679);


--VE1L734 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~969 at LC6_7_J4
--operation mode is normal

VE1L734 = VE1L343 & (VE1_flagged_rl_compr_dly[6] # VE1_flagged_rl_compr_dly[5] & VE1L634) # !VE1L343 & VE1_flagged_rl_compr_dly[5] & VE1L634;


--VE1L834 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~970 at LC1_8_J4
--operation mode is normal

VE1L834 = VE1_flagged_rl_compr_dly[7] & VE1_j_dly[2] & VE1L679 & VE1_j_dly[0];


--VE1L044 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~975 at LC10_7_J4
--operation mode is normal

VE1L044 = (VE1L257 & (VE1L734 # VE1L834) # !VE1L257 & VE1_flagged_rl_compr_dly[8]) & CASCADE(VE1L144);


--VE1L755 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1855~723 at LC3_10_I4
--operation mode is normal

VE1L755 = VE1_flagged_rl_compr_dly[3] & VE1L115 & VE1_j_dly[0] & VE1L279;


--VE1L855 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1855~724 at LC9_10_I4
--operation mode is normal

VE1L855 = VE1_flagged_rl_compr_dly[4] & VE1L115 & !VE1_j_dly[0] & VE1L279;


--VE1L955 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1855~725 at LC6_10_I4
--operation mode is normal

VE1L955 = VE1L855 # VE1L755 # VE1_flagged_rl_compr_dly[2] & VE1L765;


--VE1L314 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~970 at LC1_6_I4
--operation mode is normal

VE1L314 = VE1_j_dly[0] $ !VE1_j_dly[1] # !VE1_j_dly[2] # !VE1L115;

--VE1L124 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~981 at LC1_6_I4
--operation mode is normal

VE1L124 = VE1_j_dly[0] $ !VE1_j_dly[1] # !VE1_j_dly[2] # !VE1L115;


--VE1L414 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~971 at LC6_1_I4
--operation mode is normal

VE1L414 = !VE1L979 & (!VE1L679 # !VE1_j_dly[2]);


--VE1L514 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~972 at LC4_1_I4
--operation mode is normal

VE1L514 = VE1_ring_data[6] & (VE1L414 # !VE1L547 # !VE1L473);


--VE1L614 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~973 at LC5_1_I4
--operation mode is normal

VE1L614 = !VE1L257 & VE1L547 & VE1L473 & VE1_flagged_rl_compr_dly[10];


--VE1L714 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~974 at LC9_1_I4
--operation mode is normal

VE1L714 = VE1L314 & (VE1L614 # VE1L024 # VE1L514);


--VE1L814 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~975 at LC10_10_I4
--operation mode is normal

VE1L814 = VE1L347 & !VE1L447 & VE1_flagged_rl_compr_dly[0] # !VE1L347 & VE1_flagged_rl_compr_dly[1];


--VE1L065 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1855~727 at LC5_12_I4
--operation mode is normal

VE1L065 = (VE1L955 # VE1L574 & (VE1L714 # VE1L814)) & CASCADE(VE1L575);


--VE1L673 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1103 at LC3_16_I4
--operation mode is normal

VE1L673 = VE1L447 & VE1_flagged_rl_compr_dly[5] & !VE1L547 # !VE1L447 & VE1_flagged_rl_compr_dly[6];


--VE1L773 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1104 at LC4_5_G4
--operation mode is normal

VE1L773 = VE1_flagged_rl_compr_dly[1] & VE1_j_dly[0] & !VE1_j_dly[2] & VE1L679;


--VE1L873 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1105 at LC3_5_G4
--operation mode is normal

VE1L873 = !VE1_j_dly[2] & !VE1_j_dly[0] & VE1L679 & VE1_flagged_rl_compr_dly[2];


--VE1L973 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1106 at LC2_5_G4
--operation mode is normal

VE1L973 = VE1L174 & (VE1L773 # VE1L873 # VE1L183);


--VE1L083 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1107 at LC7_8_I4
--operation mode is normal

VE1L083 = VE1L647 & !VE1L747 & VE1_flagged_rl_compr_dly[3] # !VE1L647 & VE1_flagged_rl_compr_dly[4];


--VE1L825 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~836 at LC6_5_G4
--operation mode is normal

VE1L825 = (VE1L673 # VE1L283 & (VE1L973 # VE1L083)) & CASCADE(VE1L725);


--VE1L725 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1849~835 at LC5_5_G4
--operation mode is normal

VE1L725 = VE1_j_dly[2] & VE1_j_dly[1] # !VE1_j_dly[2] & (!VE1_j_dly[1] # !VE1_j_dly[0]) # !VE1L115;


--WE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10 at LC1_6_X2
--operation mode is normal

WE2L281 = WE2_ram_address_header[3] # WE2_ram_address_header[2] # !WE2L592 # !WE2L923;


--WE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10779 at LC2_6_X2
--operation mode is normal

WE2L033 = (WE2_ram_address_header[3] # WE2_ram_address_header[2] # !WE2L313 # !WE2L923) & CASCADE(WE2L281);


--VE2_data_t0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[7] at LC7_13_D1
--operation mode is normal

VE2_data_t0[7]_lut_out = VE2_data_supr0[7];
VE2_data_t0[7] = DFFE(VE2_data_t0[7]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_i885 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i885 at LC7_16_F4
--operation mode is normal

VE2_i885 = VE2L1411Q # !VE2L9311Q;


--VE2_same_value_count[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7] at LC7_15_F1
--operation mode is normal

VE2_same_value_count[7]_lut_out = VE2L4211Q & W14_counter_cell[7];
VE2_same_value_count[7] = DFFE(VE2_same_value_count[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1015~135 at LC6_15_F1
--operation mode is normal

VE2L891 = VE2L3411Q & (VE2_i885 & VE2_data_t0[7] # !VE2_same_value_count[7]) # !VE2L3411Q & VE2_i885 & VE2_data_t0[7];


--VE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i989~312 at LC7_4_Y4
--operation mode is normal

VE2L261 = VE2_j[0] & (VE2L5411Q # !VE2L499) # !VE2L9311Q;


--VE2L2001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7807 at LC1_14_Y4
--operation mode is normal

VE2L2001 = VE2_j[4] # VE2_j[1] & VE2_j[2] & VE2_j[0];


--VE2L3001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7808 at LC9_5_Y4
--operation mode is normal

VE2L3001 = VE2_j[3] & VE2L259 # !VE2_j[3] & (VE2L2001 & VE2L259 # !VE2L2001 & VE2L349);


--VE2L4001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7809 at LC9_1_Y4
--operation mode is normal

VE2L4001 = VE2_j[2] # VE2_j[1] # VE2_j[3] # VE2_j[0];


--VE2L5001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7810 at LC2_2_Y4
--operation mode is normal

VE2L5001 = VE2_j[4] & (VE2L4001 & VE2L439 # !VE2L4001 & VE2L529) # !VE2_j[4] & VE2L529;


--VE2L6001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7811 at LC9_4_Y4
--operation mode is normal

VE2L6001 = VE2_flagged_rl_compr[0] & VE2L3001 # !VE2_flagged_rl_compr[0] & VE2L5001;


--VE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i988~311 at LC2_4_Y4
--operation mode is normal

VE2L161 = VE2L9311Q & !VE2L989 & VE2_j[1] # !VE2L9311Q & (VE2_data_exceeds_zero # !VE2L989 & VE2_j[1]);


--VE2L7001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7812 at LC3_13_Y4
--operation mode is normal

VE2L7001 = VE2L2001 & VE2L459 # !VE2L2001 & (VE2_j[3] & VE2L459 # !VE2_j[3] & VE2L549);


--VE2L8001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7813 at LC8_1_Y4
--operation mode is normal

VE2L8001 = VE2L4001 & (VE2_j[4] & VE2L639 # !VE2_j[4] & VE2L729) # !VE2L4001 & VE2L729;


--VE2L9001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7814 at LC1_2_Y4
--operation mode is normal

VE2L9001 = VE2_flagged_rl_compr[0] & VE2L7001 # !VE2_flagged_rl_compr[0] & VE2L8001;


--VE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i987~311 at LC1_4_Y4
--operation mode is normal

VE2L061 = VE2L9311Q & !VE2L989 & VE2_j[2] # !VE2L9311Q & (VE2_data_exceeds_zero # !VE2L989 & VE2_j[2]);


--VE2L0101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7815 at LC5_13_Y4
--operation mode is normal

VE2L0101 = VE2L2001 & VE2L659 # !VE2L2001 & (VE2_j[3] & VE2L659 # !VE2_j[3] & VE2L749);


--VE2L1101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7816 at LC10_1_Y4
--operation mode is normal

VE2L1101 = VE2L4001 & (VE2_j[4] & VE2L839 # !VE2_j[4] & VE2L929) # !VE2L4001 & VE2L929;


--VE2L2101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7817 at LC10_3_Y4
--operation mode is normal

VE2L2101 = VE2L1101 & (VE2L0101 # !VE2_flagged_rl_compr[0]) # !VE2L1101 & VE2L0101 & VE2_flagged_rl_compr[0];


--VE2L3101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7818 at LC10_14_Y4
--operation mode is normal

VE2L3101 = VE2L2001 & VE2L859 # !VE2L2001 & (VE2_j[3] & VE2L859 # !VE2_j[3] & VE2L949);


--VE2L4101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7819 at LC7_1_Y4
--operation mode is normal

VE2L4101 = VE2L4001 & (VE2_j[4] & VE2L049 # !VE2_j[4] & VE2L139) # !VE2L4001 & VE2L139;


--VE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i986~291 at LC4_15_Y4
--operation mode is normal

VE2L951 = !VE2L751 & (VE2_flagged_rl_compr[0] & VE2L3101 # !VE2_flagged_rl_compr[0] & VE2L4101);


--VE2L851 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i985~311 at LC8_3_Y4
--operation mode is normal

VE2L851 = VE2L981 # VE2_j[4] & (VE2L5411Q # !VE2L499);


--VE2L5101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7820 at LC4_13_Y4
--operation mode is normal

VE2L5101 = VE2L2001 & VE2L069 # !VE2L2001 & (VE2_j[3] & VE2L069 # !VE2_j[3] & VE2L159);


--VE2L6101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7821 at LC6_1_Y4
--operation mode is normal

VE2L6101 = VE2_j[4] & (VE2L4001 & VE2L249 # !VE2L4001 & VE2L339) # !VE2_j[4] & VE2L339;


--VE2L7101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7822 at LC3_2_Y4
--operation mode is normal

VE2L7101 = VE2L5101 & (VE2L6101 # VE2_flagged_rl_compr[0]) # !VE2L5101 & VE2L6101 & !VE2_flagged_rl_compr[0];


--VE2_data_t0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[6] at LC6_15_D1
--operation mode is normal

VE2_data_t0[6]_lut_out = VE2_data_supr0[6];
VE2_data_t0[6] = DFFE(VE2_data_t0[6]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6] at LC6_3_F3
--operation mode is normal

VE2_same_value_count[6]_lut_out = VE2L4211Q & W14_counter_cell[6];
VE2_same_value_count[6] = DFFE(VE2_same_value_count[6]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1016~135 at LC5_3_F3
--operation mode is normal

VE2L991 = VE2_i885 & (VE2_data_t0[6] # !VE2_same_value_count[6] & VE2L3411Q) # !VE2_i885 & !VE2_same_value_count[6] & VE2L3411Q;


--VE2_data_t0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[8] at LC7_9_F1
--operation mode is normal

VE2_data_t0[8]_lut_out = VE2_data_supr0[8];
VE2_data_t0[8] = DFFE(VE2_data_t0[8]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8] at LC6_16_F3
--operation mode is normal

VE2_same_value_count[8]_lut_out = VE2L4211Q & W14_counter_cell[8];
VE2_same_value_count[8] = DFFE(VE2_same_value_count[8]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1014~135 at LC2_3_F3
--operation mode is normal

VE2L791 = VE2_i885 & (VE2_data_t0[8] # VE2L3411Q & !VE2_same_value_count[8]) # !VE2_i885 & VE2L3411Q & !VE2_same_value_count[8];


--VE2_data_t0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[3] at LC6_8_D1
--operation mode is normal

VE2_data_t0[3]_lut_out = VE2_data_supr0[3];
VE2_data_t0[3] = DFFE(VE2_data_t0[3]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3] at LC7_11_F1
--operation mode is normal

VE2_same_value_count[3]_lut_out = VE2L4211Q & W14_counter_cell[3];
VE2_same_value_count[3] = DFFE(VE2_same_value_count[3]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1019~135 at LC8_11_F1
--operation mode is normal

VE2L202 = VE2L3411Q & (VE2_i885 & VE2_data_t0[3] # !VE2_same_value_count[3]) # !VE2L3411Q & VE2_i885 & VE2_data_t0[3];


--VE2_data_t0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[2] at LC2_15_D1
--operation mode is normal

VE2_data_t0[2]_lut_out = VE2_data_supr0[2];
VE2_data_t0[2] = DFFE(VE2_data_t0[2]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2] at LC5_15_F1
--operation mode is normal

VE2_same_value_count[2]_lut_out = W14_counter_cell[2] & VE2L4211Q;
VE2_same_value_count[2] = DFFE(VE2_same_value_count[2]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1020~135 at LC4_15_F1
--operation mode is normal

VE2L302 = VE2L3411Q & (VE2_i885 & VE2_data_t0[2] # !VE2_same_value_count[2]) # !VE2L3411Q & VE2_i885 & VE2_data_t0[2];


--VE2_data_t0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0] at LC4_13_D1
--operation mode is normal

VE2_data_t0[0]_lut_out = VE2_data_supr0[0];
VE2_data_t0[0] = DFFE(VE2_data_t0[0]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0] at LC3_11_F1
--operation mode is normal

VE2_same_value_count[0]_lut_out = VE2L4211Q & W14_counter_cell[0];
VE2_same_value_count[0] = DFFE(VE2_same_value_count[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1022~135 at LC1_11_F1
--operation mode is normal

VE2L502 = VE2L3411Q & (VE2_i885 & VE2_data_t0[0] # !VE2_same_value_count[0]) # !VE2L3411Q & VE2_i885 & VE2_data_t0[0];


--VE2_data_t0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[1] at LC8_12_D1
--operation mode is normal

VE2_data_t0[1]_lut_out = VE2_data_supr0[1];
VE2_data_t0[1] = DFFE(VE2_data_t0[1]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1] at LC9_11_F1
--operation mode is normal

VE2_same_value_count[1]_lut_out = VE2L4211Q & W14_counter_cell[1];
VE2_same_value_count[1] = DFFE(VE2_same_value_count[1]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1021~135 at LC9_11_D1
--operation mode is normal

VE2L402 = VE2L3411Q & (VE2_i885 & VE2_data_t0[1] # !VE2_same_value_count[1]) # !VE2L3411Q & VE2_i885 & VE2_data_t0[1];


--VE2_count_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero at LC9_4_F3
--operation mode is normal

VE2_count_exceeds_zero_lut_out = VE2L4211Q & (VE2L1201 # VE2L3201 # VE2L2201);
VE2_count_exceeds_zero = DFFE(VE2_count_exceeds_zero_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1023~135 at LC8_3_F3
--operation mode is normal

VE2L602 = VE2_i885 & (VE2_data_exceeds_zero # VE2_count_exceeds_zero & VE2L3411Q) # !VE2_i885 & VE2_count_exceeds_zero & VE2L3411Q;


--VE2_data_t0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[5] at LC8_8_D1
--operation mode is normal

VE2_data_t0[5]_lut_out = VE2_data_supr0[5];
VE2_data_t0[5] = DFFE(VE2_data_t0[5]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5] at LC8_16_F1
--operation mode is normal

VE2_same_value_count[5]_lut_out = VE2L4211Q & W14_counter_cell[5];
VE2_same_value_count[5] = DFFE(VE2_same_value_count[5]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1017~135 at LC6_16_F1
--operation mode is normal

VE2L002 = VE2L3411Q & (VE2_data_t0[5] & VE2_i885 # !VE2_same_value_count[5]) # !VE2L3411Q & VE2_data_t0[5] & VE2_i885;


--VE2_data_t0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[4] at LC8_10_D1
--operation mode is normal

VE2_data_t0[4]_lut_out = VE2_data_supr0[4];
VE2_data_t0[4] = DFFE(VE2_data_t0[4]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4] at LC4_16_F1
--operation mode is normal

VE2_same_value_count[4]_lut_out = VE2L4211Q & W14_counter_cell[4];
VE2_same_value_count[4] = DFFE(VE2_same_value_count[4]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1018~135 at LC5_16_F1
--operation mode is normal

VE2L102 = VE2L3411Q & (VE2_data_t0[4] & VE2_i885 # !VE2_same_value_count[4]) # !VE2L3411Q & VE2_data_t0[4] & VE2_i885;


--VE2_data_t0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[9] at LC10_12_D1
--operation mode is normal

VE2_data_t0[9]_lut_out = VE2_data_supr0[9];
VE2_data_t0[9] = DFFE(VE2_data_t0[9]_lut_out, GLOBAL(HF1_outclock0), , , VE2L93);


--VE2_same_value_count[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9] at LC6_11_F1
--operation mode is normal

VE2_same_value_count[9]_lut_out = VE2L4211Q & W14_counter_cell[9];
VE2_same_value_count[9] = DFFE(VE2_same_value_count[9]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1013~135 at LC1_12_D1
--operation mode is normal

VE2L691 = VE2_data_t0[9] & (VE2_i885 # VE2L3411Q & !VE2_same_value_count[9]) # !VE2_data_t0[9] & VE2L3411Q & !VE2_same_value_count[9];


--VE2_ring_write_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en at LC10_15_R4
--operation mode is normal

VE2_ring_write_en_lut_out = VE2L1411Q # VE2L3411Q;
VE2_ring_write_en = DFFE(VE2_ring_write_en_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , VE2_st_mach_init);


--VE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1410~172 at LC1_6_R4
--operation mode is normal

VE2L903 = VE2_fadc_bfr_en & !VE2L0801Q & VE2_fadc_bfr_clk;


--VE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1410~173 at LC3_6_R4
--operation mode is normal

VE2L013 = VE2L903 # !VE2L113 & !VE2_ring_write_clk1 & VE2L213;


--VE2L473 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~152 at LC7_10_F3
--operation mode is normal

VE2L473 = VE2L363 # VE2_j_dly[1] & (VE2_j_dly[2] # !VE2_j_dly[0]) # !VE2_j_dly[1] & !VE2_j_dly[2];


--VE2L554 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1757~1181 at LC8_10_F3
--operation mode is normal

VE2L554 = (VE2L979 & (VE2L779 & VE2_flagged_rl_compr_dly[0] # !VE2L779 & VE2_ring_data[14]) # !VE2L979 & VE2_ring_data[14]) & CASCADE(VE2L473);


--VE2L943 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1143 at LC3_10_M3
--operation mode is normal

VE2L943 = VE2L847 & VE2_flagged_rl_compr_dly[5] & !VE2L947 # !VE2L847 & VE2_flagged_rl_compr_dly[6];


--VE2L053 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1144 at LC7_12_M3
--operation mode is normal

VE2L053 = VE2_j_dly[2] & VE2_flagged_rl_compr_dly[1] & VE2_j_dly[0] & VE2L779;


--VE2L153 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1145 at LC10_12_M3
--operation mode is normal

VE2L153 = VE2_j_dly[2] & VE2_flagged_rl_compr_dly[2] & !VE2_j_dly[0] & VE2L779;


--VE2L253 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1146 at LC10_11_M3
--operation mode is normal

VE2L253 = VE2L824 & (VE2L153 # VE2L553 # VE2L053);


--VE2L353 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1147 at LC9_2_M3
--operation mode is normal

VE2L353 = VE2L057 & VE2_flagged_rl_compr_dly[3] & !VE2L157 # !VE2L057 & VE2_flagged_rl_compr_dly[4];


--VE2L205 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~514 at LC9_10_M3
--operation mode is normal

VE2L205 = (VE2L943 # VE2L843 & (VE2L253 # VE2L353)) & CASCADE(VE2L005);


--VE2L005 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~511 at LC8_10_M3
--operation mode is normal

VE2L005 = VE2L547 & (VE2_j_dly[2] # !VE2L579);


--VE2L305 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~515 at LC4_12_F3
--operation mode is normal

VE2L305 = (VE2_j_dly[0] & VE2_flagged_rl_compr_dly[7] & !VE2_j_dly[2] & VE2L579) & CASCADE(VE2L6301);


--VE2L304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~934 at LC2_16_M3
--operation mode is normal

VE2L304 = VE2L089 & (VE2_j_dly[0] & VE2_flagged_rl_compr_dly[9] # !VE2_j_dly[0] & VE2_flagged_rl_compr_dly[10]);


--VE2L504 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~937 at LC6_15_M3
--operation mode is normal

VE2L504 = (VE2_ring_data[8] & (VE2_j_dly[2] # VE2_j_dly[0] # !VE2L579)) & CASCADE(VE2L793);


--VE2L634 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~968 at LC1_11_M3
--operation mode is normal

VE2L634 = VE2_j_dly[0] & VE2L089 & (!VE2_j_dly[2] # !VE2L779);


--VE2L734 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~969 at LC2_11_M3
--operation mode is normal

VE2L734 = VE2_flagged_rl_compr_dly[5] & (VE2L634 # VE2_flagged_rl_compr_dly[6] & VE2L343) # !VE2_flagged_rl_compr_dly[5] & VE2_flagged_rl_compr_dly[6] & VE2L343;


--VE2L834 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~970 at LC6_12_M3
--operation mode is normal

VE2L834 = VE2_j_dly[2] & VE2_flagged_rl_compr_dly[7] & VE2_j_dly[0] & VE2L779;


--VE2L044 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~975 at LC9_11_M3
--operation mode is normal

VE2L044 = (VE2L257 & (VE2L834 # VE2L734) # !VE2L257 & VE2_flagged_rl_compr_dly[8]) & CASCADE(VE2L144);


--VE2L755 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1855~723 at LC4_16_M3
--operation mode is normal

VE2L755 = VE2L379 & VE2_flagged_rl_compr_dly[3] & VE2_j_dly[0] & VE2L115;


--VE2L855 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1855~724 at LC9_16_M3
--operation mode is normal

VE2L855 = VE2L379 & VE2_flagged_rl_compr_dly[4] & !VE2_j_dly[0] & VE2L115;


--VE2L955 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1855~725 at LC10_16_M3
--operation mode is normal

VE2L955 = VE2L755 # VE2L855 # VE2L765 & VE2_flagged_rl_compr_dly[2];


--VE2L314 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~970 at LC3_6_F3
--operation mode is normal

VE2L314 = VE2_j_dly[1] $ !VE2_j_dly[0] # !VE2L115 # !VE2_j_dly[2];

--VE2L124 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~981 at LC3_6_F3
--operation mode is normal

VE2L124 = VE2_j_dly[1] $ !VE2_j_dly[0] # !VE2L115 # !VE2_j_dly[2];


--VE2L414 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~971 at LC4_11_M3
--operation mode is normal

VE2L414 = !VE2L089 & (!VE2L779 # !VE2_j_dly[2]);


--VE2L573 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~153 at LC7_4_M3
--operation mode is normal

VE2L573 = !VE2L579 & (VE2_j_dly[2] # !VE2L779);


--VE2L514 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~972 at LC9_3_M3
--operation mode is normal

VE2L514 = VE2_ring_data[6] & (VE2L414 # !VE2L573 # !VE2L547);


--VE2L614 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~973 at LC6_3_M3
--operation mode is normal

VE2L614 = VE2_flagged_rl_compr_dly[10] & VE2L547 & !VE2L257 & VE2L573;


--VE2L714 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~974 at LC5_3_M3
--operation mode is normal

VE2L714 = VE2L314 & (VE2L614 # VE2L024 # VE2L514);


--VE2L814 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~975 at LC9_5_F3
--operation mode is normal

VE2L814 = VE2L347 & VE2_flagged_rl_compr_dly[0] & !VE2L447 # !VE2L347 & VE2_flagged_rl_compr_dly[1];


--VE2L065 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1855~727 at LC4_3_M3
--operation mode is normal

VE2L065 = (VE2L955 # VE2L574 & (VE2L814 # VE2L714)) & CASCADE(VE2L575);


--VE2L673 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1103 at LC5_5_F3
--operation mode is normal

VE2L673 = VE2L447 & VE2_flagged_rl_compr_dly[5] & !VE2L547 # !VE2L447 & VE2_flagged_rl_compr_dly[6];


--VE2L773 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1104 at LC8_7_F3
--operation mode is normal

VE2L773 = VE2L779 & !VE2_j_dly[2] & VE2_j_dly[0] & VE2_flagged_rl_compr_dly[1];


--VE2L873 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1105 at LC4_7_F3
--operation mode is normal

VE2L873 = !VE2_j_dly[0] & !VE2_j_dly[2] & VE2L779 & VE2_flagged_rl_compr_dly[2];


--VE2L973 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1106 at LC3_7_F3
--operation mode is normal

VE2L973 = VE2L174 & (VE2L773 # VE2L873 # VE2L183);


--VE2L083 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1107 at LC1_8_F3
--operation mode is normal

VE2L083 = VE2L647 & !VE2L747 & VE2_flagged_rl_compr_dly[3] # !VE2L647 & VE2_flagged_rl_compr_dly[4];


--VE2L825 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~836 at LC2_7_F3
--operation mode is normal

VE2L825 = (VE2L673 # VE2L283 & (VE2L083 # VE2L973)) & CASCADE(VE2L725);


--VE2L725 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1849~835 at LC1_7_F3
--operation mode is normal

VE2L725 = VE2_j_dly[2] & VE2_j_dly[1] # !VE2_j_dly[2] & (!VE2_j_dly[1] # !VE2_j_dly[0]) # !VE2L115;


--WE1_header_compr[57] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57] at LC2_14_E2
--operation mode is normal

WE1_header_compr[57]_lut_out = NE1_rd_ptr[0] & NE1_header_1.trigger_word[7] # !NE1_rd_ptr[0] & NE1_header_0.trigger_word[7];
WE1_header_compr[57] = DFFE(WE1_header_compr[57]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[65] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65] at LC10_14_E2
--operation mode is normal

WE1_header_compr[65]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[33] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[33];
WE1_header_compr[65] = DFFE(WE1_header_compr[65]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10689 at LC4_14_E2
--operation mode is normal

WE1L523 = WE1L192 & !WE1_ram_address_header[2] & WE1L592 & WE1_header_compr[65];


--WE1_header_compr[73] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73] at LC2_15_E2
--operation mode is normal

WE1_header_compr[73]_lut_out = NE1_header_0.timestamp[41] & (NE1_header_1.timestamp[41] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[41] & NE1_rd_ptr[0] & NE1_header_1.timestamp[41];
WE1_header_compr[73] = DFFE(WE1_header_compr[73]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10690 at LC9_15_E2
--operation mode is normal

WE1L623 = !WE1_ram_address_header[2] & WE1L592 & WE1L992 & WE1_header_compr[73];


--WE1_header_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1] at LC4_15_E2
--operation mode is normal

WE1_header_compr[1]_lut_out = NE1_header_0.timestamp[1] & (NE1_header_1.timestamp[1] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[1] & NE1_rd_ptr[0] & NE1_header_1.timestamp[1];
WE1_header_compr[1] = DFFE(WE1_header_compr[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10691 at LC7_15_E2
--operation mode is normal

WE1L723 = WE1L771 & (WE1L623 # WE1L133 & WE1_header_compr[1]);


--WE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10699 at LC8_14_E2
--operation mode is normal

WE1L233 = (WE1L671 & (WE1L723 # WE1L523) # !WE1L671 & WE1_header_compr[57]) & CASCADE(WE1L833);


--VE1L293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1009 at LC6_7_I4
--operation mode is normal

VE1L293 = VE1L547 & VE1_flagged_rl_compr_dly[3] & !VE1L647 # !VE1L547 & VE1_flagged_rl_compr_dly[4];


--VE1L105 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1845~513 at LC8_3_I4
--operation mode is normal

VE1L105 = VE1L579 & !VE1L479 & (!VE1L484 # !VE1L379) # !VE1L579 & (!VE1L484 # !VE1L379);


--VE1L393 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1010 at LC10_6_I4
--operation mode is normal

VE1L393 = VE1L779 & (VE1L679 & VE1_flagged_rl_compr_dly[0] # !VE1L679 & VE1_ring_data[11]) # !VE1L779 & VE1_ring_data[11];


--VE1L493 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1011 at LC3_6_I4
--operation mode is normal

VE1L493 = VE1L747 & (VE1L847 & VE1L393 # !VE1L847 & VE1_flagged_rl_compr_dly[1]);


--VE1L593 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1012 at LC6_6_I4
--operation mode is normal

VE1L593 = VE1_j_dly[0] & VE1L479 & !VE1_j_dly[2] & VE1_flagged_rl_compr_dly[2];


--VE1L693 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~1014 at LC2_6_I4
--operation mode is normal

VE1L693 = (VE1L293 # VE1L105 & (VE1L593 # VE1L493)) & CASCADE(VE1L124);


--VE1L015 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1846~873 at LC10_3_I4
--operation mode is normal

VE1L015 = (VE1_flagged_rl_compr_dly[7] & (VE1_j_dly[0] # !VE1L484 # !VE1L115)) & CASCADE(VE1L273);


--VE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1629~1079 at LC9_4_J4
--operation mode is normal

VE1L713 = VE1L947 & VE1_flagged_rl_compr_dly[5] & !VE1L057 # !VE1L947 & VE1_flagged_rl_compr_dly[6];


--VE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1629~1080 at LC2_10_J4
--operation mode is normal

VE1L813 = VE1L157 & !VE1L257 & VE1_flagged_rl_compr_dly[3] # !VE1L157 & VE1_flagged_rl_compr_dly[4];


--VE1L494 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1844~679 at LC6_10_J4
--operation mode is normal

VE1L494 = (VE1L713 # VE1L483 & (VE1L023 # VE1L813)) & CASCADE(VE1L683);


--VE1L006 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1860~951 at LC3_8_I4
--operation mode is normal

VE1L006 = (VE1_flagged_rl_compr_dly[9] & VE1L747 & VE1L679 & VE1L579) & CASCADE(VE1L974);


--VE1L145 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1852~731 at LC5_15_I4
--operation mode is normal

VE1L145 = VE1L115 & VE1_j_dly[1] & VE1_j_dly[0] & !VE1_j_dly[2];


--VE1L245 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1852~732 at LC8_15_I4
--operation mode is normal

VE1L245 = VE1L535 & (VE1_flagged_rl_compr_dly[6] & VE1L145 # !VE1L047) # !VE1L535 & VE1_flagged_rl_compr_dly[6] & VE1L145;


--VE1L345 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1852~733 at LC4_15_I4
--operation mode is normal

VE1L345 = VE1L245 # VE1L184 & VE1_flagged_rl_compr_dly[8] & VE1L379;


--VE1L364 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1762~1137 at LC6_16_I4
--operation mode is normal

VE1L364 = VE1L247 & !VE1L347 & VE1_flagged_rl_compr_dly[4] # !VE1L247 & VE1_flagged_rl_compr_dly[5];


--VE1L445 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1852~735 at LC2_13_I4
--operation mode is normal

VE1L445 = (VE1L345 # VE1L935 & (VE1L364 # VE1L664)) & CASCADE(VE1L7301);


--VE1L224 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~971 at LC3_4_I4
--operation mode is normal

VE1L224 = VE1L724 # VE1_ring_data[5] & (VE1L234 # !VE1L583);


--VE1L565 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~724 at LC7_11_I4
--operation mode is normal

VE1L565 = (VE1L347 & (VE1L624 # VE1L224) # !VE1L347 & VE1_flagged_rl_compr_dly[0]) & CASCADE(VE1L084);


--VE1L255 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1854~941 at LC8_9_G4
--operation mode is normal

VE1L255 = VE1L115 & VE1_flagged_rl_compr_dly[4] & VE1L279 & VE1_j_dly[0];


--VE1L355 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1854~942 at LC5_9_G4
--operation mode is normal

VE1L355 = VE1L115 & !VE1_j_dly[0] & VE1L279 & VE1_flagged_rl_compr_dly[5];


--VE1L455 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1854~943 at LC1_9_G4
--operation mode is normal

VE1L455 = VE1L355 # VE1L255 # VE1_flagged_rl_compr_dly[3] & VE1L765;


--VE1L604 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1019 at LC4_13_J4
--operation mode is normal

VE1L604 = VE1_flagged_rl_compr_dly[0] & (VE1L004 # VE1_flagged_rl_compr_dly[1] & VE1L093) # !VE1_flagged_rl_compr_dly[0] & VE1_flagged_rl_compr_dly[1] & VE1L093;


--VE1L463 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1692~106 at LC6_13_J4
--operation mode is normal

VE1L463 = VE1L363 # VE1_j_dly[0] & VE1_j_dly[2] & VE1_j_dly[1];

--VE1L563 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1692~108 at LC6_13_J4
--operation mode is normal

VE1L563 = VE1L363 # VE1_j_dly[0] & VE1_j_dly[2] & VE1_j_dly[1];


--VE1L704 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1020 at LC8_13_J4
--operation mode is normal

VE1L704 = VE1_ring_data[7] & (VE1L134 # !VE1L463);


--VE1L804 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1021 at LC1_13_J4
--operation mode is normal

VE1L804 = VE1L604 # VE1L674 & (VE1L704 # VE1L214);


--VE1L904 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1022 at LC6_9_G4
--operation mode is normal

VE1L904 = VE1L379 & !VE1_j_dly[1] & VE1_j_dly[2] & VE1_flagged_rl_compr_dly[2];


--VE1L555 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1854~945 at LC3_9_G4
--operation mode is normal

VE1L555 = (VE1L455 # VE1L574 & (VE1L904 # VE1L804)) & CASCADE(VE1L884);


--VE1L763 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1028 at LC8_8_I4
--operation mode is normal

VE1L763 = VE1L547 & VE1_flagged_rl_compr_dly[5] & !VE1L647 # !VE1L547 & VE1_flagged_rl_compr_dly[6];


--VE1L863 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1029 at LC5_8_I4
--operation mode is normal

VE1L863 = VE1L747 & VE1_flagged_rl_compr_dly[3] & !VE1L847 # !VE1L747 & VE1_flagged_rl_compr_dly[4];


--VE1L125 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~858 at LC4_7_I4
--operation mode is normal

VE1L125 = (VE1L763 # VE1L105 & (VE1L073 # VE1L863)) & CASCADE(VE1L025);


--VE1L025 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~857 at LC3_7_I4
--operation mode is normal

VE1L025 = VE1_j_dly[1] & VE1_j_dly[0] # !VE1L115 # !VE1_j_dly[2];


--WE2_header_compr[57] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57] at LC10_13_X2
--operation mode is normal

WE2_header_compr[57]_lut_out = NE2_header_0.trigger_word[7] & (NE2_header_1.trigger_word[7] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[7] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[7];
WE2_header_compr[57] = DFFE(WE2_header_compr[57]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[65] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65] at LC3_10_O2
--operation mode is normal

WE2_header_compr[65]_lut_out = NE2_header_0.timestamp[33] & (NE2_header_1.timestamp[33] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[33] & NE2_rd_ptr[0] & NE2_header_1.timestamp[33];
WE2_header_compr[65] = DFFE(WE2_header_compr[65]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10772 at LC2_10_O2
--operation mode is normal

WE2L523 = WE2L003 & WE2L692 & !WE2_ram_address_header[2] & WE2_header_compr[65];


--WE2_header_compr[73] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73] at LC10_6_Y2
--operation mode is normal

WE2_header_compr[73]_lut_out = NE2_header_0.timestamp[41] & (NE2_header_1.timestamp[41] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[41] & NE2_header_1.timestamp[41] & NE2_rd_ptr[0];
WE2_header_compr[73] = DFFE(WE2_header_compr[73]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10773 at LC4_6_Y2
--operation mode is normal

WE2L623 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[73];


--WE2_header_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1] at LC8_6_Y2
--operation mode is normal

WE2_header_compr[1]_lut_out = NE2_header_0.timestamp[1] & (NE2_header_1.timestamp[1] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[1] & NE2_rd_ptr[0] & NE2_header_1.timestamp[1];
WE2_header_compr[1] = DFFE(WE2_header_compr[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10774 at LC5_6_Y2
--operation mode is normal

WE2L723 = WE2L181 & (WE2L623 # WE2L033 & WE2_header_compr[1]);


--WE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10780 at LC3_9_Q2
--operation mode is normal

WE2L133 = (WE2L081 & (WE2L723 # WE2L523) # !WE2L081 & WE2_header_compr[57]) & CASCADE(WE2L633);


--VE2L293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1009 at LC7_7_F3
--operation mode is normal

VE2L293 = VE2L547 & VE2_flagged_rl_compr_dly[3] & !VE2L647 # !VE2L547 & VE2_flagged_rl_compr_dly[4];


--VE2L105 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1845~513 at LC10_12_F3
--operation mode is normal

VE2L105 = VE2L484 & !VE2L479 & (!VE2L679 # !VE2L579) # !VE2L484 & (!VE2L679 # !VE2L579);


--VE2L393 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1010 at LC10_6_F3
--operation mode is normal

VE2L393 = VE2L779 & (VE2L879 & VE2_flagged_rl_compr_dly[0] # !VE2L879 & VE2_ring_data[11]) # !VE2L779 & VE2_ring_data[11];


--VE2L493 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1011 at LC9_6_F3
--operation mode is normal

VE2L493 = VE2L747 & (VE2L847 & VE2L393 # !VE2L847 & VE2_flagged_rl_compr_dly[1]);


--VE2L593 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1012 at LC6_6_F3
--operation mode is normal

VE2L593 = VE2_j_dly[0] & !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[2] & VE2L579;


--VE2L693 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~1014 at LC4_6_F3
--operation mode is normal

VE2L693 = (VE2L293 # VE2L105 & (VE2L493 # VE2L593)) & CASCADE(VE2L124);


--VE2L015 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1846~873 at LC2_12_F3
--operation mode is normal

VE2L015 = (VE2_flagged_rl_compr_dly[7] & (VE2_j_dly[0] # !VE2L484 # !VE2L115)) & CASCADE(VE2L273);


--VE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1629~1079 at LC2_7_M3
--operation mode is normal

VE2L713 = VE2L947 & VE2_flagged_rl_compr_dly[5] & !VE2L057 # !VE2L947 & VE2_flagged_rl_compr_dly[6];


--VE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1629~1080 at LC8_2_M3
--operation mode is normal

VE2L813 = VE2L157 & VE2_flagged_rl_compr_dly[3] & !VE2L257 # !VE2L157 & VE2_flagged_rl_compr_dly[4];


--VE2L494 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1844~679 at LC2_6_M3
--operation mode is normal

VE2L494 = (VE2L713 # VE2L483 & (VE2L023 # VE2L813)) & CASCADE(VE2L683);


--VE2L006 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1860~951 at LC9_8_F3
--operation mode is normal

VE2L006 = (VE2L779 & VE2_flagged_rl_compr_dly[9] & VE2L747 & VE2L679) & CASCADE(VE2L974);


--VE2L145 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1852~731 at LC8_2_F3
--operation mode is normal

VE2L145 = VE2_j_dly[0] & VE2_j_dly[1] & !VE2_j_dly[2] & VE2L115;


--VE2L245 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1852~732 at LC3_2_F3
--operation mode is normal

VE2L245 = VE2L145 & (VE2_flagged_rl_compr_dly[6] # !VE2L047 & VE2L535) # !VE2L145 & !VE2L047 & VE2L535;


--VE2L345 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1852~733 at LC4_2_F3
--operation mode is normal

VE2L345 = VE2L245 # VE2_flagged_rl_compr_dly[8] & VE2L184 & VE2L479;


--VE2L364 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1762~1137 at LC10_5_F3
--operation mode is normal

VE2L364 = VE2L247 & VE2_flagged_rl_compr_dly[4] & !VE2L347 # !VE2L247 & VE2_flagged_rl_compr_dly[5];


--VE2L445 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1852~735 at LC5_1_F3
--operation mode is normal

VE2L445 = (VE2L345 # VE2L935 & (VE2L364 # VE2L664)) & CASCADE(VE2L8301);


--VE2L224 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~971 at LC1_5_M3
--operation mode is normal

VE2L224 = VE2L724 # VE2_ring_data[5] & (VE2L234 # !VE2L583);


--VE2L565 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~724 at LC10_5_M3
--operation mode is normal

VE2L565 = (VE2L347 & (VE2L224 # VE2L624) # !VE2L347 & VE2_flagged_rl_compr_dly[0]) & CASCADE(VE2L084);


--VE2L255 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1854~941 at LC3_13_M3
--operation mode is normal

VE2L255 = VE2_flagged_rl_compr_dly[4] & VE2_j_dly[0] & VE2L379 & VE2L115;


--VE2L355 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1854~942 at LC6_13_M3
--operation mode is normal

VE2L355 = VE2_flagged_rl_compr_dly[5] & !VE2_j_dly[0] & VE2L379 & VE2L115;


--VE2L455 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1854~943 at LC5_13_M3
--operation mode is normal

VE2L455 = VE2L355 # VE2L255 # VE2_flagged_rl_compr_dly[3] & VE2L765;


--VE2L604 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1019 at LC1_15_M3
--operation mode is normal

VE2L604 = VE2_flagged_rl_compr_dly[0] & (VE2L004 # VE2_flagged_rl_compr_dly[1] & VE2L093) # !VE2_flagged_rl_compr_dly[0] & VE2_flagged_rl_compr_dly[1] & VE2L093;


--VE2L463 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1692~106 at LC8_14_M3
--operation mode is normal

VE2L463 = VE2_j_dly[4] # VE2L484 & VE2_j_dly[0] # !VE2_j_dly[3];

--VE2L563 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1692~108 at LC8_14_M3
--operation mode is normal

VE2L563 = VE2_j_dly[4] # VE2L484 & VE2_j_dly[0] # !VE2_j_dly[3];


--VE2L704 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1020 at LC6_14_M3
--operation mode is normal

VE2L704 = VE2_ring_data[7] & (VE2L134 # !VE2L463);


--VE2L804 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1021 at LC4_14_M3
--operation mode is normal

VE2L804 = VE2L604 # VE2L674 & (VE2L704 # VE2L214);


--VE2L904 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1022 at LC8_13_M3
--operation mode is normal

VE2L904 = VE2_flagged_rl_compr_dly[2] & !VE2_j_dly[1] & VE2_j_dly[2] & VE2L479;


--VE2L555 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1854~945 at LC2_13_M3
--operation mode is normal

VE2L555 = (VE2L455 # VE2L574 & (VE2L904 # VE2L804)) & CASCADE(VE2L884);


--VE2L763 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1028 at LC7_11_F3
--operation mode is normal

VE2L763 = VE2L547 & VE2_flagged_rl_compr_dly[5] & !VE2L647 # !VE2L547 & VE2_flagged_rl_compr_dly[6];


--VE2L863 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1029 at LC3_8_F3
--operation mode is normal

VE2L863 = VE2L747 & VE2_flagged_rl_compr_dly[3] & !VE2L847 # !VE2L747 & VE2_flagged_rl_compr_dly[4];


--VE2L125 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~858 at LC6_11_F3
--operation mode is normal

VE2L125 = (VE2L763 # VE2L105 & (VE2L863 # VE2L073)) & CASCADE(VE2L025);


--VE2L025 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~857 at LC5_11_F3
--operation mode is normal

VE2L025 = VE2_j_dly[1] & VE2_j_dly[0] # !VE2L115 # !VE2_j_dly[2];


--WE1_header_compr[51] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51] at LC5_2_H2
--operation mode is normal

WE1_header_compr[51]_lut_out = NE1_header_0.trigger_word[1] & (NE1_header_1.trigger_word[1] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[1] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[1];
WE1_header_compr[51] = DFFE(WE1_header_compr[51]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[59] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59] at LC5_6_E2
--operation mode is normal

WE1_header_compr[59]_lut_out = NE1_header_1.trigger_word[9] & (NE1_rd_ptr[0] # NE1_header_0.trigger_word[9]) # !NE1_header_1.trigger_word[9] & !NE1_rd_ptr[0] & NE1_header_0.trigger_word[9];
WE1_header_compr[59] = DFFE(WE1_header_compr[59]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L811 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i230~544 at LC9_4_D2
--operation mode is normal

WE1L811 = WE1L382 & WE1L592 & !WE1_ram_address_header[2] & WE1_header_compr[59];


--WE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10700 at LC4_3_D2
--operation mode is normal

WE1L333 = (WE1L571 & (WE1L811 # WE1L121) # !WE1L571 & WE1_header_compr[51]) & CASCADE(WE1L823);


--WE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10693 at LC3_3_D2
--operation mode is normal

WE1L823 = WE1L171 & WE1L471 & WE1L271 & WE1L371;


--WE1_header_compr[22] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22] at LC6_8_K2
--operation mode is normal

WE1_header_compr[22]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[22] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[22];
WE1_header_compr[22] = DFFE(WE1_header_compr[22]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[30] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30] at LC10_8_K2
--operation mode is normal

WE1_header_compr[30]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[30] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[30];
WE1_header_compr[30] = DFFE(WE1_header_compr[30]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L041 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~545 at LC2_8_K2
--operation mode is normal

WE1L041 = WE1L171 & WE1_header_compr[30] & !WE1L271 # !WE1L171 & WE1_header_compr[22];


--WE1_header_compr[38] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38] at LC3_2_L2
--operation mode is normal

WE1_header_compr[38]_lut_out = WE1_hit_size_in_header[6];
WE1_header_compr[38] = DFFE(WE1_header_compr[38]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[46] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46] at LC10_2_L2
--operation mode is normal

WE1_header_compr[46]_lut_out = NE1_header_0.ATWDavail & (NE1_header_1.ATWDavail # !NE1_rd_ptr[0]) # !NE1_header_0.ATWDavail & NE1_rd_ptr[0] & NE1_header_1.ATWDavail;
WE1_header_compr[46] = DFFE(WE1_header_compr[46]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L141 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~546 at LC6_2_L2
--operation mode is normal

WE1L141 = WE1L371 & !WE1L471 & WE1_header_compr[46] # !WE1L371 & WE1_header_compr[38];


--WE1_header_compr[54] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54] at LC5_7_M2
--operation mode is normal

WE1_header_compr[54]_lut_out = NE1_header_0.trigger_word[4] & (NE1_header_1.trigger_word[4] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[4] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[4];
WE1_header_compr[54] = DFFE(WE1_header_compr[54]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~547 at LC5_2_L2
--operation mode is normal

WE1L241 = WE1L141 # WE1_header_compr[54] & WE1L831 & !WE1L571;


--WE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10701 at LC9_2_L2
--operation mode is normal

WE1L433 = (WE1L041 # WE1L613 & (WE1L541 # WE1L241)) & CASCADE(WE1L933);


--WE2_header_compr[22] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22] at LC9_10_X2
--operation mode is normal

WE2_header_compr[22]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[22] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[22];
WE2_header_compr[22] = DFFE(WE2_header_compr[22]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[30] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30] at LC4_10_X2
--operation mode is normal

WE2_header_compr[30]_lut_out = NE2_header_0.timestamp[30] & (NE2_header_1.timestamp[30] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[30] & NE2_rd_ptr[0] & NE2_header_1.timestamp[30];
WE2_header_compr[30] = DFFE(WE2_header_compr[30]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~545 at LC5_9_X2
--operation mode is normal

WE2L241 = WE2L571 & WE2_header_compr[30] & !WE2L671 # !WE2L571 & WE2_header_compr[22];


--WE2_header_compr[38] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38] at LC9_1_X2
--operation mode is normal

WE2_header_compr[38]_lut_out = WE2_hit_size_in_header[6];
WE2_header_compr[38] = DFFE(WE2_header_compr[38]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[46] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46] at LC5_1_R2
--operation mode is normal

WE2_header_compr[46]_lut_out = NE2_header_0.ATWDavail & (NE2_header_1.ATWDavail # !NE2_rd_ptr[0]) # !NE2_header_0.ATWDavail & NE2_rd_ptr[0] & NE2_header_1.ATWDavail;
WE2_header_compr[46] = DFFE(WE2_header_compr[46]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L341 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~546 at LC3_1_X2
--operation mode is normal

WE2L341 = WE2L771 & WE2_header_compr[46] & !WE2L871 # !WE2L771 & WE2_header_compr[38];


--WE2_header_compr[54] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54] at LC2_1_X2
--operation mode is normal

WE2_header_compr[54]_lut_out = NE2_header_0.trigger_word[4] & (NE2_header_1.trigger_word[4] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[4] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[4];
WE2_header_compr[54] = DFFE(WE2_header_compr[54]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L441 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~547 at LC1_1_X2
--operation mode is normal

WE2L441 = WE2L341 # WE2_header_compr[54] & WE2L751;


--WE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10781 at LC6_1_X2
--operation mode is normal

WE2L233 = (WE2L241 # WE2L551 & (WE2L741 # WE2L441)) & CASCADE(WE2L733);


--WE1_header_compr[31] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31] at LC4_8_D2
--operation mode is normal

WE1_header_compr[31]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[31] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[31];
WE1_header_compr[31] = DFFE(WE1_header_compr[31]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[39] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39] at LC9_8_D2
--operation mode is normal

WE1_header_compr[39]_lut_out = WE1_hit_size_in_header[7];
WE1_header_compr[39] = DFFE(WE1_header_compr[39]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L221 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~604 at LC6_8_D2
--operation mode is normal

WE1L221 = WE1L271 & !WE1L371 & WE1_header_compr[39] # !WE1L271 & WE1_header_compr[31];


--WE1_header_compr[47] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47] at LC3_8_D2
--operation mode is normal

WE1_header_compr[47]_lut_out = NE1_rd_ptr[0] & NE1_header_1.FADCavail # !NE1_rd_ptr[0] & NE1_header_0.FADCavail;
WE1_header_compr[47] = DFFE(WE1_header_compr[47]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L321 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~605 at LC10_8_D2
--operation mode is normal

WE1L321 = WE1L221 # WE1L821 & WE1_header_compr[47];


--WE1_header_compr[55] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55] at LC5_2_D2
--operation mode is normal

WE1_header_compr[55]_lut_out = NE1_header_0.trigger_word[5] & (NE1_header_1.trigger_word[5] # !NE1_rd_ptr[0]) # !NE1_header_0.trigger_word[5] & NE1_rd_ptr[0] & NE1_header_1.trigger_word[5];
WE1_header_compr[55] = DFFE(WE1_header_compr[55]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[63] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[63] at LC9_3_D2
--operation mode is normal

WE1_header_compr[63]_lut_out = VCC;
WE1_header_compr[63] = DFFE(WE1_header_compr[63]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L421 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~606 at LC9_2_D2
--operation mode is normal

WE1L421 = WE1L571 & !WE1L671 & WE1_header_compr[63] # !WE1L571 & WE1_header_compr[55];


--WE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10702 at LC2_8_D2
--operation mode is normal

WE1L533 = (WE1L321 # WE1L131 & (WE1L421 # WE1L721)) & CASCADE(WE1L043);


--WE2_header_compr[31] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31] at LC2_1_Q2
--operation mode is normal

WE2_header_compr[31]_lut_out = NE2_header_0.timestamp[31] & (NE2_header_1.timestamp[31] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[31] & NE2_rd_ptr[0] & NE2_header_1.timestamp[31];
WE2_header_compr[31] = DFFE(WE2_header_compr[31]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[39] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39] at LC10_1_Q2
--operation mode is normal

WE2_header_compr[39]_lut_out = WE2_hit_size_in_header[7];
WE2_header_compr[39] = DFFE(WE2_header_compr[39]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L811 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~604 at LC5_1_Q2
--operation mode is normal

WE2L811 = WE2L671 & WE2_header_compr[39] & !WE2L771 # !WE2L671 & WE2_header_compr[31];


--WE2_header_compr[47] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47] at LC3_1_R2
--operation mode is normal

WE2_header_compr[47]_lut_out = NE2_header_0.FADCavail & (NE2_header_1.FADCavail # !NE2_rd_ptr[0]) # !NE2_header_0.FADCavail & NE2_rd_ptr[0] & NE2_header_1.FADCavail;
WE2_header_compr[47] = DFFE(WE2_header_compr[47]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L911 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~605 at LC4_1_Q2
--operation mode is normal

WE2L911 = WE2L811 # WE2L131 & WE2L671 & WE2_header_compr[47];


--WE2_header_compr[55] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55] at LC5_5_D2
--operation mode is normal

WE2_header_compr[55]_lut_out = NE2_header_0.trigger_word[5] & (NE2_header_1.trigger_word[5] # !NE2_rd_ptr[0]) # !NE2_header_0.trigger_word[5] & NE2_rd_ptr[0] & NE2_header_1.trigger_word[5];
WE2_header_compr[55] = DFFE(WE2_header_compr[55]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L021 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~606 at LC7_2_Q2
--operation mode is normal

WE2L021 = WE2L971 & WE2_header_compr[43] & !WE2L081 # !WE2L971 & WE2_header_compr[55];


--WE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10782 at LC9_1_Q2
--operation mode is normal

WE2L333 = (WE2L911 # WE2L431 & (WE2L021 # WE2L321)) & CASCADE(WE2L833);


--K1L87 is rate_meters:inst_rate_meters|i336~0 at LC1_8_V3
--operation mode is normal

K1L87 = W24_q[5] & M1_RM_ctrl_local.rm_rate_enable[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L18 is rate_meters:inst_rate_meters|i339~0 at LC8_8_V3
--operation mode is normal

K1L18 = M1_RM_ctrl_local.rm_rate_enable[1] & W24_q[2] & (K1L061 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L08 is rate_meters:inst_rate_meters|i338~0 at LC1_9_V3
--operation mode is normal

K1L08 = M1_RM_ctrl_local.rm_rate_enable[1] & W24_q[3] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L97 is rate_meters:inst_rate_meters|i337~0 at LC9_8_V3
--operation mode is normal

K1L97 = M1_RM_ctrl_local.rm_rate_enable[1] & W24_q[4] & (K1L061 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L38 is rate_meters:inst_rate_meters|i341~0 at LC7_8_V3
--operation mode is normal

K1L38 = W24_q[0] & M1_RM_ctrl_local.rm_rate_enable[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L28 is rate_meters:inst_rate_meters|i340~0 at LC7_10_V3
--operation mode is normal

K1L28 = W24_q[1] & M1_RM_ctrl_local.rm_rate_enable[1] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L061);


--K1L49 is rate_meters:inst_rate_meters|i401~0 at LC2_6_P2
--operation mode is normal

K1L49 = W34_q[5] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L79 is rate_meters:inst_rate_meters|i404~0 at LC3_8_P2
--operation mode is normal

K1L79 = W34_q[2] & M1_RM_ctrl_local.rm_rate_enable[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L69 is rate_meters:inst_rate_meters|i403~0 at LC6_8_P2
--operation mode is normal

K1L69 = W34_q[3] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L59 is rate_meters:inst_rate_meters|i402~0 at LC5_6_P2
--operation mode is normal

K1L59 = W34_q[4] & M1_RM_ctrl_local.rm_rate_enable[0] & (K1L341 # M1_RM_ctrl_local.rm_rate_dead[9]);


--K1L99 is rate_meters:inst_rate_meters|i406~0 at LC7_8_P2
--operation mode is normal

K1L99 = M1_RM_ctrl_local.rm_rate_enable[0] & W34_q[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--K1L89 is rate_meters:inst_rate_meters|i405~0 at LC5_8_P2
--operation mode is normal

K1L89 = W34_q[1] & M1_RM_ctrl_local.rm_rate_enable[0] & (M1_RM_ctrl_local.rm_rate_dead[9] # K1L341);


--M1_COMPR_ctrl_local.ATWDb2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[7] at LC2_9_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out = VF1_MASTERHWDATA[7];
M1_COMPR_ctrl_local.ATWDb2thres[7] = DFFE(M1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--M1L525 is slaveregister:inst_slaveregister|i5046~840 at LC9_8_H1
--operation mode is normal

M1L525 = (JF1L53Q & M1_COMPR_ctrl_local.ATWDb2thres[7]) & CASCADE(M1L943);


--DB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10] at LC10_1_F4
--operation mode is normal

DB1_dffs[10] = AMPP_FUNCTION(DB1_dffs[11], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC5_8_H4
--operation mode is normal

DB3_dffs[5] = AMPP_FUNCTION(C5_dffs[4], DB3_dffs[6], A1L5, GLOBAL(A1L3), !B1_i12);


--C5_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[3] at LC4_13_H4
--operation mode is counter

C5_dffs[3] = AMPP_FUNCTION(C5_dffs[3], C5L3, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L4 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[4]~COUT at LC4_13_H4
--operation mode is counter

C5L4 = AMPP_FUNCTION(C5_dffs[3], C5L3);


--Y1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~194 at LC8_8_H4
--operation mode is normal

Y1L8 = AMPP_FUNCTION(Y1_trigger_happened_ff[1], DB1_dffs[2], DB1_dffs[3], Y1_trigger_happened_ff[0]);


--Y1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i40~195 at LC7_7_H4
--operation mode is normal

Y1L9 = AMPP_FUNCTION(Y1L01, Y1_trigger_happened_ff[2], DB1_dffs[6], Y1L8);


--C5_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[8] at LC9_13_H4
--operation mode is counter

C5_dffs[8] = AMPP_FUNCTION(C5_dffs[8], C5L8, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L9 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[9]~COUT at LC9_13_H4
--operation mode is counter

C5L9 = AMPP_FUNCTION(C5_dffs[8], C5L8);


--ZB1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC10_7_C2
--operation mode is normal

ZB1_dpr_wadr[0]_lut_out = W31_q[0];
ZB1_dpr_wadr[0] = DFFE(ZB1_dpr_wadr[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC5_7_C2
--operation mode is normal

ZB1_dpr_radr[0]_lut_out = M1_COMM_ctrl_local.rx_tail[0];
ZB1_dpr_radr[0] = DFFE(ZB1_dpr_radr[0]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC2_6_C2
--operation mode is normal

ZB1_dpr_wadr[1]_lut_out = W31_q[1];
ZB1_dpr_wadr[1] = DFFE(ZB1_dpr_wadr[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC6_7_C2
--operation mode is normal

ZB1_dpr_radr[1]_lut_out = M1_COMM_ctrl_local.rx_tail[1];
ZB1_dpr_radr[1] = DFFE(ZB1_dpr_radr[1]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC6_14_C2
--operation mode is normal

ZB1_dpr_wadr[2]_lut_out = W31_q[2];
ZB1_dpr_wadr[2] = DFFE(ZB1_dpr_wadr[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC4_6_C2
--operation mode is normal

ZB1_dpr_radr[2]_lut_out = M1_COMM_ctrl_local.rx_tail[2];
ZB1_dpr_radr[2] = DFFE(ZB1_dpr_radr[2]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC1_10_C2
--operation mode is normal

ZB1_dpr_wadr[3]_lut_out = W31_q[3];
ZB1_dpr_wadr[3] = DFFE(ZB1_dpr_wadr[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC7_14_C1
--operation mode is normal

ZB1_dpr_radr[3]_lut_out = M1_COMM_ctrl_local.rx_tail[3];
ZB1_dpr_radr[3] = DFFE(ZB1_dpr_radr[3]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC3_10_C2
--operation mode is normal

ZB1_dpr_wadr[4]_lut_out = W31_q[4];
ZB1_dpr_wadr[4] = DFFE(ZB1_dpr_wadr[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC3_6_C2
--operation mode is normal

ZB1_dpr_radr[4]_lut_out = M1_COMM_ctrl_local.rx_tail[4];
ZB1_dpr_radr[4] = DFFE(ZB1_dpr_radr[4]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC9_5_C2
--operation mode is normal

ZB1_dpr_wadr[5]_lut_out = W31_q[5];
ZB1_dpr_wadr[5] = DFFE(ZB1_dpr_wadr[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC7_7_C2
--operation mode is normal

ZB1_dpr_radr[5]_lut_out = M1_COMM_ctrl_local.rx_tail[5];
ZB1_dpr_radr[5] = DFFE(ZB1_dpr_radr[5]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--ZB1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC4_15_C2
--operation mode is normal

ZB1_dpr_wadr[6]_lut_out = W31_q[6];
ZB1_dpr_wadr[6] = DFFE(ZB1_dpr_wadr[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--ZB1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC6_5_C2
--operation mode is normal

ZB1_dpr_radr[6]_lut_out = M1_COMM_ctrl_local.rx_tail[6];
ZB1_dpr_radr[6] = DFFE(ZB1_dpr_radr[6]_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , M1_COMM_ctrl_local.rx_dpr_raddr_stb);


--HC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC6_15_G4
--operation mode is normal

HC1_srg[3]_lut_out = HC1L32 # DB5_dffs[3] & HC1L24Q;
HC1_srg[3] = DFFE(HC1_srg[3]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC5_14_G4
--operation mode is normal

HC1L22 = HC1_srg[4] & (HC1_srg[3] & HC1L34Q # !HC1L14Q) # !HC1_srg[4] & HC1_srg[3] & HC1L34Q;


--DB7_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_1_H3
--operation mode is normal

DB7_dffs[4]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[4] # !QD1_ID_LOAD & DB7_dffs[5];
DB7_dffs[4] = DFFE(DB7_dffs[4]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--WC2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC2_15_J3
--operation mode is normal

WC2_SRG[6]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[5] # !KD1_crc32_en & WC2_SRG[6];
WC2_SRG[6] = DFFE(WC2_SRG[6]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC4_7_J3
--operation mode is normal

WC2_i9 = WC2_SRG[31] $ WC2_SRG[6];


--WC2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC4_15_J3
--operation mode is normal

WC2_SRG[30]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[29] # !KD1_crc32_en & WC2_SRG[30];
WC2_SRG[30] = DFFE(WC2_SRG[30]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--KD1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC4_7_H3
--operation mode is normal

KD1_srg[7]_lut_out = KD1L11 # KD1L32 # KD1L65Q & KD1_srg[6];
KD1_srg[7] = DFFE(KD1_srg[7]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--WC2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC8_16_J3
--operation mode is normal

WC2_SRG[22]_lut_out = QD1_STF # KD1_crc32_en & WC2_i15 # !KD1_crc32_en & WC2_SRG[22];
WC2_SRG[22] = DFFE(WC2_SRG[22]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC9_16_J3
--operation mode is normal

WC2_i16 = WC2_SRG[22] $ WC2_SRG[31];


--WC2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC10_15_J3
--operation mode is normal

WC2_SRG[14]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[13] # !KD1_crc32_en & WC2_SRG[14];
WC2_SRG[14] = DFFE(WC2_SRG[14]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC10_6_J3
--operation mode is normal

WC2_i5 = WC2_SRG[0] $ WC2_SRG[31];


--WC2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC2_9_J3
--operation mode is normal

WC2_SRG[10]_lut_out = QD1_STF # KD1_crc32_en & WC2_i11 # !KD1_crc32_en & WC2_SRG[10];
WC2_SRG[10] = DFFE(WC2_SRG[10]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC7_15_J3
--operation mode is normal

WC2_SRG[2]_lut_out = QD1_STF # KD1_crc32_en & WC2_i6 # !KD1_crc32_en & WC2_SRG[2];
WC2_SRG[2] = DFFE(WC2_SRG[2]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB34L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_8_J3
--operation mode is normal

RB34L1 = QD1L97Q # QD1L27Q & WC2_SRG[10] # !QD1L27Q & WC2_SRG[2];


--WC2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC4_8_J3
--operation mode is normal

WC2_SRG[26]_lut_out = QD1_STF # KD1_crc32_en & WC2_i17 # !KD1_crc32_en & WC2_SRG[26];
WC2_SRG[26] = DFFE(WC2_SRG[26]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC8_8_J3
--operation mode is normal

WC2_SRG[18]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[17] # !KD1_crc32_en & WC2_SRG[18];
WC2_SRG[18] = DFFE(WC2_SRG[18]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB34L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_8_J3
--operation mode is normal

RB34L2 = (QD1L27Q & WC2_SRG[26] # !QD1L27Q & WC2_SRG[18] # !QD1L97Q) & CASCADE(RB34L1);


--RB24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_11_A3
--operation mode is normal

RB24L1 = QD1L97Q # QD1L27Q & WF1_portadataout[10] # !QD1L27Q & WF1_portadataout[2];


--RB24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_11_A3
--operation mode is normal

RB24L2 = (QD1L27Q & WF1_portadataout[26] # !QD1L27Q & WF1_portadataout[18] # !QD1L97Q) & CASCADE(RB24L1);


--DB6_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC4_2_J3
--operation mode is normal

DB6_dffs[4]_lut_out = WB1L91Q & W74_sload_path[4] # !WB1L91Q & DB6_dffs[5];
DB6_dffs[4] = DFFE(DB6_dffs[4]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_1_J3
--operation mode is normal

DB9_dffs[4]_lut_out = DB9_dffs[5] & (W74_sload_path[4] # !YC1L9Q) # !DB9_dffs[5] & YC1L9Q & W74_sload_path[4];
DB9_dffs[4] = DFFE(DB9_dffs[4]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--RB44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC2_11_A3
--operation mode is normal

RB44L2 = (QD1L27Q & RB53L2 # !QD1L27Q & W91_pre_out[2] # !QD1L97Q) & CASCADE(RB44L1);


--NB2_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC5_1_E3
NB2_q[4]_data_in = COM_AD_D[6];
NB2_q[4]_write_enable = ED1_valid_wreq;
NB2_q[4]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[4]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[4]_clear_0 = !YC1L41Q;
NB2_q[4]_clock_enable_1 = ED1_valid_rreq;
NB2_q[4]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[4]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[4] = MEMORY_SEGMENT(NB2_q[4]_data_in, NB2_q[4]_write_enable, NB2_q[4]_clock_0, NB2_q[4]_clock_1, NB2_q[4]_clear_0, , , NB2_q[4]_clock_enable_1, VCC, NB2_q[4]_write_address, NB2_q[4]_read_address);


--RB56L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC8_10_H3
--operation mode is normal

RB56L1 = QD1L97Q # !QD1L27Q & NB2_q[4];


--RB56L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC9_10_H3
--operation mode is normal

RB56L2 = (!QD1L27Q & DB7_dffs[4] # !QD1L97Q) & CASCADE(RB56L1);


--RB46L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC4_3_J3
--operation mode is normal

RB46L1 = QD1L49Q # QD1L68Q & RB16L2 # !QD1L68Q & RB06L2;


--RB46L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC5_3_J3
--operation mode is normal

RB46L2 = (QD1L68Q & RB36L2 # !QD1L68Q & RB26L2 # !QD1L49Q) & CASCADE(RB46L1);


--KD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC6_10_H3
--operation mode is normal

KD1L22 = RB28L2 & (RB38L2 # !QD1L79Q) # !RB28L2 & RB38L2 & QD1L79Q;


--DB8_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC5_16_H3
--operation mode is normal

DB8_dffs[8]_lut_out = DB8_dffs[9] & (KD1L42 # !XD1L9Q) # !DB8_dffs[9] & XD1L9Q & KD1L42;
DB8_dffs[8] = DFFE(DB8_dffs[8]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--LC1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC10_11_S3
--operation mode is normal

LC1_inst10[5]_lut_out = COM_AD_D[7];
LC1_inst10[5] = DFFE(LC1_inst10[5]_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i219 at LC8_4_W1
--operation mode is normal

BF1_i219 = M1_LC_ctrl_local.lc_cable_length_up[3][0] $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L32 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~439 at LC10_4_W1
--operation mode is normal

BF1L32 = !BF1_i219 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] $ (BF1_i5 # !BF1L942));


--BF1L03 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~463 at LC5_4_W1
--operation mode is normal

BF1L03 = (BF1L32 & !BF1L642 & (M1_LC_ctrl_local.lc_cable_length_up[3][3] $ !BF1L963)) & CASCADE(BF1L43);


--BF1_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i146 at LC6_5_U1
--operation mode is normal

BF1_i146 = M1_LC_ctrl_local.lc_cable_length_up[1][0] $ (BF1L742 & (BF1_launch_old # !PE1L1Q));


--BF1L42 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~444 at LC9_5_U1
--operation mode is normal

BF1L42 = !BF1_i146 & (M1_LC_ctrl_local.lc_cable_length_up[1][1] $ (BF1L942 & !BF1_i5));


--BF1L13 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~464 at LC3_5_U1
--operation mode is normal

BF1L13 = (!BF1L422 & BF1L42 & (BF1L963 $ !M1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(BF1L53);


--BF1_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][5] at LC4_6_W3
--operation mode is normal

BF1_pre_timer_up[3][5]_lut_out = BF1L423 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][5] = DFFE(BF1_pre_timer_up[3][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][5] at LC2_10_U3
--operation mode is normal

BF1_pre_timer_up[1][5]_lut_out = BF1L053 & (!BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[1][5] = DFFE(BF1_pre_timer_up[1][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i116 at LC4_4_U1
--operation mode is normal

BF1_i116 = M1_LC_ctrl_local.lc_cable_length_up[0][6] $ (BF1L952 & (BF1_launch_old # !PE1L1Q));


--BF1_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i115 at LC9_4_U1
--operation mode is normal

BF1_i115 = M1_LC_ctrl_local.lc_cable_length_up[0][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i113 at LC10_4_U1
--operation mode is normal

BF1_i113 = M1_LC_ctrl_local.lc_cable_length_up[0][3] $ (BF1L352 & (BF1_launch_old # !PE1L1Q));


--BF1L23 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~465 at LC8_4_U1
--operation mode is normal

BF1L23 = (!BF1_i113 & !BF1_i116 & !BF1L312 & !BF1_i115) & CASCADE(BF1L63);


--BF1_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i182 at LC3_5_W1
--operation mode is normal

BF1_i182 = M1_LC_ctrl_local.lc_cable_length_up[2][0] $ (!BF1_launch_old & PE1L1Q # !BF1L742);


--BF1L52 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~453 at LC9_5_W1
--operation mode is normal

BF1L52 = !BF1_i182 & (M1_LC_ctrl_local.lc_cable_length_up[2][1] $ (BF1L942 & !BF1_i5));


--BF1L33 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~466 at LC8_5_W1
--operation mode is normal

BF1L33 = (BF1L52 & !BF1L532 & (BF1L963 $ !M1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(BF1L73);


--BF1_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][5] at LC5_3_U3
--operation mode is normal

BF1_pre_timer_up[0][5]_lut_out = BF1L363 & (BF2L401 # !BF2L675 # !DF2L51Q);
BF1_pre_timer_up[0][5] = DFFE(BF1_pre_timer_up[0][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][5] at LC1_3_W3
--operation mode is normal

BF1_pre_timer_up[2][5]_lut_out = BF1L733 & (BF2L675 # BF2L401 # !DF2L51Q);
BF1_pre_timer_up[2][5] = DFFE(BF1_pre_timer_up[2][5]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i368 at LC9_9_Q1
--operation mode is normal

BF1_i368 = M1_LC_ctrl_local.lc_cable_length_down[3][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~465 at LC5_9_Q1
--operation mode is normal

BF1L66 = (!BF1_i368 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L85);


--BF1_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i365 at LC3_9_Q1
--operation mode is normal

BF1_i365 = M1_LC_ctrl_local.lc_cable_length_down[3][2] $ (PE1L1Q & !BF1_launch_old # !BF1L152);


--BF1L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~454 at LC4_9_Q1
--operation mode is normal

BF1L85 = !BF1_i365 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] $ (BF1_i5 # !BF1L552));


--BF1L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~454 at LC4_15_Q4
--operation mode is normal

BF1L283 = BF1L272 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i295 at LC8_4_Q1
--operation mode is normal

BF1_i295 = M1_LC_ctrl_local.lc_cable_length_down[1][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~466 at LC6_4_Q1
--operation mode is normal

BF1L76 = (!BF1_i295 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L95);


--BF1_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i292 at LC3_4_Q1
--operation mode is normal

BF1_i292 = M1_LC_ctrl_local.lc_cable_length_down[1][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~456 at LC5_4_Q1
--operation mode is normal

BF1L95 = !BF1_i292 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] $ (BF1_i5 # !BF1L552));


--BF1L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~456 at LC8_13_Q4
--operation mode is normal

BF1L483 = BF1L892 & (!BF2L575 # !BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][4] at LC2_12_Q4
--operation mode is normal

BF1_pre_timer_down[3][4]_lut_out = BF1L072 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF1_pre_timer_down[3][4] = DFFE(BF1_pre_timer_down[3][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][4] at LC5_6_W4
--operation mode is normal

BF1_pre_timer_down[1][4]_lut_out = BF1L692 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][4] = DFFE(BF1_pre_timer_down[1][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i254 at LC4_5_Q1
--operation mode is normal

BF1_i254 = M1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!BF1_launch_old & PE1L1Q # !BF1L742);


--BF1L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~457 at LC1_5_Q1
--operation mode is normal

BF1L06 = !BF1_i254 & (M1_LC_ctrl_local.lc_cable_length_down[0][1] $ (BF1_i5 # !BF1L942));


--BF1_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i256 at LC5_5_Q1
--operation mode is normal

BF1_i256 = M1_LC_ctrl_local.lc_cable_length_down[0][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~467 at LC2_5_Q1
--operation mode is normal

BF1L86 = (!BF1_i256 & (M1_LC_ctrl_local.lc_cable_length_down[0][4] $ (BF1_i5 # !BF1L552))) & CASCADE(BF1L06);


--BF1L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~457 at LC10_14_W4
--operation mode is normal

BF1L583 = BF1L113 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i331 at LC4_11_Q1
--operation mode is normal

BF1_i331 = M1_LC_ctrl_local.lc_cable_length_down[2][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~468 at LC6_11_Q1
--operation mode is normal

BF1L96 = (!BF1_i331 & (M1_LC_ctrl_local.lc_cable_length_down[2][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L16);


--BF1_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i328 at LC3_11_Q1
--operation mode is normal

BF1_i328 = M1_LC_ctrl_local.lc_cable_length_down[2][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i373~460 at LC5_11_Q1
--operation mode is normal

BF1L16 = !BF1_i328 & (M1_LC_ctrl_local.lc_cable_length_down[2][4] $ (BF1_i5 # !BF1L552));


--BF1L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~455 at LC8_9_Q4
--operation mode is normal

BF1L383 = BF1L582 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][4] at LC8_16_W4
--operation mode is normal

BF1_pre_timer_down[0][4]_lut_out = BF1L903 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][4] = DFFE(BF1_pre_timer_down[0][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][4] at LC10_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][4]_lut_out = BF1L382 & (BF2L575 # BF2L501 # !DF1L51Q);
BF1_pre_timer_down[2][4] = DFFE(BF1_pre_timer_down[2][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~442 at LC1_4_V1
--operation mode is normal

BF1L073 = BF1L552 & (BF1_launch_old # !PE1L1Q);


--BF2L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~328 at LC1_14_V1
--operation mode is normal

BF2L223 = BF2L401 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] # !BF2L675) # !BF2L401 & M1_LC_ctrl_local.lc_cable_length_up[0][4] & BF2L675;


--BF2L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~329 at LC2_14_V1
--operation mode is normal

BF2L323 = BF2L223 & (BF2L675 # M1_LC_ctrl_local.lc_cable_length_up[3][4]) # !BF2L223 & M1_LC_ctrl_local.lc_cable_length_up[2][4] & !BF2L675;


--BF2L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~316 at LC3_3_Q1
--operation mode is normal

BF2L013 = BF2L501 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] # !BF2L575) # !BF2L501 & M1_LC_ctrl_local.lc_cable_length_down[0][4] & BF2L575;


--BF2L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~317 at LC4_3_Q1
--operation mode is normal

BF2L113 = BF2L013 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] # BF2L575) # !BF2L013 & M1_LC_ctrl_local.lc_cable_length_down[2][4] & !BF2L575;


--BF2L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~296 at LC5_6_O1
--operation mode is normal

BF2L092 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_up[2][5]) # !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[0][5] & !M1_LC_ctrl_local.lc_length[0];


--BF2L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~297 at LC10_5_O1
--operation mode is normal

BF2L192 = BF2L092 & (M1_LC_ctrl_local.lc_cable_length_up[3][5] # !M1_LC_ctrl_local.lc_length[0]) # !BF2L092 & M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[1][5];


--BF2L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~294 at LC10_14_V1
--operation mode is normal

BF2L882 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_up[1][4] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_up[0][4] & !M1_LC_ctrl_local.lc_length[1];


--BF2L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~295 at LC5_14_V1
--operation mode is normal

BF2L982 = BF2L882 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L882 & M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_up[2][4];


--BF1L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~438 at LC2_2_Q1
--operation mode is normal

BF1L663 = BF1L742 & (BF1_launch_old # !PE1L1Q);


--BF1L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~440 at LC2_4_V1
--operation mode is normal

BF1L863 = BF1L152 & (BF1_launch_old # !PE1L1Q);


--BF1L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~439 at LC3_4_V1
--operation mode is normal

BF1L763 = BF1L942 & (BF1_launch_old # !PE1L1Q);


--BF2L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~308 at LC5_8_Q1
--operation mode is normal

BF2L203 = M1_LC_ctrl_local.lc_length[1] & (M1_LC_ctrl_local.lc_length[0] # M1_LC_ctrl_local.lc_cable_length_down[2][5]) # !M1_LC_ctrl_local.lc_length[1] & !M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_down[0][5];


--BF2L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~309 at LC7_8_Q1
--operation mode is normal

BF2L303 = BF2L203 & (M1_LC_ctrl_local.lc_cable_length_down[3][5] # !M1_LC_ctrl_local.lc_length[0]) # !BF2L203 & M1_LC_ctrl_local.lc_length[0] & M1_LC_ctrl_local.lc_cable_length_down[1][5];


--BF2L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~306 at LC8_3_Q1
--operation mode is normal

BF2L003 = M1_LC_ctrl_local.lc_length[0] & (M1_LC_ctrl_local.lc_cable_length_down[1][4] # M1_LC_ctrl_local.lc_length[1]) # !M1_LC_ctrl_local.lc_length[0] & !M1_LC_ctrl_local.lc_length[1] & M1_LC_ctrl_local.lc_cable_length_down[0][4];


--BF2L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~307 at LC7_3_Q1
--operation mode is normal

BF2L103 = BF2L003 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] # !M1_LC_ctrl_local.lc_length[1]) # !BF2L003 & M1_LC_ctrl_local.lc_cable_length_down[2][4] & M1_LC_ctrl_local.lc_length[1];


--BF2L515 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~586 at LC9_10_V1
--operation mode is normal

BF2L515 = BF2L004 & (BF2_launch_old # !PE2L1Q);


--BF2_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i224 at LC9_8_U1
--operation mode is normal

BF2_i224 = M1_LC_ctrl_local.lc_cable_length_up[3][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L17 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~470 at LC5_7_U1
--operation mode is normal

BF2L17 = (!BF2_i224 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L36);


--BF2_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i221 at LC7_7_U1
--operation mode is normal

BF2_i221 = M1_LC_ctrl_local.lc_cable_length_up[3][2] $ (PE2L1Q & !BF2_launch_old # !BF2L693);


--BF2L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~459 at LC4_7_U1
--operation mode is normal

BF2L36 = !BF2_i221 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] $ (BF2_i5 # !BF2L004));


--BF2L135 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~602 at LC9_16_U3
--operation mode is normal

BF2L135 = BF2L964 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i151 at LC1_9_U1
--operation mode is normal

BF2_i151 = M1_LC_ctrl_local.lc_cable_length_up[1][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L27 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~471 at LC8_9_U1
--operation mode is normal

BF2L27 = (!BF2_i151 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L46);


--BF2_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i148 at LC5_9_U1
--operation mode is normal

BF2_i148 = M1_LC_ctrl_local.lc_cable_length_up[1][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~461 at LC7_9_U1
--operation mode is normal

BF2L46 = !BF2_i148 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] $ (BF2_i5 # !BF2L004));


--BF2L335 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~604 at LC10_8_W3
--operation mode is normal

BF2L335 = BF2L594 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][4] at LC2_15_U3
--operation mode is normal

BF2_pre_timer_up[3][4]_lut_out = BF2L764 & (BF2L675 # !DF2L51Q # !BF2L401);
BF2_pre_timer_up[3][4] = DFFE(BF2_pre_timer_up[3][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][4] at LC6_10_W3
--operation mode is normal

BF2_pre_timer_up[1][4]_lut_out = BF2L394 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][4] = DFFE(BF2_pre_timer_up[1][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i110 at LC3_16_U1
--operation mode is normal

BF2_i110 = M1_LC_ctrl_local.lc_cable_length_up[0][0] $ (!BF2_launch_old & PE2L1Q # !BF2L293);


--BF2L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~462 at LC8_16_U1
--operation mode is normal

BF2L56 = !BF2_i110 & (M1_LC_ctrl_local.lc_cable_length_up[0][1] $ (BF2_i5 # !BF2L493));


--BF2_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i112 at LC9_7_U1
--operation mode is normal

BF2_i112 = M1_LC_ctrl_local.lc_cable_length_up[0][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L37 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~472 at LC9_16_U1
--operation mode is normal

BF2L37 = (!BF2_i112 & (M1_LC_ctrl_local.lc_cable_length_up[0][4] $ (BF2_i5 # !BF2L004))) & CASCADE(BF2L56);


--BF2L435 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~605 at LC7_10_U3
--operation mode is normal

BF2L435 = BF2L805 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i187 at LC6_11_U1
--operation mode is normal

BF2_i187 = M1_LC_ctrl_local.lc_cable_length_up[2][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L47 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~473 at LC4_11_U1
--operation mode is normal

BF2L47 = (!BF2_i187 & (M1_LC_ctrl_local.lc_cable_length_up[2][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L66);


--BF2_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i184 at LC2_11_U1
--operation mode is normal

BF2_i184 = M1_LC_ctrl_local.lc_cable_length_up[2][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i460~465 at LC3_11_U1
--operation mode is normal

BF2L66 = !BF2_i184 & (M1_LC_ctrl_local.lc_cable_length_up[2][4] $ (BF2_i5 # !BF2L004));


--BF2L235 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~603 at LC9_1_U3
--operation mode is normal

BF2L235 = BF2L284 & (BF2L675 # BF2L401 # !DF2L51Q);


--BF2_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][4] at LC9_7_U3
--operation mode is normal

BF2_pre_timer_up[0][4]_lut_out = BF2L605 & (BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[0][4] = DFFE(BF2_pre_timer_up[0][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][4] at LC7_3_U3
--operation mode is normal

BF2_pre_timer_up[2][4]_lut_out = BF2L084 & (BF2L675 # BF2L401 # !DF2L51Q);
BF2_pre_timer_up[2][4] = DFFE(BF2_pre_timer_up[2][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i368 at LC6_8_U1
--operation mode is normal

BF2_i368 = M1_LC_ctrl_local.lc_cable_length_down[3][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~476 at LC5_14_U1
--operation mode is normal

BF2L09 = (!BF2_i368 & (M1_LC_ctrl_local.lc_cable_length_down[3][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L28);


--BF2_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i365 at LC2_15_U1
--operation mode is normal

BF2_i365 = M1_LC_ctrl_local.lc_cable_length_down[3][2] $ (PE2L1Q & !BF2_launch_old # !BF2L693);


--BF2L28 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~465 at LC4_14_U1
--operation mode is normal

BF2L28 = !BF2_i365 & (M1_LC_ctrl_local.lc_cable_length_down[3][4] $ (BF2_i5 # !BF2L004));


--BF2L725 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~598 at LC4_13_Q4
--operation mode is normal

BF2L725 = BF2L714 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i295 at LC7_10_U1
--operation mode is normal

BF2_i295 = M1_LC_ctrl_local.lc_cable_length_down[1][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~477 at LC2_10_U1
--operation mode is normal

BF2L19 = (!BF2_i295 & (M1_LC_ctrl_local.lc_cable_length_down[1][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L38);


--BF2_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i292 at LC6_13_Q1
--operation mode is normal

BF2_i292 = M1_LC_ctrl_local.lc_cable_length_down[1][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L38 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~467 at LC1_10_U1
--operation mode is normal

BF2L38 = !BF2_i292 & (M1_LC_ctrl_local.lc_cable_length_down[1][4] $ (BF2_i5 # !BF2L004));


--BF2L925 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~600 at LC10_13_Q4
--operation mode is normal

BF2L925 = BF2L344 & (!BF2L575 # !DF1L51Q # !BF2L501);


--BF2_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][4] at LC4_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][4]_lut_out = BF2L514 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][4] = DFFE(BF2_pre_timer_down[3][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][4] at LC5_8_Q4
--operation mode is normal

BF2_pre_timer_down[1][4]_lut_out = BF2L144 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF2_pre_timer_down[1][4] = DFFE(BF2_pre_timer_down[1][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i254 at LC9_15_U1
--operation mode is normal

BF2_i254 = M1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!BF2_launch_old & PE2L1Q # !BF2L293);


--BF2L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~468 at LC6_15_U1
--operation mode is normal

BF2L48 = !BF2_i254 & (M1_LC_ctrl_local.lc_cable_length_down[0][1] $ (BF2_i5 # !BF2L493));


--BF2_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i256 at LC3_15_U1
--operation mode is normal

BF2_i256 = M1_LC_ctrl_local.lc_cable_length_down[0][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~478 at LC7_15_U1
--operation mode is normal

BF2L29 = (!BF2_i256 & (M1_LC_ctrl_local.lc_cable_length_down[0][4] $ (BF2_i5 # !BF2L004))) & CASCADE(BF2L48);


--BF2L035 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~601 at LC3_11_U4
--operation mode is normal

BF2L035 = BF2L654 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF2_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i331 at LC6_7_Q1
--operation mode is normal

BF2_i331 = M1_LC_ctrl_local.lc_cable_length_down[2][5] $ (BF2L204 & (BF2_launch_old # !PE2L1Q));


--BF2L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~479 at LC2_7_Q1
--operation mode is normal

BF2L39 = (!BF2_i331 & (M1_LC_ctrl_local.lc_cable_length_down[2][6] $ (BF2_i5 # !BF2L404))) & CASCADE(BF2L58);


--BF2_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i328 at LC5_7_Q1
--operation mode is normal

BF2_i328 = M1_LC_ctrl_local.lc_cable_length_down[2][2] $ (BF2L693 & (BF2_launch_old # !PE2L1Q));


--BF2L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~471 at LC1_7_Q1
--operation mode is normal

BF2L58 = !BF2_i328 & (M1_LC_ctrl_local.lc_cable_length_down[2][4] $ (BF2_i5 # !BF2L004));


--BF2L825 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~599 at LC2_1_Q4
--operation mode is normal

BF2L825 = BF2L034 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][4] at LC9_13_U4
--operation mode is normal

BF2_pre_timer_down[0][4]_lut_out = BF2L454 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][4] = DFFE(BF2_pre_timer_down[0][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][4] at LC3_2_Q4
--operation mode is normal

BF2_pre_timer_down[2][4]_lut_out = BF2L824 & (BF2L501 # BF2L575 # !DF1L51Q);
BF2_pre_timer_down[2][4] = DFFE(BF2_pre_timer_down[2][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~582 at LC10_11_V1
--operation mode is normal

BF2L115 = BF2L293 & (BF2_launch_old # !PE2L1Q);


--BF2L315 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~584 at LC9_11_V1
--operation mode is normal

BF2L315 = BF2L693 & (BF2_launch_old # !PE2L1Q);


--BF2L215 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~583 at LC1_11_V1
--operation mode is normal

BF2L215 = BF2L493 & (BF2_launch_old # !PE2L1Q);


--D1L37 is calibration_sources:inst_calibration_sources|i56~480 at LC5_8_W1
--operation mode is normal

D1L37 = M1_CS_ctrl_local.CS_time[13] & W74_sload_path[13] & (W74_sload_path[15] $ !M1_CS_ctrl_local.CS_time[15]) # !M1_CS_ctrl_local.CS_time[13] & !W74_sload_path[13] & (W74_sload_path[15] $ !M1_CS_ctrl_local.CS_time[15]);


--D1L28 is calibration_sources:inst_calibration_sources|i56~497 at LC6_8_W1
--operation mode is normal

D1L28 = (W74_sload_path[23] & M1_CS_ctrl_local.CS_time[23] & (W74_sload_path[2] $ !M1_CS_ctrl_local.CS_time[2]) # !W74_sload_path[23] & !M1_CS_ctrl_local.CS_time[23] & (W74_sload_path[2] $ !M1_CS_ctrl_local.CS_time[2])) & CASCADE(D1L37);


--D1L47 is calibration_sources:inst_calibration_sources|i56~482 at LC9_6_Z1
--operation mode is normal

D1L47 = W74_sload_path[28] & M1_CS_ctrl_local.CS_time[28] & (M1_CS_ctrl_local.CS_time[31] $ !W74_sload_path[31]) # !W74_sload_path[28] & !M1_CS_ctrl_local.CS_time[28] & (M1_CS_ctrl_local.CS_time[31] $ !W74_sload_path[31]);


--D1L38 is calibration_sources:inst_calibration_sources|i56~498 at LC10_6_Z1
--operation mode is normal

D1L38 = (W74_sload_path[6] & M1_CS_ctrl_local.CS_time[6] & (M1_CS_ctrl_local.CS_time[21] $ !W74_sload_path[21]) # !W74_sload_path[6] & !M1_CS_ctrl_local.CS_time[6] & (M1_CS_ctrl_local.CS_time[21] $ !W74_sload_path[21])) & CASCADE(D1L47);


--D1L57 is calibration_sources:inst_calibration_sources|i56~484 at LC8_3_Z1
--operation mode is normal

D1L57 = W74_sload_path[24] & M1_CS_ctrl_local.CS_time[24] & (W74_sload_path[1] $ !M1_CS_ctrl_local.CS_time[1]) # !W74_sload_path[24] & !M1_CS_ctrl_local.CS_time[24] & (W74_sload_path[1] $ !M1_CS_ctrl_local.CS_time[1]);


--D1L48 is calibration_sources:inst_calibration_sources|i56~499 at LC9_3_Z1
--operation mode is normal

D1L48 = (W74_sload_path[25] & M1_CS_ctrl_local.CS_time[25] & (W74_sload_path[16] $ !M1_CS_ctrl_local.CS_time[16]) # !W74_sload_path[25] & !M1_CS_ctrl_local.CS_time[25] & (W74_sload_path[16] $ !M1_CS_ctrl_local.CS_time[16])) & CASCADE(D1L57);


--D1L67 is calibration_sources:inst_calibration_sources|i56~486 at LC5_14_Z1
--operation mode is normal

D1L67 = W74_sload_path[8] & M1_CS_ctrl_local.CS_time[8] & (W74_sload_path[7] $ !M1_CS_ctrl_local.CS_time[7]) # !W74_sload_path[8] & !M1_CS_ctrl_local.CS_time[8] & (W74_sload_path[7] $ !M1_CS_ctrl_local.CS_time[7]);


--D1L58 is calibration_sources:inst_calibration_sources|i56~500 at LC6_14_Z1
--operation mode is normal

D1L58 = (M1_CS_ctrl_local.CS_time[12] & W74_sload_path[12] & (M1_CS_ctrl_local.CS_time[14] $ !W74_sload_path[14]) # !M1_CS_ctrl_local.CS_time[12] & !W74_sload_path[12] & (M1_CS_ctrl_local.CS_time[14] $ !W74_sload_path[14])) & CASCADE(D1L67);


--D1L77 is calibration_sources:inst_calibration_sources|i56~488 at LC7_9_W1
--operation mode is normal

D1L77 = W74_sload_path[0] & M1_CS_ctrl_local.CS_time[0] & (W74_sload_path[29] $ !M1_CS_ctrl_local.CS_time[29]) # !W74_sload_path[0] & !M1_CS_ctrl_local.CS_time[0] & (W74_sload_path[29] $ !M1_CS_ctrl_local.CS_time[29]);


--D1L68 is calibration_sources:inst_calibration_sources|i56~501 at LC8_9_W1
--operation mode is normal

D1L68 = (W74_sload_path[3] & M1_CS_ctrl_local.CS_time[3] & (W74_sload_path[4] $ !M1_CS_ctrl_local.CS_time[4]) # !W74_sload_path[3] & !M1_CS_ctrl_local.CS_time[3] & (W74_sload_path[4] $ !M1_CS_ctrl_local.CS_time[4])) & CASCADE(D1L77);


--D1L87 is calibration_sources:inst_calibration_sources|i56~490 at LC6_5_P1
--operation mode is normal

D1L87 = M1_CS_ctrl_local.CS_time[11] & W74_sload_path[11] & (M1_CS_ctrl_local.CS_time[19] $ !W74_sload_path[19]) # !M1_CS_ctrl_local.CS_time[11] & !W74_sload_path[11] & (M1_CS_ctrl_local.CS_time[19] $ !W74_sload_path[19]);


--D1L78 is calibration_sources:inst_calibration_sources|i56~502 at LC7_5_P1
--operation mode is normal

D1L78 = (W74_sload_path[17] & M1_CS_ctrl_local.CS_time[17] & (M1_CS_ctrl_local.CS_time[30] $ !W74_sload_path[30]) # !W74_sload_path[17] & !M1_CS_ctrl_local.CS_time[17] & (M1_CS_ctrl_local.CS_time[30] $ !W74_sload_path[30])) & CASCADE(D1L87);


--D1L97 is calibration_sources:inst_calibration_sources|i56~492 at LC5_15_S1
--operation mode is normal

D1L97 = W74_sload_path[22] & M1_CS_ctrl_local.CS_time[22] & (W74_sload_path[5] $ !M1_CS_ctrl_local.CS_time[5]) # !W74_sload_path[22] & !M1_CS_ctrl_local.CS_time[22] & (W74_sload_path[5] $ !M1_CS_ctrl_local.CS_time[5]);


--D1L88 is calibration_sources:inst_calibration_sources|i56~503 at LC6_15_S1
--operation mode is normal

D1L88 = (W74_sload_path[26] & M1_CS_ctrl_local.CS_time[26] & (W74_sload_path[18] $ !M1_CS_ctrl_local.CS_time[18]) # !W74_sload_path[26] & !M1_CS_ctrl_local.CS_time[26] & (W74_sload_path[18] $ !M1_CS_ctrl_local.CS_time[18])) & CASCADE(D1L97);


--D1L08 is calibration_sources:inst_calibration_sources|i56~494 at LC2_2_Z1
--operation mode is normal

D1L08 = W74_sload_path[10] & M1_CS_ctrl_local.CS_time[10] & (W74_sload_path[9] $ !M1_CS_ctrl_local.CS_time[9]) # !W74_sload_path[10] & !M1_CS_ctrl_local.CS_time[10] & (W74_sload_path[9] $ !M1_CS_ctrl_local.CS_time[9]);


--D1L98 is calibration_sources:inst_calibration_sources|i56~504 at LC3_2_Z1
--operation mode is normal

D1L98 = (W74_sload_path[20] & M1_CS_ctrl_local.CS_time[20] & (M1_CS_ctrl_local.CS_time[27] $ !W74_sload_path[27]) # !W74_sload_path[20] & !M1_CS_ctrl_local.CS_time[20] & (M1_CS_ctrl_local.CS_time[27] $ !W74_sload_path[27])) & CASCADE(D1L08);


--FC1_adc_pipe[7][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][0] at LC3_12_S3
--operation mode is normal

FC1_adc_pipe[7][0]_lut_out = LC1_inst10[9];
FC1_adc_pipe[7][0] = DFFE(FC1_adc_pipe[7][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[7][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][1] at LC1_6_S3
--operation mode is normal

FC1_adc_pipe[7][1]_lut_out = FC1_adc_pipe[7][0];
FC1_adc_pipe[7][1] = DFFE(FC1_adc_pipe[7][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[7][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][2] at LC5_5_S3
--operation mode is normal

FC1_adc_pipe[7][2]_lut_out = FC1_adc_pipe[7][1];
FC1_adc_pipe[7][2] = DFFE(FC1_adc_pipe[7][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[7][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][3] at LC9_9_S3
--operation mode is normal

FC1_adc_pipe[7][3]_lut_out = FC1_adc_pipe[7][2];
FC1_adc_pipe[7][3] = DFFE(FC1_adc_pipe[7][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[6][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][0] at LC7_4_S3
--operation mode is normal

FC1_adc_pipe[6][0]_lut_out = LC1_inst10[8];
FC1_adc_pipe[6][0] = DFFE(FC1_adc_pipe[6][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[6][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][1] at LC2_5_S3
--operation mode is normal

FC1_adc_pipe[6][1]_lut_out = FC1_adc_pipe[6][0];
FC1_adc_pipe[6][1] = DFFE(FC1_adc_pipe[6][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[6][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][2] at LC4_5_S3
--operation mode is normal

FC1_adc_pipe[6][2]_lut_out = FC1_adc_pipe[6][1];
FC1_adc_pipe[6][2] = DFFE(FC1_adc_pipe[6][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[6][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][3] at LC3_9_S3
--operation mode is normal

FC1_adc_pipe[6][3]_lut_out = FC1_adc_pipe[6][2];
FC1_adc_pipe[6][3] = DFFE(FC1_adc_pipe[6][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][0] at LC5_9_S3
--operation mode is normal

FC1_adc_pipe[0][0]_lut_out = LC1_inst10[2];
FC1_adc_pipe[0][0] = DFFE(FC1_adc_pipe[0][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][1] at LC6_5_S3
--operation mode is normal

FC1_adc_pipe[0][1]_lut_out = FC1_adc_pipe[0][0];
FC1_adc_pipe[0][1] = DFFE(FC1_adc_pipe[0][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][2] at LC6_4_S3
--operation mode is normal

FC1_adc_pipe[0][2]_lut_out = FC1_adc_pipe[0][1];
FC1_adc_pipe[0][2] = DFFE(FC1_adc_pipe[0][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][3] at LC2_9_S3
--operation mode is normal

FC1_adc_pipe[0][3]_lut_out = FC1_adc_pipe[0][2];
FC1_adc_pipe[0][3] = DFFE(FC1_adc_pipe[0][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[1][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][0] at LC5_13_S3
--operation mode is normal

FC1_adc_pipe[1][0]_lut_out = LC1_inst10[3];
FC1_adc_pipe[1][0] = DFFE(FC1_adc_pipe[1][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[1][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][1] at LC6_3_S3
--operation mode is normal

FC1_adc_pipe[1][1]_lut_out = FC1_adc_pipe[1][0];
FC1_adc_pipe[1][1] = DFFE(FC1_adc_pipe[1][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[1][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][2] at LC6_13_S3
--operation mode is normal

FC1_adc_pipe[1][2]_lut_out = FC1_adc_pipe[1][1];
FC1_adc_pipe[1][2] = DFFE(FC1_adc_pipe[1][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[1][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][3] at LC7_12_S3
--operation mode is normal

FC1_adc_pipe[1][3]_lut_out = FC1_adc_pipe[1][2];
FC1_adc_pipe[1][3] = DFFE(FC1_adc_pipe[1][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[2][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][0] at LC8_11_S3
--operation mode is normal

FC1_adc_pipe[2][0]_lut_out = LC1_inst10[4];
FC1_adc_pipe[2][0] = DFFE(FC1_adc_pipe[2][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[2][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][1] at LC7_3_S3
--operation mode is normal

FC1_adc_pipe[2][1]_lut_out = FC1_adc_pipe[2][0];
FC1_adc_pipe[2][1] = DFFE(FC1_adc_pipe[2][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[2][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][2] at LC3_4_S3
--operation mode is normal

FC1_adc_pipe[2][2]_lut_out = FC1_adc_pipe[2][1];
FC1_adc_pipe[2][2] = DFFE(FC1_adc_pipe[2][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[2][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][3] at LC5_4_S3
--operation mode is normal

FC1_adc_pipe[2][3]_lut_out = FC1_adc_pipe[2][2];
FC1_adc_pipe[2][3] = DFFE(FC1_adc_pipe[2][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[3][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][0] at LC5_12_S3
--operation mode is normal

FC1_adc_pipe[3][0]_lut_out = LC1_inst10[5];
FC1_adc_pipe[3][0] = DFFE(FC1_adc_pipe[3][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[3][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][1] at LC3_13_S3
--operation mode is normal

FC1_adc_pipe[3][1]_lut_out = FC1_adc_pipe[3][0];
FC1_adc_pipe[3][1] = DFFE(FC1_adc_pipe[3][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[3][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][2] at LC3_16_S3
--operation mode is normal

FC1_adc_pipe[3][2]_lut_out = FC1_adc_pipe[3][1];
FC1_adc_pipe[3][2] = DFFE(FC1_adc_pipe[3][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[3][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][3] at LC6_9_S3
--operation mode is normal

FC1_adc_pipe[3][3]_lut_out = FC1_adc_pipe[3][2];
FC1_adc_pipe[3][3] = DFFE(FC1_adc_pipe[3][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[4][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][0] at LC9_5_S3
--operation mode is normal

FC1_adc_pipe[4][0]_lut_out = LC1_inst10[6];
FC1_adc_pipe[4][0] = DFFE(FC1_adc_pipe[4][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[4][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][1] at LC7_5_S3
--operation mode is normal

FC1_adc_pipe[4][1]_lut_out = FC1_adc_pipe[4][0];
FC1_adc_pipe[4][1] = DFFE(FC1_adc_pipe[4][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[4][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][2] at LC3_5_S3
--operation mode is normal

FC1_adc_pipe[4][2]_lut_out = FC1_adc_pipe[4][1];
FC1_adc_pipe[4][2] = DFFE(FC1_adc_pipe[4][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[4][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][3] at LC8_5_S3
--operation mode is normal

FC1_adc_pipe[4][3]_lut_out = FC1_adc_pipe[4][2];
FC1_adc_pipe[4][3] = DFFE(FC1_adc_pipe[4][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[5][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][0] at LC1_9_S3
--operation mode is normal

FC1_adc_pipe[5][0]_lut_out = LC1_inst10[7];
FC1_adc_pipe[5][0] = DFFE(FC1_adc_pipe[5][0]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[5][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][1] at LC3_3_S3
--operation mode is normal

FC1_adc_pipe[5][1]_lut_out = FC1_adc_pipe[5][0];
FC1_adc_pipe[5][1] = DFFE(FC1_adc_pipe[5][1]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[5][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][2] at LC10_9_S3
--operation mode is normal

FC1_adc_pipe[5][2]_lut_out = FC1_adc_pipe[5][1];
FC1_adc_pipe[5][2] = DFFE(FC1_adc_pipe[5][2]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--FC1_adc_pipe[5][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][3] at LC7_9_S3
--operation mode is normal

FC1_adc_pipe[5][3]_lut_out = FC1_adc_pipe[5][2];
FC1_adc_pipe[5][3] = DFFE(FC1_adc_pipe[5][3]_lut_out, GLOBAL(HF1_outclock0), MC1L5Q, , );


--VE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1025~53 at LC8_15_R4
--operation mode is normal

VE2L802 = VE2L5411Q # VE2L0411Q;


--VE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1025~54 at LC6_15_R4
--operation mode is normal

VE2L902 = VE2L3411Q # VE2L4411Q # VE2L2411Q # !VE2L9311Q;


--VE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1409~23 at LC7_7_R4
--operation mode is normal

VE2L803 = VE2L6311Q & (VE2L4801Q # VE2L3801Q & VE2L7311Q) # !VE2L6311Q & VE2L3801Q & VE2L7311Q;


--VE2L8101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7823 at LC4_12_D1
--operation mode is normal

VE2L8101 = VE2_data_t0[9] # VE2_data_t0[0] # VE2_data_t0[1] # VE2_data_t0[3];


--VE2L9101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7824 at LC5_11_D1
--operation mode is normal

VE2L9101 = VE2_data_t0[7] # VE2_data_t0[2] # VE2_data_t0[4] # VE2_data_t0[5];


--VE2L0201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7825 at LC9_3_F3
--operation mode is normal

VE2L0201 = VE2_data_t0[8] # VE2_data_t0[6];


--VE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1028~31 at LC1_14_R4
--operation mode is normal

VE2L112 = VE2L4411Q & !VE2L7211Q;


--VE2_old_equals_new_data is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data at LC8_13_R4
--operation mode is normal

VE2_old_equals_new_data_lut_out = !VE2L4311Q & !VE2_do_last_count & VE2L4211Q & VE2_cmp_data_t0_t1;
VE2_old_equals_new_data = DFFE(VE2_old_equals_new_data_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1027~38 at LC1_15_R4
--operation mode is normal

VE2L012 = VE2L5411Q # VE2L0411Q & (!VE2_old_equals_new_data # !VE2L8211Q);


--VE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1402~1043 at LC2_12_V4
--operation mode is normal

VE2L482 = VE2L222 & VE2L429 # !VE2L222 & (VE2_l[5] $ VE2_l[4]);


--VE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1204~4 at LC8_13_V4
--operation mode is normal

VE2L822 = VE2_l[5] $ (VE2L622 & !VE2L122 # !VE2L622 & !VE2L477);


--VE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1402~1044 at LC7_7_V4
--operation mode is normal

VE2L582 = VE2L382 & (VE2_i1150 & VE2L482 # !VE2_i1150 & !VE2L822);


--VE2L677 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1016 at LC2_4_V4
--operation mode is normal

VE2L677 = VE2_l[5] $ VE2_l[4];


--VE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1402~1045 at LC2_6_V4
--operation mode is normal

VE2L682 = VE2L582 # VE2L677 & VE2L842 & VE2L4801Q;


--VE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1139 at LC9_14_V4
--operation mode is normal

VE2L782 = VE2L2801Q # VE2L1801Q # VE2L3801Q & !VE2_i1147;


--VE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1140 at LC9_13_V4
--operation mode is normal

VE2L882 = VE2L782 # VE2L4801Q & (VE2L513 # !VE2L742);


--VE2_m[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[4] at LC10_10_V4
--operation mode is normal

VE2_m[4]_lut_out = VE2_st_mach_init & (VE2L292 # !VE2L0801Q);
VE2_m[4] = DFFE(VE2_m[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_init_k is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|init_k at LC10_14_R4
--operation mode is normal

VE2_init_k_lut_out = VE2_st_mach_init & (VE2_init_k & VE2L591 # !VE2L9311Q);
VE2_init_k = DFFE(VE2_init_k_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i990~489 at LC5_6_Y4
--operation mode is normal

VE2L361 = !VE2_init_k & VE2L1411Q;


--VE2_k[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[0] at LC7_5_Y4
--operation mode is normal

VE2_k[0]_lut_out = VE2_st_mach_init & (VE2L081 # VE2L181 # !VE2L9311Q);
VE2_k[0] = DFFE(VE2_k[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L977 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1038 at LC10_12_Y4
--operation mode is normal

VE2L977 = VE2_k[2] & VE2_k[1] & VE2_k[0] & VE2_k[3];


--VE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i855~213 at LC9_11_Y4
--operation mode is normal

VE2L251 = !VE2_flagged_rl_compr[0] & (VE2_k[5] $ (VE2_k[4] & VE2L977));


--VE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i855~214 at LC3_11_Y4
--operation mode is normal

VE2L351 = VE2_j[3] & VE2_j[2] & VE2_j[4] & VE2_flagged_rl_compr[0];


--VE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i990~490 at LC10_11_Y4
--operation mode is normal

VE2L461 = VE2L361 & (VE2L251 # VE2L351) # !VE2L361 & VE2L3411Q & (VE2L251 # VE2L351);


--VE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i991~986 at LC5_12_Y4
--operation mode is normal

VE2L561 = !VE2_flagged_rl_compr[0] & (VE2L3411Q # VE2L1411Q & !VE2_init_k);


--VE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i991~987 at LC6_12_Y4
--operation mode is normal

VE2L661 = VE2_k[4] & (!VE2L977 & VE2L561 # !VE2L989) # !VE2_k[4] & VE2L977 & VE2L561;


--VE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i994~518 at LC7_6_Y4
--operation mode is normal

VE2L671 = VE2_init_k & VE2L1411Q;


--VE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i753~148 at LC3_10_Y4
--operation mode is normal

VE2L151 = VE2L2001 & VE2_j[2] & VE2_j[3] # !VE2L2001 & (VE2_j[2] # !VE2_j[3]);


--VE2L761 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i991~988 at LC5_10_Y4
--operation mode is normal

VE2L761 = VE2L671 # !VE2L751 & (VE2_j[4] $ VE2L151);


--VE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i994~519 at LC8_5_Y4
--operation mode is normal

VE2L771 = VE2L671 # VE2_k[1] & !VE2L989 # !VE2L9311Q;


--VE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i859~124 at LC2_5_Y4
--operation mode is normal

VE2L451 = VE2_flagged_rl_compr[0] & (VE2_j[1] $ (!VE2_j[3] & !VE2L2001));


--VE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i859~125 at LC9_6_Y4
--operation mode is normal

VE2L551 = !VE2_flagged_rl_compr[0] & (VE2_k[0] $ VE2_k[1]);


--VE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i994~520 at LC3_5_Y4
--operation mode is normal

VE2L871 = VE2L771 # !VE2L751 & (VE2L451 # VE2L551);


--VE2L777 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1028 at LC1_12_Y4
--operation mode is normal

VE2L777 = VE2_k[0] & VE2_k[1];


--VE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i993~938 at LC4_12_Y4
--operation mode is normal

VE2L471 = VE2_k[2] & (!VE2L777 & VE2L561 # !VE2L989) # !VE2_k[2] & VE2L777 & VE2L561;


--VE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i993~939 at LC2_13_Y4
--operation mode is normal

VE2L571 = VE2_j[2] $ (VE2_j[3] # VE2L2001 # !VE2_j[1]);


--VE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i992~911 at LC10_15_Y4
--operation mode is normal

VE2L861 = VE2_k[3] & (VE2L5411Q # !VE2L499) # !VE2L9311Q;


--VE2L877 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1036 at LC2_16_Y4
--operation mode is normal

VE2L877 = VE2_k[3] $ (VE2_k[2] & VE2_k[0] & VE2_k[1]);


--VE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i992~912 at LC1_15_Y4
--operation mode is normal

VE2L961 = VE2L1411Q & (VE2_init_k # VE2L877) # !VE2L1411Q & VE2L3411Q & VE2L877;


--VE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i992~913 at LC3_15_Y4
--operation mode is normal

VE2L071 = VE2L271 # VE2L861 # !VE2_flagged_rl_compr[0] & VE2L961;


--VE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1025~53 at LC9_2_Y3
--operation mode is normal

VE1L802 = VE1L9311Q # VE1L4411Q;


--VE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1025~54 at LC7_2_Y3
--operation mode is normal

VE1L902 = VE1L1411Q # VE1L3411Q # VE1L2411Q # !VE1L8311Q;


--VE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1409~23 at LC3_1_Y2
--operation mode is normal

VE1L803 = VE1L6311Q & (VE1L2801Q # VE1L3801Q & VE1L5311Q) # !VE1L6311Q & VE1L3801Q & VE1L5311Q;


--VE1L7101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7810 at LC5_15_Y1
--operation mode is normal

VE1L7101 = VE1_data_t0[0] # VE1_data_t0[1] # VE1_data_t0[3] # VE1_data_t0[9];


--VE1L8101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7811 at LC8_15_Y1
--operation mode is normal

VE1L8101 = VE1_data_t0[5] # VE1_data_t0[4] # VE1_data_t0[2] # VE1_data_t0[7];


--VE1L9101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7812 at LC8_16_Y1
--operation mode is normal

VE1L9101 = VE1_data_t0[6] # VE1_data_t0[8];


--VE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1028~31 at LC10_1_Y3
--operation mode is normal

VE1L112 = VE1L3411Q & !VE1L6211Q;


--VE1_old_equals_new_data is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data at LC10_2_Y2
--operation mode is normal

VE1_old_equals_new_data_lut_out = !VE1L3311Q & !VE1_do_last_count & VE1L3211Q & VE1_cmp_data_t0_t1;
VE1_old_equals_new_data = DFFE(VE1_old_equals_new_data_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L012 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1027~38 at LC3_2_Y3
--operation mode is normal

VE1L012 = VE1L4411Q # VE1L9311Q & (!VE1_old_equals_new_data # !VE1L7211Q);


--VE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1402~1043 at LC10_7_T3
--operation mode is normal

VE1L482 = VE1L222 & VE1L329 # !VE1L222 & (VE1_l[4] $ VE1_l[5]);


--VE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1204~4 at LC1_7_T3
--operation mode is normal

VE1L822 = VE1_l[5] $ (VE1L622 & !VE1L122 # !VE1L622 & !VE1L477);


--VE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1402~1044 at LC6_7_T3
--operation mode is normal

VE1L582 = VE1L382 & (VE1_i1150 & VE1L482 # !VE1_i1150 & !VE1L822);


--VE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1402~1045 at LC9_6_T3
--operation mode is normal

VE1L682 = VE1L582 # VE1L282 & (VE1_l[4] $ VE1_l[5]);


--VE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1146 at LC8_4_T3
--operation mode is normal

VE1L782 = VE1L1801Q # VE1L0801Q # VE1L2801Q & !VE1_i1147;


--VE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1147 at LC4_4_T3
--operation mode is normal

VE1L882 = VE1L782 # VE1L3801Q & (VE1L513 # !VE1L742);


--VE1_m[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[4] at LC8_2_T3
--operation mode is normal

VE1_m[4]_lut_out = VE1_st_mach_init & (VE1L292 # !VE1L9701Q);
VE1_m[4] = DFFE(VE1_m[4]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_init_k is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|init_k at LC2_10_Y3
--operation mode is normal

VE1_init_k_lut_out = VE1_st_mach_init & (VE1L591 & VE1_init_k # !VE1L8311Q);
VE1_init_k = DFFE(VE1_init_k_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L361 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i990~534 at LC4_11_Y3
--operation mode is normal

VE1L361 = !VE1_init_k & VE1L0411Q;


--VE1_k[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[0] at LC1_10_Y3
--operation mode is normal

VE1_k[0]_lut_out = VE1_st_mach_init & (VE1L081 # VE1L181 # !VE1L8311Q);
VE1_k[0] = DFFE(VE1_k[0]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L877 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1046 at LC10_11_Y3
--operation mode is normal

VE1L877 = VE1_k[1] & VE1_k[3] & VE1_k[0] & VE1_k[2];


--VE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i855~213 at LC5_12_Y3
--operation mode is normal

VE1L251 = !VE1_flagged_rl_compr[0] & (VE1_k[5] $ (VE1_k[4] & VE1L877));


--VE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i855~214 at LC9_12_Y3
--operation mode is normal

VE1L351 = VE1_flagged_rl_compr[0] & VE1_j[4] & VE1_j[3] & VE1_j[2];


--VE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i990~535 at LC7_12_Y3
--operation mode is normal

VE1L461 = VE1L2411Q & (VE1L251 # VE1L351) # !VE1L2411Q & VE1L361 & (VE1L251 # VE1L351);


--VE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i991~1001 at LC4_10_Y3
--operation mode is normal

VE1L561 = !VE1_flagged_rl_compr[0] & (VE1L2411Q # VE1L0411Q & !VE1_init_k);


--VE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i991~1002 at LC6_10_Y3
--operation mode is normal

VE1L661 = VE1_k[4] & (VE1L561 & !VE1L877 # !VE1L889) # !VE1_k[4] & VE1L561 & VE1L877;


--VE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i994~528 at LC1_1_Y3
--operation mode is normal

VE1L671 = VE1L0411Q & VE1_init_k;


--VE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i753~148 at LC1_12_Y3
--operation mode is normal

VE1L151 = VE1_j[2] & (VE1_j[3] # !VE1L1001) # !VE1_j[2] & !VE1_j[3] & !VE1L1001;


--VE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i991~1003 at LC7_11_Y3
--operation mode is normal

VE1L761 = VE1L671 # !VE1L751 & (VE1_j[4] $ VE1L151);


--VE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i994~529 at LC5_11_Y3
--operation mode is normal

VE1L771 = VE1L671 # VE1_k[1] & !VE1L889 # !VE1L8311Q;


--VE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i859~124 at LC6_11_Y3
--operation mode is normal

VE1L451 = VE1_flagged_rl_compr[0] & (VE1_j[1] $ (!VE1L1001 & !VE1_j[3]));


--VE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i859~125 at LC3_11_Y3
--operation mode is normal

VE1L551 = !VE1_flagged_rl_compr[0] & (VE1_k[1] $ VE1_k[0]);


--VE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i994~530 at LC8_11_Y3
--operation mode is normal

VE1L871 = VE1L771 # !VE1L751 & (VE1L451 # VE1L551);


--VE1L677 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1036 at LC9_10_Y3
--operation mode is normal

VE1L677 = VE1_k[1] & VE1_k[0];


--VE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i993~948 at LC2_16_Y3
--operation mode is normal

VE1L471 = VE1_k[2] & (!VE1L677 & VE1L561 # !VE1L889) # !VE1_k[2] & VE1L677 & VE1L561;


--VE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i993~949 at LC8_16_Y3
--operation mode is normal

VE1L571 = VE1_j[2] $ (VE1L1001 # VE1_j[3] # !VE1_j[1]);


--VE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i992~921 at LC6_2_Y3
--operation mode is normal

VE1L861 = VE1_k[3] & (VE1L4411Q # !VE1L399) # !VE1L8311Q;


--VE1L777 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1044 at LC1_11_Y3
--operation mode is normal

VE1L777 = VE1_k[3] $ (VE1_k[1] & VE1_k[0] & VE1_k[2]);


--VE1L961 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i992~922 at LC5_2_Y3
--operation mode is normal

VE1L961 = VE1L0411Q & (VE1_init_k # VE1L777) # !VE1L0411Q & VE1L777 & VE1L2411Q;


--VE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i992~923 at LC4_3_Y3
--operation mode is normal

VE1L071 = VE1L861 # VE1L271 # VE1L961 & !VE1_flagged_rl_compr[0];


--VE1L467 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~916 at LC6_16_I2
--operation mode is normal

VE1L467 = VE1_atwd_ch_done & VE1_atwd_ch_count[0] & VE1_atwd_ch_count[1] & !VE1_atwd_ch_done_dly;


--VE1L367 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~913 at LC7_16_I2
--operation mode is normal

VE1L367 = VE1_atwd_ch_count[0] & VE1_atwd_ch_done & !VE1_atwd_ch_done_dly;


--VE2L467 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~908 at LC8_11_R1
--operation mode is normal

VE2L467 = VE2_atwd_ch_count[0] & !VE2_atwd_ch_done_dly & VE2_atwd_ch_count[1] & VE2_atwd_ch_done;


--VE2L367 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~905 at LC9_11_R1
--operation mode is normal

VE2L367 = !VE2_atwd_ch_done_dly & VE2_atwd_ch_count[0] & VE2_atwd_ch_done;


--VE1_data_supr0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7] at LC4_7_I1
--operation mode is normal

VE1_data_supr0[7]_lut_out = VE1L911 # VE1L7211Q & (VE1L221 # VE1L021);
VE1_data_supr0[7] = DFFE(VE1_data_supr0[7]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L83 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99 at LC2_15_Y2
--operation mode is normal

VE1L83 = !VE1L6211Q & !VE1L5211Q;


--VE1L93 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100 at LC8_7_I1
--operation mode is normal

VE1L93 = !L1L4Q & (VE1L7211Q # !VE1L83 # !VE1L3211Q);


--VE1_data_supr0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6] at LC1_15_I1
--operation mode is normal

VE1_data_supr0[6]_lut_out = VE1L321 # VE1L7211Q & (VE1L621 # VE1L421);
VE1_data_supr0[6] = DFFE(VE1_data_supr0[6]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8] at LC10_10_I1
--operation mode is normal

VE1_data_supr0[8]_lut_out = VE1L511 # VE1L7211Q & (VE1L811 # VE1L611);
VE1_data_supr0[8] = DFFE(VE1_data_supr0[8]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3] at LC4_9_I1
--operation mode is normal

VE1_data_supr0[3]_lut_out = VE1L531 # VE1L7211Q & (VE1L631 # VE1L831);
VE1_data_supr0[3] = DFFE(VE1_data_supr0[3]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2] at LC2_15_I1
--operation mode is normal

VE1_data_supr0[2]_lut_out = VE1L931 # VE1L7211Q & (VE1L241 # VE1L041);
VE1_data_supr0[2] = DFFE(VE1_data_supr0[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0] at LC7_2_I1
--operation mode is normal

VE1_data_supr0[0]_lut_out = VE1L741 # VE1L7211Q & (VE1L051 # VE1L841);
VE1_data_supr0[0] = DFFE(VE1_data_supr0[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1] at LC6_6_I1
--operation mode is normal

VE1_data_supr0[1]_lut_out = VE1L341 # VE1L7211Q & (VE1L641 # VE1L441);
VE1_data_supr0[1] = DFFE(VE1_data_supr0[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L0201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7813 at LC7_7_Y1
--operation mode is normal

VE1L0201 = !VE1_same_value_count[3] # !VE1_same_value_count[1] # !VE1_same_value_count[0] # !VE1_same_value_count[9];


--VE1L1201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7814 at LC3_15_Y1
--operation mode is normal

VE1L1201 = !VE1_same_value_count[4] # !VE1_same_value_count[2] # !VE1_same_value_count[7] # !VE1_same_value_count[5];


--VE1L2201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7815 at LC9_16_Y1
--operation mode is normal

VE1L2201 = !VE1_same_value_count[8] # !VE1_same_value_count[6];


--VE1_data_supr0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5] at LC6_5_I1
--operation mode is normal

VE1_data_supr0[5]_lut_out = VE1L721 # VE1L7211Q & (VE1L031 # VE1L821);
VE1_data_supr0[5] = DFFE(VE1_data_supr0[5]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4] at LC8_8_I1
--operation mode is normal

VE1_data_supr0[4]_lut_out = VE1L131 # VE1L7211Q & (VE1L431 # VE1L231);
VE1_data_supr0[4] = DFFE(VE1_data_supr0[4]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1_data_supr0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9] at LC6_2_I1
--operation mode is normal

VE1_data_supr0[9]_lut_out = VE1L901 # VE1L7211Q & (VE1L211 # VE1L011);
VE1_data_supr0[9] = DFFE(VE1_data_supr0[9]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7] at LC6_13_D1
--operation mode is normal

VE2_data_supr0[7]_lut_out = VE2L911 # VE2L8211Q & (VE2L021 # VE2L221);
VE2_data_supr0[7] = DFFE(VE2_data_supr0[7]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L83 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99 at LC5_13_R4
--operation mode is normal

VE2L83 = !VE2L6211Q & !VE2L7211Q;


--VE2L93 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100 at LC2_7_D1
--operation mode is normal

VE2L93 = !L1L4Q & (VE2L8211Q # !VE2L4211Q # !VE2L83);


--VE2_data_supr0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6] at LC4_15_D1
--operation mode is normal

VE2_data_supr0[6]_lut_out = VE2L321 # VE2L8211Q & (VE2L421 # VE2L621);
VE2_data_supr0[6] = DFFE(VE2_data_supr0[6]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8] at LC6_7_D1
--operation mode is normal

VE2_data_supr0[8]_lut_out = VE2L511 # VE2L8211Q & (VE2L811 # VE2L611);
VE2_data_supr0[8] = DFFE(VE2_data_supr0[8]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3] at LC3_2_D1
--operation mode is normal

VE2_data_supr0[3]_lut_out = VE2L531 # VE2L8211Q & (VE2L831 # VE2L631);
VE2_data_supr0[3] = DFFE(VE2_data_supr0[3]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2] at LC2_16_D1
--operation mode is normal

VE2_data_supr0[2]_lut_out = VE2L931 # VE2L8211Q & (VE2L241 # VE2L041);
VE2_data_supr0[2] = DFFE(VE2_data_supr0[2]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0] at LC9_13_D1
--operation mode is normal

VE2_data_supr0[0]_lut_out = VE2L741 # VE2L8211Q & (VE2L051 # VE2L841);
VE2_data_supr0[0] = DFFE(VE2_data_supr0[0]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1] at LC3_10_D1
--operation mode is normal

VE2_data_supr0[1]_lut_out = VE2L341 # VE2L8211Q & (VE2L441 # VE2L641);
VE2_data_supr0[1] = DFFE(VE2_data_supr0[1]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2L1201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7826 at LC3_10_F1
--operation mode is normal

VE2L1201 = !VE2_same_value_count[0] # !VE2_same_value_count[1] # !VE2_same_value_count[3] # !VE2_same_value_count[9];


--VE2L2201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7827 at LC10_14_F1
--operation mode is normal

VE2L2201 = !VE2_same_value_count[7] # !VE2_same_value_count[5] # !VE2_same_value_count[2] # !VE2_same_value_count[4];


--VE2L3201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7828 at LC4_3_F3
--operation mode is normal

VE2L3201 = !VE2_same_value_count[6] # !VE2_same_value_count[8];


--VE2_data_supr0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5] at LC7_8_D1
--operation mode is normal

VE2_data_supr0[5]_lut_out = VE2L721 # VE2L8211Q & (VE2L031 # VE2L821);
VE2_data_supr0[5] = DFFE(VE2_data_supr0[5]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4] at LC4_9_D1
--operation mode is normal

VE2_data_supr0[4]_lut_out = VE2L131 # VE2L8211Q & (VE2L231 # VE2L431);
VE2_data_supr0[4] = DFFE(VE2_data_supr0[4]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE2_data_supr0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9] at LC5_2_D1
--operation mode is normal

VE2_data_supr0[9]_lut_out = VE2L901 # VE2L8211Q & (VE2L211 # VE2L011);
VE2_data_supr0[9] = DFFE(VE2_data_supr0[9]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , );


--VE1L116 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1042 at LC10_2_B4
--operation mode is normal

VE1L116 = VE1L857 & !VE1L957 & VE1_ring_data[9] # !VE1L857 & VE1_ring_data[7];


--VE1L216 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1043 at LC6_14_B4
--operation mode is normal

VE1L216 = VE1L946 & (VE1L769 & VE1_h_compr_data[7] # !VE1L769 & VE1_ring_data[15]);


--VE1L316 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1044 at LC4_15_B4
--operation mode is normal

VE1L316 = VE1L067 & VE1_ring_data[13] & !VE1L167 # !VE1L067 & VE1_ring_data[11];


--VE1L416 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1046 at LC10_14_B4
--operation mode is normal

VE1L416 = (VE1L116 # VE1L846 & (VE1L316 # VE1L216)) & CASCADE(VE1L356);


--VE2L116 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1042 at LC9_11_Z3
--operation mode is normal

VE2L116 = VE2L857 & !VE2L957 & VE2_ring_data[9] # !VE2L857 & VE2_ring_data[7];


--VE2L216 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1043 at LC6_6_Z3
--operation mode is normal

VE2L216 = VE2L946 & (VE2L869 & VE2_h_compr_data[7] # !VE2L869 & VE2_ring_data[15]);


--VE2L316 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1044 at LC7_11_Z3
--operation mode is normal

VE2L316 = VE2L067 & VE2_ring_data[13] & !VE2L167 # !VE2L067 & VE2_ring_data[11];


--VE2L416 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1046 at LC4_6_Z3
--operation mode is normal

VE2L416 = (VE2L116 # VE2L846 & (VE2L316 # VE2L216)) & CASCADE(VE2L356);


--DB1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11] at LC3_1_F4
--operation mode is normal

DB1_dffs[11] = AMPP_FUNCTION(DB1_dffs[12], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC10_8_H4
--operation mode is normal

DB3_dffs[6] = AMPP_FUNCTION(C5_dffs[5], DB3_dffs[7], A1L5, GLOBAL(A1L3), !B1_i12);


--C5_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[4] at LC5_13_H4
--operation mode is counter

C5_dffs[4] = AMPP_FUNCTION(C5_dffs[4], C5L4, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[5]~COUT at LC5_13_H4
--operation mode is counter

C5L5 = AMPP_FUNCTION(C5_dffs[4], C5L4);


--KB21_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC5_5_F4
--operation mode is normal

KB21_aeb_out = AMPP_FUNCTION(KB01_aeb_out, KB11_aeb_out);


--C5_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[7] at LC8_13_H4
--operation mode is counter

C5_dffs[7] = AMPP_FUNCTION(C5_dffs[7], C5L7, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L8 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[8]~COUT at LC8_13_H4
--operation mode is counter

C5L8 = AMPP_FUNCTION(C5_dffs[7], C5L7);


--HC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC4_15_G4
--operation mode is normal

HC1_srg[2]_lut_out = HC1L42 # DB5_dffs[2] & HC1L24Q;
HC1_srg[2] = DFFE(HC1_srg[2]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC10_15_G4
--operation mode is normal

HC1L32 = HC1_srg[3] & (HC1L34Q & HC1_srg[2] # !HC1L14Q) # !HC1_srg[3] & HC1L34Q & HC1_srg[2];


--DB7_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC5_1_H3
--operation mode is normal

DB7_dffs[5]_lut_out = M1_COMM_ctrl_local.id[5] & (QD1_ID_LOAD # DB7_dffs[6]) # !M1_COMM_ctrl_local.id[5] & !QD1_ID_LOAD & DB7_dffs[6];
DB7_dffs[5] = DFFE(DB7_dffs[5]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--WC2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC3_15_J3
--operation mode is normal

WC2_SRG[5]_lut_out = QD1_STF # KD1_crc32_en & WC2_i8 # !KD1_crc32_en & WC2_SRG[5];
WC2_SRG[5] = DFFE(WC2_SRG[5]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC7_16_J3
--operation mode is normal

WC2_SRG[29]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[28] # !KD1_crc32_en & WC2_SRG[29];
WC2_SRG[29] = DFFE(WC2_SRG[29]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--KD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~848 at LC10_6_H3
--operation mode is normal

KD1L32 = KD1L55Q & (QD1L79Q & RB29L2 # !QD1L79Q & RB19L2);


--KD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87 at LC2_7_H3
--operation mode is normal

KD1L11 = !KD1L45Q & KD1_srg[7];


--KD1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC7_8_H3
--operation mode is normal

KD1_srg[6]_lut_out = KD1L21 # KD1L52 # KD1_srg[5] & KD1L65Q;
KD1_srg[6] = DFFE(KD1_srg[6]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--KD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]~7 at LC1_8_H3
--operation mode is normal

KD1L64 = !TB1_CLR_BUF & !QD1_STF;


--WC2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC10_16_J3
--operation mode is normal

WC2_SRG[21]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[20] # !KD1_crc32_en & WC2_SRG[21];
WC2_SRG[21] = DFFE(WC2_SRG[21]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC5_16_J3
--operation mode is normal

WC2_i15 = WC2_SRG[21] $ WC2_SRG[31];


--WC2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC6_15_J3
--operation mode is normal

WC2_SRG[13]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[12] # !KD1_crc32_en & WC2_SRG[13];
WC2_SRG[13] = DFFE(WC2_SRG[13]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC1_8_J3
--operation mode is normal

WC2_i11 = WC2_SRG[9] $ WC2_SRG[31];


--WC2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC4_16_J3
--operation mode is normal

WC2_i6 = WC2_SRG[31] $ WC2_SRG[1];


--WC2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC2_7_J3
--operation mode is normal

WC2_i17 = WC2_SRG[31] $ WC2_SRG[25];


--DB6_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_2_J3
--operation mode is normal

DB6_dffs[5]_lut_out = DB6_dffs[6] & (W74_sload_path[5] # !WB1L91Q) # !DB6_dffs[6] & W74_sload_path[5] & WB1L91Q;
DB6_dffs[5] = DFFE(DB6_dffs[5]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_2_J3
--operation mode is normal

DB9_dffs[5]_lut_out = W74_sload_path[5] & (DB9_dffs[6] # YC1L9Q) # !W74_sload_path[5] & DB9_dffs[6] & !YC1L9Q;
DB9_dffs[5] = DFFE(DB9_dffs[5]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--WC2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC8_10_J3
--operation mode is normal

WC2_SRG[11]_lut_out = QD1_STF # KD1_crc32_en & WC2_i12 # !KD1_crc32_en & WC2_SRG[11];
WC2_SRG[11] = DFFE(WC2_SRG[11]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC7_10_J3
--operation mode is normal

WC2_SRG[3]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[2] # !KD1_crc32_en & WC2_SRG[3];
WC2_SRG[3] = DFFE(WC2_SRG[3]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC4_9_J3
--operation mode is normal

RB25L1 = QD1L97Q # QD1L27Q & WC2_SRG[11] # !QD1L27Q & WC2_SRG[3];


--WC2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC3_9_J3
--operation mode is normal

WC2_SRG[27]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[26] # !KD1_crc32_en & WC2_SRG[27];
WC2_SRG[27] = DFFE(WC2_SRG[27]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC9_9_J3
--operation mode is normal

WC2_SRG[19]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[18] # !KD1_crc32_en & WC2_SRG[19];
WC2_SRG[19] = DFFE(WC2_SRG[19]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--RB25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC5_9_J3
--operation mode is normal

RB25L2 = (QD1L27Q & WC2_SRG[27] # !QD1L27Q & WC2_SRG[19] # !QD1L97Q) & CASCADE(RB25L1);


--RB15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_14_J3
--operation mode is normal

RB15L1 = QD1L97Q # QD1L27Q & WF1_portadataout[11] # !QD1L27Q & WF1_portadataout[3];


--RB15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_14_J3
--operation mode is normal

RB15L2 = (QD1L27Q & WF1_portadataout[27] # !QD1L27Q & WF1_portadataout[19] # !QD1L97Q) & CASCADE(RB15L1);


--RB45L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC6_14_J3
--operation mode is normal

RB45L1 = QD1L97Q # QD1L27Q;


--RB45L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_14_J3
--operation mode is normal

RB45L2 = (QD1L27Q & DB6_dffs[3] # !QD1L27Q & DB9_dffs[3] # !QD1L97Q) & CASCADE(RB45L1);


--RB35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC8_14_J3
--operation mode is normal

RB35L1 = QD1L97Q # TB1_SND_ID & !QD1L27Q;


--RB35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC9_14_J3
--operation mode is normal

RB35L2 = (QD1L27Q & !TB1L63 # !QD1L27Q & W91_pre_out[3] # !QD1L97Q) & CASCADE(RB35L1);


--NB2_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC14_1_E3
NB2_q[5]_data_in = COM_AD_D[7];
NB2_q[5]_write_enable = ED1_valid_wreq;
NB2_q[5]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[5]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[5]_clear_0 = !YC1L41Q;
NB2_q[5]_clock_enable_1 = ED1_valid_rreq;
NB2_q[5]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[5]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[5] = MEMORY_SEGMENT(NB2_q[5]_data_in, NB2_q[5]_write_enable, NB2_q[5]_clock_0, NB2_q[5]_clock_1, NB2_q[5]_clear_0, , , NB2_q[5]_clock_enable_1, VCC, NB2_q[5]_write_address, NB2_q[5]_read_address);


--RB47L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_1_H3
--operation mode is normal

RB47L1 = QD1L97Q # !QD1L27Q & NB2_q[5];


--RB47L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_1_H3
--operation mode is normal

RB47L2 = (DB7_dffs[5] & !QD1L27Q # !QD1L97Q) & CASCADE(RB47L1);


--RB37L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_1_J3
--operation mode is normal

RB37L1 = QD1L49Q # QD1L68Q & RB07L2 # !QD1L68Q & RB96L2;


--RB37L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_1_J3
--operation mode is normal

RB37L2 = (QD1L68Q & RB27L2 # !QD1L68Q & RB17L2 # !QD1L49Q) & CASCADE(RB37L1);


--KD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~850 at LC6_16_H3
--operation mode is normal

KD1L42 = RB19L2 & (RB29L2 # !QD1L79Q) # !RB19L2 & RB29L2 & QD1L79Q;


--DB8_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC3_16_H3
--operation mode is normal

DB8_dffs[9]_lut_out = !QD1L63Q # !XD1L9Q;
DB8_dffs[9] = DFFE(DB8_dffs[9]_lut_out, GLOBAL(HF1_outclock0), XD1L7Q, , XD1L8Q);


--LC1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC6_11_S3
--operation mode is normal

LC1_inst10[4]_lut_out = COM_AD_D[6];
LC1_inst10[4] = DFFE(LC1_inst10[4]_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i224 at LC6_4_W1
--operation mode is normal

BF1_i224 = M1_LC_ctrl_local.lc_cable_length_up[3][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L43 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~467 at LC4_4_W1
--operation mode is normal

BF1L43 = (!BF1_i224 & (M1_LC_ctrl_local.lc_cable_length_up[3][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L62);


--BF1_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i221 at LC7_4_W1
--operation mode is normal

BF1_i221 = M1_LC_ctrl_local.lc_cable_length_up[3][2] $ (!BF1_launch_old & PE1L1Q # !BF1L152);


--BF1L62 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~456 at LC3_4_W1
--operation mode is normal

BF1L62 = !BF1_i221 & (M1_LC_ctrl_local.lc_cable_length_up[3][4] $ (BF1_i5 # !BF1L552));


--BF1L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~458 at LC8_5_W3
--operation mode is normal

BF1L683 = BF1L423 & (BF2L675 # !DF2L51Q # !BF2L401);


--BF1_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i151 at LC10_5_U1
--operation mode is normal

BF1_i151 = M1_LC_ctrl_local.lc_cable_length_up[1][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L53 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~468 at LC2_5_U1
--operation mode is normal

BF1L53 = (!BF1_i151 & (M1_LC_ctrl_local.lc_cable_length_up[1][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L72);


--BF1_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i148 at LC5_5_U1
--operation mode is normal

BF1_i148 = M1_LC_ctrl_local.lc_cable_length_up[1][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L72 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~458 at LC1_5_U1
--operation mode is normal

BF1L72 = !BF1_i148 & (M1_LC_ctrl_local.lc_cable_length_up[1][4] $ (BF1_i5 # !BF1L552));


--BF1L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~460 at LC9_12_U3
--operation mode is normal

BF1L883 = BF1L053 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][4] at LC5_6_W3
--operation mode is normal

BF1_pre_timer_up[3][4]_lut_out = BF1L223 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][4] = DFFE(BF1_pre_timer_up[3][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][4] at LC5_10_U3
--operation mode is normal

BF1_pre_timer_up[1][4]_lut_out = BF1L843 & (!BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[1][4] = DFFE(BF1_pre_timer_up[1][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i110 at LC3_4_U1
--operation mode is normal

BF1_i110 = M1_LC_ctrl_local.lc_cable_length_up[0][0] $ (PE1L1Q & !BF1_launch_old # !BF1L742);


--BF1L82 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~459 at LC6_4_U1
--operation mode is normal

BF1L82 = !BF1_i110 & (M1_LC_ctrl_local.lc_cable_length_up[0][1] $ (BF1_i5 # !BF1L942));


--BF1_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i112 at LC5_4_U1
--operation mode is normal

BF1_i112 = M1_LC_ctrl_local.lc_cable_length_up[0][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L63 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~469 at LC7_4_U1
--operation mode is normal

BF1L63 = (!BF1_i112 & (M1_LC_ctrl_local.lc_cable_length_up[0][4] $ (BF1_i5 # !BF1L552))) & CASCADE(BF1L82);


--BF1L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~461 at LC10_13_U3
--operation mode is normal

BF1L983 = BF1L363 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i187 at LC5_5_W1
--operation mode is normal

BF1_i187 = M1_LC_ctrl_local.lc_cable_length_up[2][5] $ (BF1L752 & (BF1_launch_old # !PE1L1Q));


--BF1L73 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~470 at LC7_5_W1
--operation mode is normal

BF1L73 = (!BF1_i187 & (M1_LC_ctrl_local.lc_cable_length_up[2][6] $ (BF1_i5 # !BF1L952))) & CASCADE(BF1L92);


--BF1_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i184 at LC10_5_W1
--operation mode is normal

BF1_i184 = M1_LC_ctrl_local.lc_cable_length_up[2][2] $ (BF1L152 & (BF1_launch_old # !PE1L1Q));


--BF1L92 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i229~462 at LC6_5_W1
--operation mode is normal

BF1L92 = !BF1_i184 & (M1_LC_ctrl_local.lc_cable_length_up[2][4] $ (BF1_i5 # !BF1L552));


--BF1L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~459 at LC1_2_W3
--operation mode is normal

BF1L783 = BF1L733 & (BF2L675 # BF2L401 # !DF2L51Q);


--BF1_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][4] at LC3_6_U3
--operation mode is normal

BF1_pre_timer_up[0][4]_lut_out = BF1L163 & (BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[0][4] = DFFE(BF1_pre_timer_up[0][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][4] at LC5_3_W3
--operation mode is normal

BF1_pre_timer_up[2][4]_lut_out = BF1L533 & (BF2L675 # BF2L401 # !DF2L51Q);
BF1_pre_timer_up[2][4] = DFFE(BF1_pre_timer_up[2][4]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~462 at LC3_14_Q4
--operation mode is normal

BF1L093 = BF1L072 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~464 at LC4_6_Q4
--operation mode is normal

BF1L293 = BF1L692 & (!BF2L501 # !DF1L51Q # !BF2L575);


--BF1_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][3] at LC2_16_Q4
--operation mode is normal

BF1_pre_timer_down[3][3]_lut_out = BF1L862 & (BF2L575 # !DF1L51Q # !BF2L501);
BF1_pre_timer_down[3][3] = DFFE(BF1_pre_timer_down[3][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][3] at LC8_6_W4
--operation mode is normal

BF1_pre_timer_down[1][3]_lut_out = BF1L492 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][3] = DFFE(BF1_pre_timer_down[1][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~465 at LC3_14_W4
--operation mode is normal

BF1L393 = BF1L903 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~463 at LC10_9_Q4
--operation mode is normal

BF1L193 = BF1L382 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][3] at LC9_16_W4
--operation mode is normal

BF1_pre_timer_down[0][3]_lut_out = BF1L703 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][3] = DFFE(BF1_pre_timer_down[0][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][3] at LC9_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][3]_lut_out = BF1L182 & (BF2L501 # BF2L575 # !DF1L51Q);
BF1_pre_timer_down[2][3] = DFFE(BF1_pre_timer_down[2][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~330 at LC4_16_Q1
--operation mode is normal

BF2L423 = BF2L675 & M1_LC_ctrl_local.lc_cable_length_up[0][3] & !BF2L401 # !BF2L675 & (M1_LC_ctrl_local.lc_cable_length_up[2][3] # BF2L401);


--BF2L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~331 at LC10_16_Q1
--operation mode is normal

BF2L523 = BF2L423 & (M1_LC_ctrl_local.lc_cable_length_up[3][3] # !BF2L401) # !BF2L423 & M1_LC_ctrl_local.lc_cable_length_up[1][3] & BF2L401;


--BF2L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~318 at LC1_13_Q1
--operation mode is normal

BF2L213 = BF2L575 & M1_LC_ctrl_local.lc_cable_length_down[0][3] & !BF2L501 # !BF2L575 & (M1_LC_ctrl_local.lc_cable_length_down[2][3] # BF2L501);


--BF2L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~319 at LC5_13_Q1
--operation mode is normal

BF2L313 = BF2L213 & (M1_LC_ctrl_local.lc_cable_length_down[3][3] # !BF2L501) # !BF2L213 & M1_LC_ctrl_local.lc_cable_length_down[1][3] & BF2L501;


--BF2L935 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~610 at LC2_14_U3
--operation mode is normal

BF2L935 = BF2L764 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2L145 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~612 at LC8_8_W3
--operation mode is normal

BF2L145 = BF2L394 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][3] at LC7_6_U3
--operation mode is normal

BF2_pre_timer_up[3][3]_lut_out = BF2L564 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF2_pre_timer_up[3][3] = DFFE(BF2_pre_timer_up[3][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][3] at LC1_10_W3
--operation mode is normal

BF2_pre_timer_up[1][3]_lut_out = BF2L194 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][3] = DFFE(BF2_pre_timer_up[1][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L245 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~613 at LC8_9_U3
--operation mode is normal

BF2L245 = BF2L605 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L045 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~611 at LC4_3_U3
--operation mode is normal

BF2L045 = BF2L084 & (BF2L675 # BF2L401 # !DF2L51Q);


--BF2_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][3] at LC9_8_U3
--operation mode is normal

BF2_pre_timer_up[0][3]_lut_out = BF2L405 & (BF2L401 # !DF2L51Q # !BF2L675);
BF2_pre_timer_up[0][3] = DFFE(BF2_pre_timer_up[0][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][3] at LC7_1_U3
--operation mode is normal

BF2_pre_timer_up[2][3]_lut_out = BF2L874 & (BF2L675 # BF2L401 # !DF2L51Q);
BF2_pre_timer_up[2][3] = DFFE(BF2_pre_timer_up[2][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L535 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~606 at LC6_13_Q4
--operation mode is normal

BF2L535 = BF2L514 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L735 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~608 at LC9_3_Q4
--operation mode is normal

BF2L735 = BF2L144 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][3] at LC9_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][3]_lut_out = BF2L314 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][3] = DFFE(BF2_pre_timer_down[3][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][3] at LC1_8_Q4
--operation mode is normal

BF2_pre_timer_down[1][3]_lut_out = BF2L934 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF2_pre_timer_down[1][3] = DFFE(BF2_pre_timer_down[1][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L835 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~609 at LC10_11_U4
--operation mode is normal

BF2L835 = BF2L454 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L635 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~607 at LC1_1_Q4
--operation mode is normal

BF2L635 = BF2L824 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][3] at LC4_13_U4
--operation mode is normal

BF2_pre_timer_down[0][3]_lut_out = BF2L254 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][3] = DFFE(BF2_pre_timer_down[0][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][3] at LC10_3_Q4
--operation mode is normal

BF2_pre_timer_down[2][3]_lut_out = BF2L624 & (BF2L575 # BF2L501 # !DF1L51Q);
BF2_pre_timer_down[2][3] = DFFE(BF2_pre_timer_down[2][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--LC1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC4_9_S3
--operation mode is normal

LC1_inst10[2]_lut_out = COM_AD_D[4];
LC1_inst10[2] = DFFE(LC1_inst10[2]_lut_out, GLOBAL(HF1_outclock0), , , );


--LC1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC7_11_S3
--operation mode is normal

LC1_inst10[3]_lut_out = COM_AD_D[5];
LC1_inst10[3] = DFFE(LC1_inst10[3]_lut_out, GLOBAL(HF1_outclock0), , , );


--VE2_cmp_data_t0_t1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1 at LC9_14_F1
--operation mode is normal

VE2_cmp_data_t0_t1_lut_out = !VE2_i479 & !VE2L8201 & (VE2_data_t0[8] $ !VE2_data_supr0[8]);
VE2_cmp_data_t0_t1 = DFFE(VE2_cmp_data_t0_t1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2_do_last_count is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|do_last_count at LC5_14_R4
--operation mode is normal

VE2_do_last_count_lut_out = VE2L9201 # VE2_do_last_count & (!VE2L3301 # !VE2L0301);
VE2_do_last_count = DFFE(VE2_do_last_count_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1028~35 at LC3_15_R4
--operation mode is normal

VE2L212 = VE2L4411Q & (VE2L8211Q & VE2L0411Q # !VE2L7211Q) # !VE2L4411Q & VE2L8211Q & VE2L0411Q;


--VE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1141 at LC10_11_V4
--operation mode is normal

VE2L982 = VE2L229 & (VE2L222 # !VE2_l[4]) # !VE2L229 & !VE2_l[4] & !VE2L222;


--VE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1205~4 at LC7_11_V4
--operation mode is normal

VE2L922 = VE2_l[4] $ (VE2_l[3] & VE2L622 & VE2L867 # !VE2_l[3] & !VE2L622);


--VE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1142 at LC6_10_V4
--operation mode is normal

VE2L092 = VE2L382 & (VE2_i1150 & VE2L982 # !VE2_i1150 & !VE2L922);


--VE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1143 at LC9_11_V4
--operation mode is normal

VE2L192 = !VE2_l[4] & VE2L4801Q & !VE2L513 & VE2L742;


--VE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1403~1144 at LC8_10_V4
--operation mode is normal

VE2L292 = VE2L192 # VE2L092 # VE2_m[4] & VE2L882;


--VE2_m[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[3] at LC10_6_V4
--operation mode is normal

VE2_m[3]_lut_out = VE2_st_mach_init & (VE2L592 # VE2L882 & VE2_m[3]);
VE2_m[3] = DFFE(VE2_m[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1012~31 at LC6_14_R4
--operation mode is normal

VE2L591 = VE2L0411Q # VE2L3411Q # VE2L5411Q # !VE2L702;


--VE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i995~450 at LC3_6_Y4
--operation mode is normal

VE2L971 = VE2L1411Q & (VE2_init_k # !VE2_k[0]) # !VE2L1411Q & VE2L3411Q & !VE2_k[0];


--VE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i995~451 at LC10_6_Y4
--operation mode is normal

VE2L081 = VE2L989 & !VE2_flagged_rl_compr[0] & VE2L971 # !VE2L989 & (VE2_k[0] # !VE2_flagged_rl_compr[0] & VE2L971);


--VE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i995~452 at LC4_6_Y4
--operation mode is normal

VE2L181 = VE2_j[0] & VE2_flagged_rl_compr[0] & (VE2L3411Q # VE2L361);


--VE1_cmp_data_t0_t1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1 at LC6_6_Y1
--operation mode is normal

VE1_cmp_data_t0_t1_lut_out = !VE1_i479 & !VE1L7201 & (VE1_data_supr0[8] $ !VE1_data_t0[8]);
VE1_cmp_data_t0_t1 = DFFE(VE1_cmp_data_t0_t1_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1_do_last_count is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|do_last_count at LC3_3_Y2
--operation mode is normal

VE1_do_last_count_lut_out = VE1L8201 # VE1_do_last_count & (!VE1L9201 # !VE1L2301);
VE1_do_last_count = DFFE(VE1_do_last_count_lut_out, GLOBAL(HF1_outclock0), , , !L1L4Q);


--VE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1028~35 at LC8_1_Y3
--operation mode is normal

VE1L212 = VE1L3411Q & (VE1L9311Q & VE1L7211Q # !VE1L6211Q) # !VE1L3411Q & VE1L9311Q & VE1L7211Q;


--VE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1148 at LC7_8_T3
--operation mode is normal

VE1L982 = VE1L222 & VE1L129 # !VE1L222 & !VE1_l[4];


--VE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1205~4 at LC2_7_T3
--operation mode is normal

VE1L922 = VE1_l[4] $ (VE1L622 & VE1L867 & VE1_l[3] # !VE1L622 & !VE1_l[3]);


--VE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1149 at LC9_9_T3
--operation mode is normal

VE1L092 = VE1L382 & (VE1_i1150 & VE1L982 # !VE1_i1150 & !VE1L922);


--VE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1150 at LC7_4_T3
--operation mode is normal

VE1L192 = VE1L3801Q & !VE1L513 & !VE1_l[4] & VE1L742;


--VE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1403~1151 at LC2_3_T3
--operation mode is normal

VE1L292 = VE1L092 # VE1L192 # VE1_m[4] & VE1L882;


--VE1_m[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[3] at LC5_2_T3
--operation mode is normal

VE1_m[3]_lut_out = VE1_st_mach_init & (VE1L592 # VE1_m[3] & VE1L882);
VE1_m[3] = DFFE(VE1_m[3]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1012~31 at LC4_1_Y3
--operation mode is normal

VE1L591 = VE1L2411Q # VE1L9311Q # VE1L4411Q # !VE1L702;


--VE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i995~450 at LC4_9_Y3
--operation mode is normal

VE1L971 = VE1_k[0] & VE1_init_k & VE1L0411Q # !VE1_k[0] & (VE1L2411Q # VE1L0411Q);


--VE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i995~451 at LC8_10_Y3
--operation mode is normal

VE1L081 = VE1L889 & VE1L971 & !VE1_flagged_rl_compr[0] # !VE1L889 & (VE1_k[0] # VE1L971 & !VE1_flagged_rl_compr[0]);


--VE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i995~452 at LC3_10_Y3
--operation mode is normal

VE1L181 = VE1_j[0] & VE1_flagged_rl_compr[0] & (VE1L2411Q # VE1L361);


--VE1L911 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i659~589 at LC2_7_I1
--operation mode is normal

VE1L911 = VE1_data_supr0[7] & !VE1L7211Q & VE1L3211Q;


--VE1L696 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2536~12 at LC8_7_J1
--operation mode is normal

VE1L696 = NB7_q[7] & (NB8_q[7] # !W33_sload_path[1]) # !NB7_q[7] & W33_sload_path[1] & NB8_q[7];


--VE1L801 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i612~196 at LC2_10_I1
--operation mode is normal

VE1L801 = VE1_atwd_ch_count[0] & !VE1L638 # !VE1_atwd_ch_count[0] & !VE1L718;


--VE1L021 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i659~590 at LC6_9_I1
--operation mode is normal

VE1L021 = VE1L411 & VE1L696 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L586 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2368~12 at LC5_8_I1
--operation mode is normal

VE1L586 = W43_counter_cell[1] & NB9_q[7] # !W43_counter_cell[1] & NB01_q[7];


--VE1L121 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i659~591 at LC6_7_I1
--operation mode is normal

VE1L121 = !VE1_atwd_bfr_en & VE1L586 & VE1_fadc_bfr_en & VE1L897;


--VE1L221 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i659~592 at LC1_7_I1
--operation mode is normal

VE1L221 = VE1L121 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L121 & VE1_data_supr0[7] & (VE1_fadc_bfr_en $ !VE1_atwd_bfr_en);


--VE1L69 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i389~88 at LC5_6_Y1
--operation mode is normal

VE1L69 = VE1L6211Q # VE1L4411Q;


--VE1L89 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i391~1 at LC4_5_Y1
--operation mode is normal

VE1L89 = W53_counter_cell[7] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L601 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i411~22 at LC5_5_Y1
--operation mode is normal

VE1L601 = VE1_atwd_bfr_en & !VE1_cmp_data_t0_t1 # !VE1L8211Q;


--VE1L321 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i660~589 at LC10_15_I1
--operation mode is normal

VE1L321 = !VE1L7211Q & VE1_data_supr0[6] & VE1L3211Q;


--VE1L796 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2537~12 at LC9_7_J1
--operation mode is normal

VE1L796 = W33_sload_path[1] & NB8_q[6] # !W33_sload_path[1] & NB7_q[6];


--VE1L421 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i660~590 at LC8_10_I1
--operation mode is normal

VE1L421 = VE1L411 & VE1L796 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L686 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2369~12 at LC2_16_I1
--operation mode is normal

VE1L686 = W43_counter_cell[1] & NB9_q[6] # !W43_counter_cell[1] & NB01_q[6];


--VE1L521 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i660~591 at LC3_16_I1
--operation mode is normal

VE1L521 = VE1_fadc_bfr_en & !VE1_atwd_bfr_en & VE1L686 & VE1L897;


--VE1L621 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i660~592 at LC10_16_I1
--operation mode is normal

VE1L621 = VE1L521 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L521 & VE1_data_supr0[6] & (VE1_fadc_bfr_en $ !VE1_atwd_bfr_en);


--VE1L99 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i392~1 at LC7_5_Y1
--operation mode is normal

VE1L99 = W53_counter_cell[6] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L511 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i658~589 at LC1_11_I1
--operation mode is normal

VE1L511 = VE1_data_supr0[8] & VE1L3211Q & !VE1L7211Q;


--VE1L596 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2535~12 at LC9_9_J1
--operation mode is normal

VE1L596 = NB8_q[8] & (W33_sload_path[1] # NB7_q[8]) # !NB8_q[8] & !W33_sload_path[1] & NB7_q[8];


--VE1L611 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i658~590 at LC3_10_I1
--operation mode is normal

VE1L611 = VE1L411 & VE1L596 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L486 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2367~12 at LC9_12_I1
--operation mode is normal

VE1L486 = NB9_q[8] & (W43_counter_cell[1] # NB01_q[8]) # !NB9_q[8] & !W43_counter_cell[1] & NB01_q[8];


--VE1L711 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i658~591 at LC6_11_I1
--operation mode is normal

VE1L711 = VE1_fadc_bfr_en & VE1L486 & !VE1_atwd_bfr_en & VE1L897;


--VE1L811 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i658~592 at LC7_10_I1
--operation mode is normal

VE1L811 = VE1L711 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L711 & VE1_data_supr0[8] & (VE1_atwd_bfr_en $ !VE1_fadc_bfr_en);


--VE1L79 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i390~1 at LC2_5_Y1
--operation mode is normal

VE1L79 = W53_counter_cell[8] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L531 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i663~589 at LC6_10_I1
--operation mode is normal

VE1L531 = !VE1L7211Q & VE1_data_supr0[3] & VE1L3211Q;


--VE1L007 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2540~12 at LC10_7_J1
--operation mode is normal

VE1L007 = NB8_q[3] & (W33_sload_path[1] # NB7_q[3]) # !NB8_q[3] & !W33_sload_path[1] & NB7_q[3];


--VE1L631 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i663~590 at LC3_9_I1
--operation mode is normal

VE1L631 = VE1L411 & VE1L007 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L986 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2372~12 at LC6_12_I1
--operation mode is normal

VE1L986 = NB9_q[3] & (W43_counter_cell[1] # NB01_q[3]) # !NB9_q[3] & !W43_counter_cell[1] & NB01_q[3];


--VE1L731 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i663~591 at LC8_11_I1
--operation mode is normal

VE1L731 = VE1_fadc_bfr_en & VE1L986 & !VE1_atwd_bfr_en & VE1L897;


--VE1L831 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i663~592 at LC1_10_I1
--operation mode is normal

VE1L831 = VE1L731 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L731 & VE1_data_supr0[3] & (VE1_fadc_bfr_en $ !VE1_atwd_bfr_en);


--VE1L201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i395~1 at LC8_5_Y1
--operation mode is normal

VE1L201 = W53_counter_cell[3] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L931 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i664~589 at LC6_15_I1
--operation mode is normal

VE1L931 = !VE1L7211Q & VE1_data_supr0[2] & VE1L3211Q;


--VE1L107 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2541~12 at LC3_7_J1
--operation mode is normal

VE1L107 = W33_sload_path[1] & NB8_q[2] # !W33_sload_path[1] & NB7_q[2];


--VE1L041 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i664~590 at LC8_15_I1
--operation mode is normal

VE1L041 = VE1L411 & VE1L107 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L096 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2373~12 at LC8_16_I1
--operation mode is normal

VE1L096 = W43_counter_cell[1] & NB9_q[2] # !W43_counter_cell[1] & NB01_q[2];


--VE1L141 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i664~591 at LC7_16_I1
--operation mode is normal

VE1L141 = !VE1_atwd_bfr_en & VE1L096 & VE1_fadc_bfr_en & VE1L897;


--VE1L241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i664~592 at LC9_16_I1
--operation mode is normal

VE1L241 = VE1L141 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L141 & VE1_data_supr0[2] & (VE1_atwd_bfr_en $ !VE1_fadc_bfr_en);


--VE1L301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i396~1 at LC6_5_Y1
--operation mode is normal

VE1L301 = W53_counter_cell[2] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L741 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i666~589 at LC3_2_I1
--operation mode is normal

VE1L741 = VE1_data_supr0[0] & !VE1L7211Q & VE1L3211Q;


--VE1L307 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2543~12 at LC1_9_J1
--operation mode is normal

VE1L307 = NB7_q[0] & (NB8_q[0] # !W33_sload_path[1]) # !NB7_q[0] & W33_sload_path[1] & NB8_q[0];


--VE1L841 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i666~590 at LC5_9_I1
--operation mode is normal

VE1L841 = VE1L411 & VE1L307 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L296 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2375~12 at LC2_5_I1
--operation mode is normal

VE1L296 = NB01_q[0] & (NB9_q[0] # !W43_counter_cell[1]) # !NB01_q[0] & W43_counter_cell[1] & NB9_q[0];


--VE1L941 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i666~591 at LC7_3_I1
--operation mode is normal

VE1L941 = VE1_fadc_bfr_en & !VE1_atwd_bfr_en & VE1L296 & VE1L897;


--VE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i666~592 at LC1_3_I1
--operation mode is normal

VE1L051 = VE1L941 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L941 & VE1_data_supr0[0] & (VE1_atwd_bfr_en $ !VE1_fadc_bfr_en);


--VE1L501 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i398~1 at LC7_6_Y1
--operation mode is normal

VE1L501 = W53_counter_cell[0] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L341 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i665~589 at LC1_6_I1
--operation mode is normal

VE1L341 = VE1_data_supr0[1] & VE1L3211Q & !VE1L7211Q;


--VE1L207 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2542~12 at LC5_7_J1
--operation mode is normal

VE1L207 = NB7_q[1] & (NB8_q[1] # !W33_sload_path[1]) # !NB7_q[1] & W33_sload_path[1] & NB8_q[1];


--VE1L441 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i665~590 at LC7_9_I1
--operation mode is normal

VE1L441 = VE1L411 & VE1L207 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L196 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2374~12 at LC5_5_I1
--operation mode is normal

VE1L196 = NB9_q[1] & (W43_counter_cell[1] # NB01_q[1]) # !NB9_q[1] & !W43_counter_cell[1] & NB01_q[1];


--VE1L541 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i665~591 at LC10_5_I1
--operation mode is normal

VE1L541 = VE1L897 & !VE1_atwd_bfr_en & VE1L196 & VE1_fadc_bfr_en;


--VE1L641 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i665~592 at LC7_5_I1
--operation mode is normal

VE1L641 = VE1L541 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L541 & VE1_data_supr0[1] & (VE1_fadc_bfr_en $ !VE1_atwd_bfr_en);


--VE1L401 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i397~1 at LC10_5_Y1
--operation mode is normal

VE1L401 = W53_counter_cell[1] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L721 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i661~589 at LC9_6_I1
--operation mode is normal

VE1L721 = VE1L3211Q & VE1_data_supr0[5] & !VE1L7211Q;


--VE1L896 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2538~12 at LC3_9_J1
--operation mode is normal

VE1L896 = W33_sload_path[1] & NB8_q[5] # !W33_sload_path[1] & NB7_q[5];


--VE1L821 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i661~590 at LC8_9_I1
--operation mode is normal

VE1L821 = VE1L411 & VE1L896 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L786 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2370~12 at LC8_5_I1
--operation mode is normal

VE1L786 = NB9_q[5] & (W43_counter_cell[1] # NB01_q[5]) # !NB9_q[5] & !W43_counter_cell[1] & NB01_q[5];


--VE1L921 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i661~591 at LC4_5_I1
--operation mode is normal

VE1L921 = VE1L897 & !VE1_atwd_bfr_en & VE1L786 & VE1_fadc_bfr_en;


--VE1L031 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i661~592 at LC3_5_I1
--operation mode is normal

VE1L031 = VE1L921 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L921 & VE1_data_supr0[5] & (VE1_fadc_bfr_en $ !VE1_atwd_bfr_en);


--VE1L001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i393~1 at LC3_5_Y1
--operation mode is normal

VE1L001 = W53_counter_cell[5] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L131 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i662~589 at LC10_8_I1
--operation mode is normal

VE1L131 = VE1_data_supr0[4] & VE1L3211Q & !VE1L7211Q;


--VE1L996 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2539~12 at LC10_9_J1
--operation mode is normal

VE1L996 = NB8_q[4] & (W33_sload_path[1] # NB7_q[4]) # !NB8_q[4] & !W33_sload_path[1] & NB7_q[4];


--VE1L231 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i662~590 at LC2_9_I1
--operation mode is normal

VE1L231 = VE1L411 & VE1L996 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L886 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2371~12 at LC9_9_I1
--operation mode is normal

VE1L886 = NB9_q[4] & (W43_counter_cell[1] # NB01_q[4]) # !NB9_q[4] & !W43_counter_cell[1] & NB01_q[4];


--VE1L331 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i662~591 at LC6_8_I1
--operation mode is normal

VE1L331 = !VE1_atwd_bfr_en & VE1_fadc_bfr_en & VE1L897 & VE1L886;


--VE1L431 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i662~592 at LC1_8_I1
--operation mode is normal

VE1L431 = VE1L331 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L331 & VE1_data_supr0[4] & (VE1_atwd_bfr_en $ !VE1_fadc_bfr_en);


--VE1L101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i394~1 at LC1_5_Y1
--operation mode is normal

VE1L101 = W53_counter_cell[4] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L901 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~623 at LC5_2_I1
--operation mode is normal

VE1L901 = VE1_data_supr0[9] & !VE1L7211Q & VE1L3211Q;


--VE1L496 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2534~12 at LC5_9_J1
--operation mode is normal

VE1L496 = NB7_q[9] & (NB8_q[9] # !W33_sload_path[1]) # !NB7_q[9] & W33_sload_path[1] & NB8_q[9];


--VE1L011 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~624 at LC1_9_I1
--operation mode is normal

VE1L011 = VE1L411 & VE1L496 & (!VE1L801 # !VE1_atwd_ch_count[1]);


--VE1L386 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2366~12 at LC5_3_I1
--operation mode is normal

VE1L386 = NB01_q[9] & (NB9_q[9] # !W43_counter_cell[1]) # !NB01_q[9] & W43_counter_cell[1] & NB9_q[9];


--VE1L111 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~625 at LC3_3_I1
--operation mode is normal

VE1L111 = !VE1_atwd_bfr_en & VE1L386 & VE1_fadc_bfr_en & VE1L897;


--VE1L211 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~626 at LC9_3_I1
--operation mode is normal

VE1L211 = VE1L111 & (VE1_fadc_bfr_en # !VE1_atwd_bfr_en) # !VE1L111 & VE1_data_supr0[9] & (VE1_atwd_bfr_en $ !VE1_fadc_bfr_en);


--VE1L59 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i389~1 at LC9_5_Y1
--operation mode is normal

VE1L59 = W53_counter_cell[9] & !VE1L69 & (VE1_cmp_data_t0_t1 # !VE1L7211Q);


--VE1L453 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1135 at LC4_7_J4
--operation mode is normal

VE1L453 = VE1_j_dly[0] & VE1_ring_data[16] # !VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[0] # !VE1L979 & VE1_ring_data[16]);


--VE1L914 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~978 at LC4_1_J4
--operation mode is normal

VE1L914 = VE1L979 & (VE1_j_dly[0] & VE1_flagged_rl_compr_dly[7] # !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[8]);


--VE1L357 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~184 at LC9_1_J4
--operation mode is normal

VE1L357 = VE1L363 # !VE1_j_dly[1] # !VE1_j_dly[0] # !VE1_j_dly[2];


--VE1L024 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1747~980 at LC7_1_J4
--operation mode is normal

VE1L024 = (VE1L257 & (VE1L357 & VE1L914 # !VE1L357 & VE1_flagged_rl_compr_dly[9])) & CASCADE(VE1L373);


--VE1L373 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~0 at LC6_1_J4
--operation mode is normal

VE1L373 = VE1L383 & VE1L483 & VE1L547 & VE1L157;


--VE1L183 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1723~1112 at LC10_5_G4
--operation mode is normal

VE1L183 = (VE1L479 & (VE1L879 & VE1_flagged_rl_compr_dly[0] # !VE1L879 & VE1_ring_data[12]) # !VE1L479 & VE1_ring_data[12]) & CASCADE(VE1L653);


--VE2L911 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i659~589 at LC7_14_D1
--operation mode is normal

VE2L911 = VE2_data_supr0[7] & VE2L4211Q & !VE2L8211Q;


--VE2L696 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2536~12 at LC4_11_E1
--operation mode is normal

VE2L696 = NB51_q[7] & (NB61_q[7] # !W93_sload_path[1]) # !NB51_q[7] & W93_sload_path[1] & NB61_q[7];


--VE2L801 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i612~196 at LC6_9_D1
--operation mode is normal

VE2L801 = VE2_atwd_ch_count[1] & !VE2L578 # !VE2_atwd_ch_count[1] & !VE2L658;


--VE2L021 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i659~590 at LC10_9_D1
--operation mode is normal

VE2L021 = VE2L696 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L586 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2368~12 at LC4_14_D1
--operation mode is normal

VE2L586 = W04_counter_cell[1] & NB71_q[7] # !W04_counter_cell[1] & NB81_q[7];


--VE2L121 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i659~591 at LC10_14_D1
--operation mode is normal

VE2L121 = VE2_fadc_bfr_en & !VE2_atwd_bfr_en & VE2L586 & VE2L997;


--VE2L221 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i659~592 at LC8_14_D1
--operation mode is normal

VE2L221 = VE2L121 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L121 & VE2_data_supr0[7] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L69 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i389~88 at LC3_14_F1
--operation mode is normal

VE2L69 = VE2L7211Q # VE2L5411Q;


--VE2L89 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i391~1 at LC3_13_F1
--operation mode is normal

VE2L89 = W14_counter_cell[7] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L601 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i411~22 at LC6_13_F1
--operation mode is normal

VE2L601 = VE2_atwd_bfr_en & !VE2_cmp_data_t0_t1 # !VE2L9211Q;


--VE2L321 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i660~589 at LC8_16_D1
--operation mode is normal

VE2L321 = VE2L4211Q & VE2_data_supr0[6] & !VE2L8211Q;


--VE2L796 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2537~12 at LC6_11_E1
--operation mode is normal

VE2L796 = W93_sload_path[1] & NB61_q[6] # !W93_sload_path[1] & NB51_q[6];


--VE2L421 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i660~590 at LC8_15_D1
--operation mode is normal

VE2L421 = VE2L796 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L686 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2369~12 at LC1_16_D1
--operation mode is normal

VE2L686 = NB81_q[6] & (NB71_q[6] # !W04_counter_cell[1]) # !NB81_q[6] & W04_counter_cell[1] & NB71_q[6];


--VE2L521 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i660~591 at LC5_16_D1
--operation mode is normal

VE2L521 = !VE2_atwd_bfr_en & VE2L686 & VE2_fadc_bfr_en & VE2L997;


--VE2L621 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i660~592 at LC7_16_D1
--operation mode is normal

VE2L621 = VE2L521 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L521 & VE2_data_supr0[6] & (VE2_fadc_bfr_en $ !VE2_atwd_bfr_en);


--VE2L99 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i392~1 at LC8_13_F1
--operation mode is normal

VE2L99 = W14_counter_cell[6] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L511 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i658~589 at LC5_7_D1
--operation mode is normal

VE2L511 = VE2L4211Q & VE2_data_supr0[8] & !VE2L8211Q;


--VE2L596 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2535~12 at LC10_11_E1
--operation mode is normal

VE2L596 = NB51_q[8] & (NB61_q[8] # !W93_sload_path[1]) # !NB51_q[8] & W93_sload_path[1] & NB61_q[8];


--VE2L611 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i658~590 at LC2_8_D1
--operation mode is normal

VE2L611 = VE2L596 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L486 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2367~12 at LC3_16_H1
--operation mode is normal

VE2L486 = NB71_q[8] & (W04_counter_cell[1] # NB81_q[8]) # !NB71_q[8] & !W04_counter_cell[1] & NB81_q[8];


--VE2L711 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i658~591 at LC9_7_D1
--operation mode is normal

VE2L711 = VE2L486 & !VE2_atwd_bfr_en & VE2_fadc_bfr_en & VE2L997;


--VE2L811 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i658~592 at LC10_7_D1
--operation mode is normal

VE2L811 = VE2L711 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L711 & VE2_data_supr0[8] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L79 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i390~1 at LC6_14_F1
--operation mode is normal

VE2L79 = W14_counter_cell[8] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L531 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i663~589 at LC9_2_D1
--operation mode is normal

VE2L531 = !VE2L8211Q & VE2_data_supr0[3] & VE2L4211Q;


--VE2L007 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2540~12 at LC6_12_J1
--operation mode is normal

VE2L007 = W93_sload_path[1] & NB61_q[3] # !W93_sload_path[1] & NB51_q[3];


--VE2L631 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i663~590 at LC10_8_D1
--operation mode is normal

VE2L631 = VE2L411 & VE2L007 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L986 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2372~12 at LC7_2_D1
--operation mode is normal

VE2L986 = NB81_q[3] & (NB71_q[3] # !W04_counter_cell[1]) # !NB81_q[3] & W04_counter_cell[1] & NB71_q[3];


--VE2L731 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i663~591 at LC2_2_D1
--operation mode is normal

VE2L731 = VE2_fadc_bfr_en & VE2L986 & !VE2_atwd_bfr_en & VE2L997;


--VE2L831 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i663~592 at LC10_2_D1
--operation mode is normal

VE2L831 = VE2L731 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L731 & VE2_data_supr0[3] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i395~1 at LC2_13_F1
--operation mode is normal

VE2L201 = W14_counter_cell[3] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L931 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i664~589 at LC6_16_D1
--operation mode is normal

VE2L931 = VE2L4211Q & VE2_data_supr0[2] & !VE2L8211Q;


--VE2L107 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2541~12 at LC5_11_E1
--operation mode is normal

VE2L107 = NB51_q[2] & (NB61_q[2] # !W93_sload_path[1]) # !NB51_q[2] & W93_sload_path[1] & NB61_q[2];


--VE2L041 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i664~590 at LC7_9_D1
--operation mode is normal

VE2L041 = VE2L107 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L096 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2373~12 at LC7_12_D1
--operation mode is normal

VE2L096 = NB71_q[2] & (W04_counter_cell[1] # NB81_q[2]) # !NB71_q[2] & !W04_counter_cell[1] & NB81_q[2];


--VE2L141 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i664~591 at LC9_16_D1
--operation mode is normal

VE2L141 = VE2L096 & VE2_fadc_bfr_en & !VE2_atwd_bfr_en & VE2L997;


--VE2L241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i664~592 at LC3_16_D1
--operation mode is normal

VE2L241 = VE2L141 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L141 & VE2_data_supr0[2] & (VE2_fadc_bfr_en $ !VE2_atwd_bfr_en);


--VE2L301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i396~1 at LC7_13_F1
--operation mode is normal

VE2L301 = W14_counter_cell[2] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L741 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i666~589 at LC2_14_D1
--operation mode is normal

VE2L741 = VE2L4211Q & VE2_data_supr0[0] & !VE2L8211Q;


--VE2L307 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2543~12 at LC3_9_E1
--operation mode is normal

VE2L307 = NB51_q[0] & (NB61_q[0] # !W93_sload_path[1]) # !NB51_q[0] & W93_sload_path[1] & NB61_q[0];


--VE2L841 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i666~590 at LC9_9_D1
--operation mode is normal

VE2L841 = VE2L307 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L296 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2375~12 at LC6_14_D1
--operation mode is normal

VE2L296 = W04_counter_cell[1] & NB71_q[0] # !W04_counter_cell[1] & NB81_q[0];


--VE2L941 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i666~591 at LC1_13_D1
--operation mode is normal

VE2L941 = !VE2_atwd_bfr_en & VE2L296 & VE2_fadc_bfr_en & VE2L997;


--VE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i666~592 at LC2_13_D1
--operation mode is normal

VE2L051 = VE2L941 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L941 & VE2_data_supr0[0] & (VE2_fadc_bfr_en $ !VE2_atwd_bfr_en);


--VE2L501 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i398~1 at LC10_13_F1
--operation mode is normal

VE2L501 = W14_counter_cell[0] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L341 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i665~589 at LC7_11_D1
--operation mode is normal

VE2L341 = VE2_data_supr0[1] & !VE2L8211Q & VE2L4211Q;


--VE2L207 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2542~12 at LC7_11_E1
--operation mode is normal

VE2L207 = NB51_q[1] & (NB61_q[1] # !W93_sload_path[1]) # !NB51_q[1] & W93_sload_path[1] & NB61_q[1];


--VE2L441 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i665~590 at LC3_9_D1
--operation mode is normal

VE2L441 = VE2L207 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L196 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2374~12 at LC10_11_D1
--operation mode is normal

VE2L196 = W04_counter_cell[1] & NB71_q[1] # !W04_counter_cell[1] & NB81_q[1];


--VE2L541 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i665~591 at LC6_10_D1
--operation mode is normal

VE2L541 = !VE2_atwd_bfr_en & VE2L196 & VE2_fadc_bfr_en & VE2L997;


--VE2L641 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i665~592 at LC1_10_D1
--operation mode is normal

VE2L641 = VE2L541 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L541 & VE2_data_supr0[1] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L401 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i397~1 at LC9_13_F1
--operation mode is normal

VE2L401 = W14_counter_cell[1] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L721 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i661~589 at LC5_9_D1
--operation mode is normal

VE2L721 = !VE2L8211Q & VE2_data_supr0[5] & VE2L4211Q;


--VE2L896 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2538~12 at LC1_9_E1
--operation mode is normal

VE2L896 = NB61_q[5] & (W93_sload_path[1] # NB51_q[5]) # !NB61_q[5] & !W93_sload_path[1] & NB51_q[5];


--VE2L821 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i661~590 at LC1_8_D1
--operation mode is normal

VE2L821 = VE2L896 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L786 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2370~12 at LC9_8_D1
--operation mode is normal

VE2L786 = NB81_q[5] & (NB71_q[5] # !W04_counter_cell[1]) # !NB81_q[5] & W04_counter_cell[1] & NB71_q[5];


--VE2L921 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i661~591 at LC3_8_D1
--operation mode is normal

VE2L921 = !VE2_atwd_bfr_en & VE2L786 & VE2_fadc_bfr_en & VE2L997;


--VE2L031 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i661~592 at LC5_8_D1
--operation mode is normal

VE2L031 = VE2L921 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L921 & VE2_data_supr0[5] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i393~1 at LC4_13_F1
--operation mode is normal

VE2L001 = W14_counter_cell[5] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L131 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i662~589 at LC10_10_D1
--operation mode is normal

VE2L131 = VE2_data_supr0[4] & VE2L4211Q & !VE2L8211Q;


--VE2L996 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2539~12 at LC10_9_E1
--operation mode is normal

VE2L996 = NB61_q[4] & (W93_sload_path[1] # NB51_q[4]) # !NB61_q[4] & !W93_sload_path[1] & NB51_q[4];


--VE2L231 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i662~590 at LC8_9_D1
--operation mode is normal

VE2L231 = VE2L996 & VE2L411 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L886 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2371~12 at LC4_11_D1
--operation mode is normal

VE2L886 = W04_counter_cell[1] & NB71_q[4] # !W04_counter_cell[1] & NB81_q[4];


--VE2L331 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i662~591 at LC9_10_D1
--operation mode is normal

VE2L331 = !VE2_atwd_bfr_en & VE2L886 & VE2_fadc_bfr_en & VE2L997;


--VE2L431 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i662~592 at LC7_10_D1
--operation mode is normal

VE2L431 = VE2L331 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L331 & VE2_data_supr0[4] & (VE2_fadc_bfr_en $ !VE2_atwd_bfr_en);


--VE2L101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i394~1 at LC1_13_F1
--operation mode is normal

VE2L101 = W14_counter_cell[4] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L901 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~623 at LC6_2_D1
--operation mode is normal

VE2L901 = !VE2L8211Q & VE2_data_supr0[9] & VE2L4211Q;


--VE2L496 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2534~12 at LC8_11_E1
--operation mode is normal

VE2L496 = W93_sload_path[1] & NB61_q[9] # !W93_sload_path[1] & NB51_q[9];


--VE2L011 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~624 at LC4_8_D1
--operation mode is normal

VE2L011 = VE2L411 & VE2L496 & (!VE2L801 # !VE2_atwd_ch_count[0]);


--VE2L386 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2366~12 at LC1_4_D1
--operation mode is normal

VE2L386 = NB81_q[9] & (NB71_q[9] # !W04_counter_cell[1]) # !NB81_q[9] & W04_counter_cell[1] & NB71_q[9];


--VE2L111 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~625 at LC8_2_D1
--operation mode is normal

VE2L111 = !VE2_atwd_bfr_en & VE2_fadc_bfr_en & VE2L386 & VE2L997;


--VE2L211 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~626 at LC1_2_D1
--operation mode is normal

VE2L211 = VE2L111 & (VE2_fadc_bfr_en # !VE2_atwd_bfr_en) # !VE2L111 & VE2_data_supr0[9] & (VE2_atwd_bfr_en $ !VE2_fadc_bfr_en);


--VE2L59 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i389~1 at LC5_13_F1
--operation mode is normal

VE2L59 = W14_counter_cell[9] & !VE2L69 & (VE2_cmp_data_t0_t1 # !VE2L8211Q);


--VE2L453 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1153 at LC2_12_M3
--operation mode is normal

VE2L453 = VE2_j_dly[0] & VE2_ring_data[16] # !VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[0] # !VE2L089 & VE2_ring_data[16]);


--VE2L914 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~978 at LC5_14_M3
--operation mode is normal

VE2L914 = VE2L089 & (VE2_j_dly[0] & VE2_flagged_rl_compr_dly[7] # !VE2_j_dly[0] & VE2_flagged_rl_compr_dly[8]);


--VE2L357 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~184 at LC7_14_M3
--operation mode is normal

VE2L357 = !VE2L779 # !VE2_j_dly[2] # !VE2_j_dly[0];


--VE2L024 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1747~980 at LC2_14_M3
--operation mode is normal

VE2L024 = (VE2L257 & (VE2L357 & VE2L914 # !VE2L357 & VE2_flagged_rl_compr_dly[9])) & CASCADE(VE2L373);


--VE2L373 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~0 at LC1_14_M3
--operation mode is normal

VE2L373 = VE2L383 & VE2L547 & VE2L157 & VE2L483;


--VE2L183 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1723~1112 at LC6_7_F3
--operation mode is normal

VE2L183 = (VE2L979 & (VE2L579 & VE2_flagged_rl_compr_dly[0] # !VE2L579 & VE2_ring_data[12]) # !VE2L979 & VE2_ring_data[12]) & CASCADE(VE2L653);


--VE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1629~1084 at LC5_11_J4
--operation mode is normal

VE1L913 = VE1_flagged_rl_compr_dly[2] & VE1_j_dly[0] & VE1_j_dly[2] & VE1L679;


--VE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1629~1089 at LC4_10_J4
--operation mode is normal

VE1L023 = (VE1L913 # VE1L123 # VE1_flagged_rl_compr_dly[1] & VE1L343) & CASCADE(VE1L244);


--VE1L464 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1762~1140 at LC8_14_I4
--operation mode is normal

VE1L464 = VE1L447 & VE1_flagged_rl_compr_dly[2] & !VE1L547 # !VE1L447 & VE1_flagged_rl_compr_dly[3];


--VE1L564 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1762~1141 at LC10_8_I4
--operation mode is normal

VE1L564 = VE1L647 & VE1_flagged_rl_compr_dly[0] & !VE1L747 # !VE1L647 & VE1_flagged_rl_compr_dly[1];


--VE1L664 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1762~1146 at LC4_13_I4
--operation mode is normal

VE1L664 = (VE1L464 # VE1L283 & (VE1L764 # VE1L564)) & CASCADE(VE1L074);


--VE1L324 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~978 at LC9_2_J4
--operation mode is normal

VE1L324 = VE1_flagged_rl_compr_dly[7] & (VE1L343 # VE1_flagged_rl_compr_dly[6] & VE1L634) # !VE1_flagged_rl_compr_dly[7] & VE1_flagged_rl_compr_dly[6] & VE1L634;


--VE1L424 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~979 at LC10_1_J4
--operation mode is normal

VE1L424 = VE1_j_dly[2] & VE1_j_dly[0] & VE1L679 & VE1_flagged_rl_compr_dly[8];


--VE1L624 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~983 at LC2_1_J4
--operation mode is normal

VE1L624 = (VE1L257 & (VE1L424 # VE1L324) # !VE1L257 & VE1_flagged_rl_compr_dly[9]) & CASCADE(VE1L524);


--VE1L524 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~981 at LC1_1_J4
--operation mode is normal

VE1L524 = VE1L383 & VE1L157 & VE1L283 & VE1L483;


--VE1L724 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1748~984 at LC6_4_I4
--operation mode is normal

VE1L724 = (VE1_flagged_rl_compr_dly[10] & VE1_j_dly[0] & VE1L479 & VE1_j_dly[2]) & CASCADE(VE1L783);


--VE1L583 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~192 at LC5_4_I4
--operation mode is normal

VE1L583 = (VE1L363 # VE1_j_dly[2] & (VE1_j_dly[1] # VE1_j_dly[0])) & CASCADE(VE1L883);

--VE1L783 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~194 at LC5_4_I4
--operation mode is normal

VE1L783 = (VE1L363 # VE1_j_dly[2] & (VE1_j_dly[1] # VE1_j_dly[0])) & CASCADE(VE1L883);


--VE1L014 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1025 at LC1_14_J4
--operation mode is normal

VE1L014 = VE1_flagged_rl_compr_dly[9] & !VE1_j_dly[0] & VE1L979;


--VE1L114 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1026 at LC2_13_J4
--operation mode is normal

VE1L114 = VE1_j_dly[0] & VE1L979 & VE1_flagged_rl_compr_dly[8];


--VE1L214 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1746~1028 at LC7_13_J4
--operation mode is normal

VE1L214 = (VE1L357 & (VE1L114 # VE1L014) # !VE1L357 & VE1_flagged_rl_compr_dly[10]) & CASCADE(VE1L563);


--VE1L963 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1033 at LC3_6_J4
--operation mode is normal

VE1L963 = !VE1_j_dly[2] & VE1L679 & VE1_j_dly[0] & VE1_flagged_rl_compr_dly[2];


--VE1L743 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1645~1086 at LC9_6_J4
--operation mode is normal

VE1L743 = !VE1_j_dly[0] & !VE1L363 & !VE1_j_dly[1] & VE1_j_dly[2];


--VE1L073 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1038 at LC7_6_J4
--operation mode is normal

VE1L073 = (VE1L963 # VE1L173 # VE1L743 & VE1_flagged_rl_compr_dly[1]) & CASCADE(VE1L106);


--VE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1629~1084 at LC6_6_M3
--operation mode is normal

VE2L913 = VE2L779 & VE2_flagged_rl_compr_dly[2] & VE2_j_dly[0] & VE2_j_dly[2];


--VE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1629~1089 at LC5_6_M3
--operation mode is normal

VE2L023 = (VE2L123 # VE2L913 # VE2_flagged_rl_compr_dly[1] & VE2L343) & CASCADE(VE2L244);


--VE2L464 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1762~1140 at LC2_16_F3
--operation mode is normal

VE2L464 = VE2L447 & !VE2L547 & VE2_flagged_rl_compr_dly[2] # !VE2L447 & VE2_flagged_rl_compr_dly[3];


--VE2L564 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1762~1141 at LC4_8_F3
--operation mode is normal

VE2L564 = VE2L647 & VE2_flagged_rl_compr_dly[0] & !VE2L747 # !VE2L647 & VE2_flagged_rl_compr_dly[1];


--VE2L664 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1762~1146 at LC7_1_F3
--operation mode is normal

VE2L664 = (VE2L464 # VE2L283 & (VE2L764 # VE2L564)) & CASCADE(VE2L074);


--VE2L324 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~978 at LC5_11_M3
--operation mode is normal

VE2L324 = VE2_flagged_rl_compr_dly[7] & (VE2L343 # VE2_flagged_rl_compr_dly[6] & VE2L634) # !VE2_flagged_rl_compr_dly[7] & VE2_flagged_rl_compr_dly[6] & VE2L634;


--VE2L424 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~979 at LC5_5_M3
--operation mode is normal

VE2L424 = VE2_flagged_rl_compr_dly[8] & VE2_j_dly[0] & VE2_j_dly[2] & VE2L779;


--VE2L624 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~983 at LC7_5_M3
--operation mode is normal

VE2L624 = (VE2L257 & (VE2L424 # VE2L324) # !VE2L257 & VE2_flagged_rl_compr_dly[9]) & CASCADE(VE2L524);


--VE2L524 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~981 at LC6_5_M3
--operation mode is normal

VE2L524 = VE2L483 & VE2L283 & VE2L157 & VE2L383;


--VE2L724 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1748~984 at LC4_5_M3
--operation mode is normal

VE2L724 = (VE2_j_dly[2] & VE2_j_dly[0] & VE2L579 & VE2_flagged_rl_compr_dly[10]) & CASCADE(VE2L783);


--VE2L583 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~192 at LC3_5_M3
--operation mode is normal

VE2L583 = (VE2_j_dly[2] & (VE2_j_dly[0] # !VE2L579) # !VE2_j_dly[2] & !VE2L579 & !VE2L779) & CASCADE(VE2L883);

--VE2L783 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~194 at LC3_5_M3
--operation mode is normal

VE2L783 = (VE2_j_dly[2] & (VE2_j_dly[0] # !VE2L579) # !VE2_j_dly[2] & !VE2L579 & !VE2L779) & CASCADE(VE2L883);


--VE2L014 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1025 at LC10_14_M3
--operation mode is normal

VE2L014 = !VE2_j_dly[0] & VE2_flagged_rl_compr_dly[9] & VE2L089;


--VE2L114 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1026 at LC3_14_M3
--operation mode is normal

VE2L114 = VE2_j_dly[0] & VE2_flagged_rl_compr_dly[8] & VE2L089;


--VE2L214 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1746~1028 at LC9_14_M3
--operation mode is normal

VE2L214 = (VE2L357 & (VE2L014 # VE2L114) # !VE2L357 & VE2_flagged_rl_compr_dly[10]) & CASCADE(VE2L563);


--VE2L963 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1033 at LC5_9_M3
--operation mode is normal

VE2L963 = !VE2_j_dly[2] & VE2_flagged_rl_compr_dly[2] & VE2L779 & VE2_j_dly[0];


--VE2L743 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1645~1086 at LC1_10_M3
--operation mode is normal

VE2L743 = !VE2_j_dly[0] & VE2_j_dly[2] & !VE2_j_dly[1] & !VE2L363;


--VE2L073 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1038 at LC2_9_M3
--operation mode is normal

VE2L073 = (VE2L173 # VE2L963 # VE2_flagged_rl_compr_dly[1] & VE2L743) & CASCADE(VE2L106);


--WE1_header_compr[67] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67] at LC2_7_L2
--operation mode is normal

WE1_header_compr[67]_lut_out = NE1_header_0.timestamp[35] & (NE1_header_1.timestamp[35] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[35] & NE1_rd_ptr[0] & NE1_header_1.timestamp[35];
WE1_header_compr[67] = DFFE(WE1_header_compr[67]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3] at LC2_4_J2
--operation mode is normal

WE1_header_compr[3]_lut_out = NE1_header_1.timestamp[3] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[3]) # !NE1_header_1.timestamp[3] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[3];
WE1_header_compr[3] = DFFE(WE1_header_compr[3]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L911 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i230~548 at LC5_4_J2
--operation mode is normal

WE1L911 = WE1_header_compr[3] & (!WE1L403 & !WE1L992 # !WE1L813);


--WE1_header_compr[75] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[75] at LC10_4_J2
--operation mode is normal

WE1_header_compr[75]_lut_out = NE1_header_1.timestamp[43] & (NE1_rd_ptr[0] # NE1_header_0.timestamp[43]) # !NE1_header_1.timestamp[43] & !NE1_rd_ptr[0] & NE1_header_0.timestamp[43];
WE1_header_compr[75] = DFFE(WE1_header_compr[75]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L021 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i230~549 at LC4_4_J2
--operation mode is normal

WE1L021 = WE1L992 & WE1L592 & !WE1_ram_address_header[2] & WE1_header_compr[75];


--WE1L121 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i230~551 at LC8_3_J2
--operation mode is normal

WE1L121 = (WE1L771 & (WE1L021 # WE1L911) # !WE1L771 & WE1_header_compr[67]) & CASCADE(WE1L143);


--WE1_header_compr[70] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70] at LC10_12_L2
--operation mode is normal

WE1_header_compr[70]_lut_out = NE1_header_0.timestamp[38] & (NE1_header_1.timestamp[38] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[38] & NE1_header_1.timestamp[38] & NE1_rd_ptr[0];
WE1_header_compr[70] = DFFE(WE1_header_compr[70]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6] at LC6_12_L2
--operation mode is normal

WE1_header_compr[6]_lut_out = NE1_header_0.timestamp[6] & (NE1_header_1.timestamp[6] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[6] & NE1_header_1.timestamp[6] & NE1_rd_ptr[0];
WE1_header_compr[6] = DFFE(WE1_header_compr[6]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L341 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~551 at LC2_12_L2
--operation mode is normal

WE1L341 = WE1_header_compr[6] & (!WE1L992 & !WE1L403 # !WE1L813);


--WE1_header_compr[78] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78] at LC9_12_L2
--operation mode is normal

WE1_header_compr[78]_lut_out = NE1_header_0.timestamp[46] & (NE1_header_1.timestamp[46] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[46] & NE1_header_1.timestamp[46] & NE1_rd_ptr[0];
WE1_header_compr[78] = DFFE(WE1_header_compr[78]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L441 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~552 at LC1_12_L2
--operation mode is normal

WE1L441 = !WE1_ram_address_header[2] & WE1L992 & WE1L592 & WE1_header_compr[78];


--WE1L541 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i259~554 at LC9_11_L2
--operation mode is normal

WE1L541 = (WE1L771 & (WE1L441 # WE1L341) # !WE1L771 & WE1_header_compr[70]) & CASCADE(WE1L161);


--WE2_header_compr[70] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70] at LC2_5_X2
--operation mode is normal

WE2_header_compr[70]_lut_out = NE2_header_0.timestamp[38] & (NE2_header_1.timestamp[38] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[38] & NE2_rd_ptr[0] & NE2_header_1.timestamp[38];
WE2_header_compr[70] = DFFE(WE2_header_compr[70]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6] at LC7_6_X2
--operation mode is normal

WE2_header_compr[6]_lut_out = NE2_rd_ptr[0] & NE2_header_1.timestamp[6] # !NE2_rd_ptr[0] & NE2_header_0.timestamp[6];
WE2_header_compr[6] = DFFE(WE2_header_compr[6]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L541 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~551 at LC10_5_X2
--operation mode is normal

WE2L541 = WE2_header_compr[6] & (WE2_ram_address_header[1] # !WE2L913);


--WE2_header_compr[78] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78] at LC1_8_X2
--operation mode is normal

WE2_header_compr[78]_lut_out = NE2_header_0.timestamp[46] & (NE2_header_1.timestamp[46] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[46] & NE2_rd_ptr[0] & NE2_header_1.timestamp[46];
WE2_header_compr[78] = DFFE(WE2_header_compr[78]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L641 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~552 at LC6_8_X2
--operation mode is normal

WE2L641 = WE2L592 & WE2L003 & !WE2_ram_address_header[2] & WE2_header_compr[78];


--WE2L741 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i259~554 at LC8_5_X2
--operation mode is normal

WE2L741 = (WE2L181 & (WE2L641 # WE2L541) # !WE2L181 & WE2_header_compr[70]) & CASCADE(WE2L561);


--WE1_header_compr[71] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71] at LC9_9_D2
--operation mode is normal

WE1_header_compr[71]_lut_out = NE1_header_0.timestamp[39] & (NE1_header_1.timestamp[39] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[39] & NE1_rd_ptr[0] & NE1_header_1.timestamp[39];
WE1_header_compr[71] = DFFE(WE1_header_compr[71]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1_header_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7] at LC2_9_D2
--operation mode is normal

WE1_header_compr[7]_lut_out = NE1_rd_ptr[0] & NE1_header_1.timestamp[7] # !NE1_rd_ptr[0] & NE1_header_0.timestamp[7];
WE1_header_compr[7] = DFFE(WE1_header_compr[7]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L521 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~610 at LC1_9_D2
--operation mode is normal

WE1L521 = WE1_header_compr[7] & (WE1_ram_address_header[1] # !WE1L813);


--WE1_header_compr[79] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79] at LC10_9_D2
--operation mode is normal

WE1_header_compr[79]_lut_out = NE1_header_0.timestamp[47] & (NE1_header_1.timestamp[47] # !NE1_rd_ptr[0]) # !NE1_header_0.timestamp[47] & NE1_rd_ptr[0] & NE1_header_1.timestamp[47];
WE1_header_compr[79] = DFFE(WE1_header_compr[79]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE1L03);


--WE1L621 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~611 at LC6_9_D2
--operation mode is normal

WE1L621 = WE1L992 & WE1L592 & !WE1_ram_address_header[2] & WE1_header_compr[79];


--WE1L721 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i250~613 at LC5_9_D2
--operation mode is normal

WE1L721 = (WE1L771 & (WE1L621 # WE1L521) # !WE1L771 & WE1_header_compr[71]) & CASCADE(WE1L931);


--WE2_header_compr[71] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71] at LC5_8_T2
--operation mode is normal

WE2_header_compr[71]_lut_out = NE2_header_0.timestamp[39] & (NE2_header_1.timestamp[39] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[39] & NE2_rd_ptr[0] & NE2_header_1.timestamp[39];
WE2_header_compr[71] = DFFE(WE2_header_compr[71]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2_header_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7] at LC7_9_Z2
--operation mode is normal

WE2_header_compr[7]_lut_out = NE2_header_0.timestamp[7] & (NE2_header_1.timestamp[7] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[7] & NE2_rd_ptr[0] & NE2_header_1.timestamp[7];
WE2_header_compr[7] = DFFE(WE2_header_compr[7]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L121 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~610 at LC9_5_X2
--operation mode is normal

WE2L121 = WE2_header_compr[7] & (WE2_ram_address_header[1] # !WE2L913);


--WE2_header_compr[79] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79] at LC10_6_X2
--operation mode is normal

WE2_header_compr[79]_lut_out = NE2_header_0.timestamp[47] & (NE2_header_1.timestamp[47] # !NE2_rd_ptr[0]) # !NE2_header_0.timestamp[47] & NE2_header_1.timestamp[47] & NE2_rd_ptr[0];
WE2_header_compr[79] = DFFE(WE2_header_compr[79]_lut_out, !GLOBAL(HF1_outclock0), !L1L4Q, , WE2L03);


--WE2L221 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~611 at LC8_6_X2
--operation mode is normal

WE2L221 = !WE2_ram_address_header[2] & WE2L592 & WE2L003 & WE2_header_compr[79];


--WE2L321 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i250~613 at LC6_5_X2
--operation mode is normal

WE2L321 = (WE2L181 & (WE2L221 # WE2L121) # !WE2L181 & WE2_header_compr[71]) & CASCADE(WE2L141);


--DB1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12] at LC6_1_F4
--operation mode is normal

DB1_dffs[12] = AMPP_FUNCTION(DB1_dffs[13], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC5_16_H4
--operation mode is normal

DB3_dffs[7] = AMPP_FUNCTION(A1L5, C5_dffs[6], DB3_dffs[8], GLOBAL(A1L3), !B1_i12);


--C5_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[5] at LC6_13_H4
--operation mode is counter

C5_dffs[5] = AMPP_FUNCTION(C5_dffs[5], C5L5, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L6 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[6]~COUT at LC6_13_H4
--operation mode is counter

C5L6 = AMPP_FUNCTION(C5_dffs[5], C5L5);


--KB11_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC3_5_F4
--operation mode is normal

KB11_aeb_out = AMPP_FUNCTION(KB8_aeb_out, KB7_aeb_out);


--KB01_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out at LC5_4_F4
--operation mode is normal

KB01_aeb_out = AMPP_FUNCTION(KB5_aeb_out, KB6_aeb_out, KB3_aeb_out, KB4_aeb_out);


--C5_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|dffs[6] at LC7_13_H4
--operation mode is counter

C5_dffs[6] = AMPP_FUNCTION(C5_dffs[6], C5L6, GLOBAL(HF2_outclock1), !B1_i12, S1L3, !C5_nClr);

--C5L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[7]~COUT at LC7_13_H4
--operation mode is counter

C5L7 = AMPP_FUNCTION(C5_dffs[6], C5L6);


--HC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC5_15_G4
--operation mode is normal

HC1_srg[1]_lut_out = HC1L52 # DB5_dffs[1] & HC1L24Q;
HC1_srg[1] = DFFE(HC1_srg[1]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC1_15_G4
--operation mode is normal

HC1L42 = HC1L34Q & (HC1_srg[1] # HC1_srg[2] & !HC1L14Q) # !HC1L34Q & HC1_srg[2] & !HC1L14Q;


--DB7_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_15_H1
--operation mode is normal

DB7_dffs[6]_lut_out = M1_COMM_ctrl_local.id[6] & (QD1_ID_LOAD # DB7_dffs[7]) # !M1_COMM_ctrl_local.id[6] & !QD1_ID_LOAD & DB7_dffs[7];
DB7_dffs[6] = DFFE(DB7_dffs[6]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--WC2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC5_10_J3
--operation mode is normal

WC2_SRG[4]_lut_out = QD1_STF # KD1_crc32_en & WC2_i7 # !KD1_crc32_en & WC2_SRG[4];
WC2_SRG[4] = DFFE(WC2_SRG[4]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC4_10_J3
--operation mode is normal

WC2_i8 = WC2_SRG[4] $ WC2_SRG[31];


--WC2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC10_8_J3
--operation mode is normal

WC2_SRG[28]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[27] # !KD1_crc32_en & WC2_SRG[28];
WC2_SRG[28] = DFFE(WC2_SRG[28]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--KD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~851 at LC4_9_H3
--operation mode is normal

KD1L52 = KD1L55Q & (QD1L79Q & RB38L2 # !QD1L79Q & RB28L2);


--KD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~91 at LC10_7_H3
--operation mode is normal

KD1L21 = !KD1L45Q & KD1_srg[6];


--KD1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC10_8_H3
--operation mode is normal

KD1_srg[5]_lut_out = KD1L62 # KD1L55Q & KD1L12;
KD1_srg[5] = DFFE(KD1_srg[5]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--WC2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC7_8_J3
--operation mode is normal

WC2_SRG[20]_lut_out = QD1_STF # KD1_crc32_en & WC2_SRG[19] # !KD1_crc32_en & WC2_SRG[20];
WC2_SRG[20] = DFFE(WC2_SRG[20]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--WC2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC10_10_J3
--operation mode is normal

WC2_SRG[12]_lut_out = QD1_STF # KD1_crc32_en & WC2_i13 # !KD1_crc32_en & WC2_SRG[12];
WC2_SRG[12] = DFFE(WC2_SRG[12]_lut_out, GLOBAL(HF1_outclock0), , , !TB1_CLR_BUF);


--DB6_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC3_3_J3
--operation mode is normal

DB6_dffs[6]_lut_out = DB6_dffs[7] & (W74_sload_path[6] # !WB1L91Q) # !DB6_dffs[7] & WB1L91Q & W74_sload_path[6];
DB6_dffs[6] = DFFE(DB6_dffs[6]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC8_1_J3
--operation mode is normal

DB9_dffs[6]_lut_out = DB9_dffs[7] & (W74_sload_path[6] # !YC1L9Q) # !DB9_dffs[7] & YC1L9Q & W74_sload_path[6];
DB9_dffs[6] = DFFE(DB9_dffs[6]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--WC2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC1_10_J3
--operation mode is normal

WC2_i12 = WC2_SRG[10] $ WC2_SRG[31];


--RB16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_9_J3
--operation mode is normal

RB16L1 = QD1L97Q # QD1L27Q & WC2_SRG[12] # !QD1L27Q & WC2_SRG[4];


--RB16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_9_J3
--operation mode is normal

RB16L2 = (QD1L27Q & WC2_SRG[28] # !QD1L27Q & WC2_SRG[20] # !QD1L97Q) & CASCADE(RB16L1);


--RB06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_4_J3
--operation mode is normal

RB06L1 = QD1L97Q # QD1L27Q & WF1_portadataout[12] # !QD1L27Q & WF1_portadataout[4];


--RB06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_4_J3
--operation mode is normal

RB06L2 = (QD1L27Q & WF1_portadataout[28] # !QD1L27Q & WF1_portadataout[20] # !QD1L97Q) & CASCADE(RB06L1);


--RB36L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC6_3_J3
--operation mode is normal

RB36L1 = QD1L97Q # QD1L27Q;


--RB36L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_3_J3
--operation mode is normal

RB36L2 = (QD1L27Q & DB6_dffs[4] # !QD1L27Q & DB9_dffs[4] # !QD1L97Q) & CASCADE(RB36L1);


--RB26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC9_6_A3
--operation mode is normal

RB26L1 = QD1L97Q # TB1_SND_TC_DAT & !QD1L27Q;


--RB26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC10_6_A3
--operation mode is normal

RB26L2 = (!QD1L27Q & W91_pre_out[4] # !QD1L97Q) & CASCADE(RB26L1);


--NB2_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC3_1_E3
NB2_q[6]_data_in = COM_AD_D[8];
NB2_q[6]_write_enable = ED1_valid_wreq;
NB2_q[6]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[6]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[6]_clear_0 = !YC1L41Q;
NB2_q[6]_clock_enable_1 = ED1_valid_rreq;
NB2_q[6]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[6]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[6] = MEMORY_SEGMENT(NB2_q[6]_data_in, NB2_q[6]_write_enable, NB2_q[6]_clock_0, NB2_q[6]_clock_1, NB2_q[6]_clear_0, , , NB2_q[6]_clock_enable_1, VCC, NB2_q[6]_write_address, NB2_q[6]_read_address);


--RB38L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC8_1_H3
--operation mode is normal

RB38L1 = QD1L97Q # !QD1L27Q & NB2_q[6];


--RB38L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC9_1_H3
--operation mode is normal

RB38L2 = (!QD1L27Q & DB7_dffs[6] # !QD1L97Q) & CASCADE(RB38L1);


--RB28L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC5_2_J3
--operation mode is normal

RB28L1 = QD1L49Q # QD1L68Q & RB97L2 # !QD1L68Q & RB87L2;


--RB28L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC6_2_J3
--operation mode is normal

RB28L2 = (QD1L68Q & RB18L2 # !QD1L68Q & RB08L2 # !QD1L49Q) & CASCADE(RB28L1);


--BF1L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~466 at LC9_4_W3
--operation mode is normal

BF1L493 = BF1L223 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF1L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~468 at LC1_10_U3
--operation mode is normal

BF1L693 = BF1L843 & (!BF2L675 # !DF2L51Q # !BF2L401);


--BF1_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][3] at LC8_6_W3
--operation mode is normal

BF1_pre_timer_up[3][3]_lut_out = BF1L023 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][3] = DFFE(BF1_pre_timer_up[3][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][3] at LC9_10_U3
--operation mode is normal

BF1_pre_timer_up[1][3]_lut_out = BF1L643 & (!BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[1][3] = DFFE(BF1_pre_timer_up[1][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~469 at LC9_13_U3
--operation mode is normal

BF1L793 = BF1L163 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~467 at LC10_2_W3
--operation mode is normal

BF1L593 = BF1L533 & (BF2L675 # BF2L401 # !DF2L51Q);


--BF1_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][3] at LC1_6_U3
--operation mode is normal

BF1_pre_timer_up[0][3]_lut_out = BF1L953 & (BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[0][3] = DFFE(BF1_pre_timer_up[0][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][3] at LC4_3_W3
--operation mode is normal

BF1_pre_timer_up[2][3]_lut_out = BF1L333 & (BF2L401 # BF2L675 # !DF2L51Q);
BF1_pre_timer_up[2][3] = DFFE(BF1_pre_timer_up[2][3]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~470 at LC9_15_Q4
--operation mode is normal

BF1L893 = BF1L862 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~472 at LC3_6_Q4
--operation mode is normal

BF1L004 = BF1L492 & (!BF2L501 # !DF1L51Q # !BF2L575);


--BF1_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][2] at LC5_16_U4
--operation mode is normal

BF1_pre_timer_down[3][2]_lut_out = BF1L662 & (BF2L575 # !DF1L51Q # !BF2L501);
BF1_pre_timer_down[3][2] = DFFE(BF1_pre_timer_down[3][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][2] at LC2_6_W4
--operation mode is normal

BF1_pre_timer_down[1][2]_lut_out = BF1L292 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][2] = DFFE(BF1_pre_timer_down[1][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~473 at LC8_14_W4
--operation mode is normal

BF1L104 = BF1L703 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~471 at LC8_10_Q4
--operation mode is normal

BF1L993 = BF1L182 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][2] at LC10_16_W4
--operation mode is normal

BF1_pre_timer_down[0][2]_lut_out = BF1L503 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][2] = DFFE(BF1_pre_timer_down[0][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][2] at LC5_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][2]_lut_out = BF1L972 & (BF2L575 # BF2L501 # !DF1L51Q);
BF1_pre_timer_down[2][2] = DFFE(BF1_pre_timer_down[2][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~332 at LC6_6_U1
--operation mode is normal

BF2L623 = BF2L401 & (M1_LC_ctrl_local.lc_cable_length_up[1][2] # !BF2L675) # !BF2L401 & M1_LC_ctrl_local.lc_cable_length_up[0][2] & BF2L675;


--BF2L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~333 at LC10_6_U1
--operation mode is normal

BF2L723 = BF2L623 & (BF2L675 # !M1_LC_ctrl_local.lc_cable_length_up[3][2]) # !BF2L623 & !BF2L675 & M1_LC_ctrl_local.lc_cable_length_up[2][2];


--BF2L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~320 at LC2_14_Q1
--operation mode is normal

BF2L413 = BF2L501 & (M1_LC_ctrl_local.lc_cable_length_down[1][2] # !BF2L575) # !BF2L501 & BF2L575 & M1_LC_ctrl_local.lc_cable_length_down[0][2];


--BF2L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~321 at LC8_13_Q1
--operation mode is normal

BF2L513 = BF2L413 & (BF2L575 # !M1_LC_ctrl_local.lc_cable_length_down[3][2]) # !BF2L413 & M1_LC_ctrl_local.lc_cable_length_down[2][2] & !BF2L575;


--BF2L745 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~618 at LC4_14_U3
--operation mode is normal

BF2L745 = BF2L564 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2L945 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~620 at LC9_8_W3
--operation mode is normal

BF2L945 = BF2L194 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][2] at LC8_10_U3
--operation mode is normal

BF2_pre_timer_up[3][2]_lut_out = BF2L364 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF2_pre_timer_up[3][2] = DFFE(BF2_pre_timer_up[3][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][2] at LC4_10_W3
--operation mode is normal

BF2_pre_timer_up[1][2]_lut_out = BF2L984 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][2] = DFFE(BF2_pre_timer_up[1][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L055 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~621 at LC9_9_U3
--operation mode is normal

BF2L055 = BF2L405 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L845 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~619 at LC10_2_U3
--operation mode is normal

BF2L845 = BF2L874 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][2] at LC4_7_U3
--operation mode is normal

BF2_pre_timer_up[0][2]_lut_out = BF2L205 & (BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[0][2] = DFFE(BF2_pre_timer_up[0][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][2] at LC3_3_U3
--operation mode is normal

BF2_pre_timer_up[2][2]_lut_out = BF2L674 & (BF2L401 # BF2L675 # !DF2L51Q);
BF2_pre_timer_up[2][2] = DFFE(BF2_pre_timer_up[2][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L345 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~614 at LC1_13_Q4
--operation mode is normal

BF2L345 = BF2L314 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L545 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~616 at LC8_3_Q4
--operation mode is normal

BF2L545 = BF2L934 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][2] at LC2_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][2]_lut_out = BF2L114 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][2] = DFFE(BF2_pre_timer_down[3][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][2] at LC1_5_Q4
--operation mode is normal

BF2_pre_timer_down[1][2]_lut_out = BF2L734 & (!BF2L575 # !DF1L51Q # !BF2L501);
BF2_pre_timer_down[1][2] = DFFE(BF2_pre_timer_down[1][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L645 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~617 at LC2_11_U4
--operation mode is normal

BF2L645 = BF2L254 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L445 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~615 at LC9_13_Q4
--operation mode is normal

BF2L445 = BF2L624 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][2] at LC6_13_U4
--operation mode is normal

BF2_pre_timer_down[0][2]_lut_out = BF2L054 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][2] = DFFE(BF2_pre_timer_down[0][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][2] at LC4_11_Q4
--operation mode is normal

BF2_pre_timer_down[2][2]_lut_out = BF2L424 & (BF2L501 # BF2L575 # !DF1L51Q);
BF2_pre_timer_down[2][2] = DFFE(BF2_pre_timer_down[2][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L4201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7829 at LC5_12_D1
--operation mode is normal

VE2L4201 = VE2_data_t0[9] & (VE2_data_t0[7] $ VE2_data_supr0[7] # !VE2_data_supr0[9]) # !VE2_data_t0[9] & (VE2_data_supr0[9] # VE2_data_t0[7] $ VE2_data_supr0[7]);


--VE2L5201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7830 at LC3_12_D1
--operation mode is normal

VE2L5201 = VE2_data_supr0[1] & (VE2_data_t0[0] $ VE2_data_supr0[0] # !VE2_data_t0[1]) # !VE2_data_supr0[1] & (VE2_data_t0[1] # VE2_data_t0[0] $ VE2_data_supr0[0]);


--VE2L6201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7831 at LC8_7_D1
--operation mode is normal

VE2L6201 = VE2_data_supr0[3] & (VE2_data_t0[5] $ VE2_data_supr0[5] # !VE2_data_t0[3]) # !VE2_data_supr0[3] & (VE2_data_t0[3] # VE2_data_t0[5] $ VE2_data_supr0[5]);


--VE2L7201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7832 at LC10_15_D1
--operation mode is normal

VE2L7201 = VE2_data_t0[6] & (VE2_data_supr0[2] $ VE2_data_t0[2] # !VE2_data_supr0[6]) # !VE2_data_t0[6] & (VE2_data_supr0[6] # VE2_data_supr0[2] $ VE2_data_t0[2]);


--VE2L8201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7833 at LC9_12_D1
--operation mode is normal

VE2L8201 = VE2L6201 # VE2L7201 # VE2L4201 # VE2L5201;


--VE2_i479 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i479 at LC5_10_D1
--operation mode is normal

VE2_i479 = VE2_data_t0[4] $ VE2_data_supr0[4];


--VE2L9201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7834 at LC9_13_R4
--operation mode is normal

VE2L9201 = VE2L3311Q # VE2L2311Q # VE2L1311Q # !VE2L83;


--VE2L0301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7835 at LC6_16_R4
--operation mode is normal

VE2L0301 = !VE2L8311Q & !VE2L5211Q;


--VE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1404~553 at LC3_7_V4
--operation mode is normal

VE2L392 = VE2_l[3] $ (VE2_l[1] # VE2_l[2] # !VE2L622);


--VE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1404~554 at LC5_7_V4
--operation mode is normal

VE2L492 = VE2L382 & (VE2L692 # VE2L392 & !VE2_i1150);


--VE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1404~555 at LC1_6_V4
--operation mode is normal

VE2L592 = VE2L492 # VE2_l[3] & VE2L842 & VE2L4801Q;


--VE2_m[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[2] at LC6_14_V4
--operation mode is normal

VE2_m[2]_lut_out = VE2_st_mach_init & (VE2L892 # VE2L003 # VE2L792);
VE2_m[2] = DFFE(VE2_m[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i992~918 at LC7_15_Y4
--operation mode is normal

VE2L271 = (VE2_j[2] & !VE2_j[3] # !VE2_j[2] & (VE2_j[3] # !VE2L2001 & VE2_j[1])) & CASCADE(VE2L171);


--VE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i992~917 at LC6_15_Y4
--operation mode is normal

VE2L171 = VE2_flagged_rl_compr[0] & (VE2L3411Q # !VE2_init_k & VE2L1411Q);


--VE1L3201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7816 at LC3_6_I1
--operation mode is normal

VE1L3201 = VE1_data_supr0[9] & (VE1_data_t0[7] $ VE1_data_supr0[7] # !VE1_data_t0[9]) # !VE1_data_supr0[9] & (VE1_data_t0[9] # VE1_data_t0[7] $ VE1_data_supr0[7]);


--VE1L4201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7817 at LC5_6_I1
--operation mode is normal

VE1L4201 = VE1_data_supr0[0] & (VE1_data_t0[1] $ VE1_data_supr0[1] # !VE1_data_t0[0]) # !VE1_data_supr0[0] & (VE1_data_t0[0] # VE1_data_t0[1] $ VE1_data_supr0[1]);


--VE1L5201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7818 at LC9_8_I1
--operation mode is normal

VE1L5201 = VE1_data_supr0[5] & (VE1_data_t0[3] $ VE1_data_supr0[3] # !VE1_data_t0[5]) # !VE1_data_supr0[5] & (VE1_data_t0[5] # VE1_data_t0[3] $ VE1_data_supr0[3]);


--VE1L6201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7819 at LC8_14_I1
--operation mode is normal

VE1L6201 = VE1_data_t0[6] & (VE1_data_supr0[2] $ VE1_data_t0[2] # !VE1_data_supr0[6]) # !VE1_data_t0[6] & (VE1_data_supr0[6] # VE1_data_supr0[2] $ VE1_data_t0[2]);


--VE1L7201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7820 at LC7_6_I1
--operation mode is normal

VE1L7201 = VE1L3201 # VE1L6201 # VE1L4201 # VE1L5201;


--VE1_i479 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i479 at LC3_7_I1
--operation mode is normal

VE1_i479 = VE1_data_t0[4] $ VE1_data_supr0[4];


--VE1L8201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7821 at LC8_16_Y2
--operation mode is normal

VE1L8201 = VE1L1311Q # VE1L0311Q # VE1L2311Q # !VE1L83;


--VE1L9201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7822 at LC6_4_Y2
--operation mode is normal

VE1L9201 = !VE1L7311Q & !VE1L4211Q;


--VE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1404~553 at LC9_8_T3
--operation mode is normal

VE1L392 = VE1_l[3] $ (VE1_l[1] # VE1_l[2] # !VE1L622);


--VE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1404~554 at LC5_9_T3
--operation mode is normal

VE1L492 = VE1L382 & (VE1L692 # VE1L392 & !VE1_i1150);


--VE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1404~555 at LC10_2_T3
--operation mode is normal

VE1L592 = VE1L492 # VE1_l[3] & VE1L3801Q & VE1L842;


--VE1_m[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[2] at LC1_3_T3
--operation mode is normal

VE1_m[2]_lut_out = VE1_st_mach_init & (VE1L003 # VE1L892 # VE1L792);
VE1_m[2] = DFFE(VE1_m[2]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i992~928 at LC5_16_Y3
--operation mode is normal

VE1L271 = (VE1_j[3] & !VE1_j[2] # !VE1_j[3] & (VE1_j[2] # !VE1L1001 & VE1_j[1])) & CASCADE(VE1L171);


--VE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i992~927 at LC4_16_Y3
--operation mode is normal

VE1L171 = VE1_flagged_rl_compr[0] & (VE1L2411Q # VE1L0411Q & !VE1_init_k);


--DB1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13] at LC7_6_F4
--operation mode is normal

DB1_dffs[13] = AMPP_FUNCTION(DB1_dffs[14], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC9_16_H4
--operation mode is normal

DB3_dffs[8] = AMPP_FUNCTION(C5_dffs[7], A1L5, DB3_dffs[9], GLOBAL(A1L3), !B1_i12);


--C3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[8] at LC9_3_F4
--operation mode is counter

C3_dffs[8] = AMPP_FUNCTION(C3_dffs[8], C3_dffs[8], C3L8, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[9]~COUT at LC9_3_F4
--operation mode is counter

C3L9 = AMPP_FUNCTION(C3_dffs[8], C3L8);


--DB1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15] at LC3_6_F4
--operation mode is normal

DB1_dffs[15] = AMPP_FUNCTION(DB1_dffs[16], GLOBAL(A1L3), !B1_i12, S1_i8);


--C3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[9] at LC10_3_F4
--operation mode is counter

C3_dffs[9] = AMPP_FUNCTION(C3_dffs[9], C3_dffs[9], C3L9, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[10]~COUT at LC10_3_F4
--operation mode is counter

C3L01 = AMPP_FUNCTION(C3_dffs[9], C3L9);


--DB1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16] at LC9_6_F4
--operation mode is normal

DB1_dffs[16] = AMPP_FUNCTION(DB1_dffs[17], GLOBAL(A1L3), !B1_i12, S1_i8);


--KB7_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|aeb_out at LC4_5_F4
--operation mode is normal

KB7_aeb_out = AMPP_FUNCTION(C3_dffs[8], DB1_dffs[16], DB1_dffs[15], C3_dffs[9]);


--C3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[10] at LC1_5_F4
--operation mode is counter

C3_dffs[10] = AMPP_FUNCTION(C3_dffs[10], C3_dffs[10], C3L01, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[11]~COUT at LC1_5_F4
--operation mode is counter

C3L11 = AMPP_FUNCTION(C3_dffs[10], C3L01);


--DB1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17] at LC6_6_F4
--operation mode is normal

DB1_dffs[17] = AMPP_FUNCTION(DB1_dffs[18], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18] at LC5_6_F4
--operation mode is normal

DB1_dffs[18] = AMPP_FUNCTION(DB1_dffs[19], GLOBAL(A1L3), !B1_i12, S1_i8);


--KB8_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out at LC8_5_F4
--operation mode is normal

KB8_aeb_out = AMPP_FUNCTION(C3_dffs[11], DB1_dffs[17], DB1_dffs[18], C3_dffs[10]);


--C3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[6] at LC7_3_F4
--operation mode is counter

C3_dffs[6] = AMPP_FUNCTION(C3_dffs[6], C3_dffs[6], C3L6, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[7]~COUT at LC7_3_F4
--operation mode is counter

C3L7 = AMPP_FUNCTION(C3_dffs[6], C3L6);


--C3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[7] at LC8_3_F4
--operation mode is counter

C3_dffs[7] = AMPP_FUNCTION(C3_dffs[7], C3_dffs[7], C3L7, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[8]~COUT at LC8_3_F4
--operation mode is counter

C3L8 = AMPP_FUNCTION(C3_dffs[7], C3L7);


--DB1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14] at LC10_6_F4
--operation mode is normal

DB1_dffs[14] = AMPP_FUNCTION(DB1_dffs[15], GLOBAL(A1L3), !B1_i12, S1_i8);


--KB6_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out at LC7_5_F4
--operation mode is normal

KB6_aeb_out = AMPP_FUNCTION(C3_dffs[7], DB1_dffs[14], DB1_dffs[13], C3_dffs[6]);


--C3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[4] at LC5_3_F4
--operation mode is counter

C3_dffs[4] = AMPP_FUNCTION(C3_dffs[4], C3_dffs[4], C3L4, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[5]~COUT at LC5_3_F4
--operation mode is counter

C3L5 = AMPP_FUNCTION(C3_dffs[4], C3L4);


--C3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[5] at LC6_3_F4
--operation mode is counter

C3_dffs[5] = AMPP_FUNCTION(C3_dffs[5], C3_dffs[5], C3L5, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[6]~COUT at LC6_3_F4
--operation mode is counter

C3L6 = AMPP_FUNCTION(C3_dffs[5], C3L5);


--KB5_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC5_2_F4
--operation mode is normal

KB5_aeb_out = AMPP_FUNCTION(DB1_dffs[12], C3_dffs[5], DB1_dffs[11], C3_dffs[4]);


--C3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[0] at LC1_3_F4
--operation mode is qfbk_counter

C3_dffs[0] = AMPP_FUNCTION(C3_dffs[0], GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[1]~COUT at LC1_3_F4
--operation mode is qfbk_counter

C3L1 = AMPP_FUNCTION();


--C3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[1] at LC2_3_F4
--operation mode is counter

C3_dffs[1] = AMPP_FUNCTION(C3_dffs[1], C3_dffs[1], C3L1, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[2]~COUT at LC2_3_F4
--operation mode is counter

C3L2 = AMPP_FUNCTION(C3_dffs[1], C3L1);


--KB3_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC6_2_F4
--operation mode is normal

KB3_aeb_out = AMPP_FUNCTION(DB1_dffs[8], C3_dffs[0], DB1_dffs[7], C3_dffs[1]);


--C3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[2] at LC3_3_F4
--operation mode is counter

C3_dffs[2] = AMPP_FUNCTION(C3_dffs[2], C3_dffs[2], C3L2, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[3]~COUT at LC3_3_F4
--operation mode is counter

C3L3 = AMPP_FUNCTION(C3_dffs[2], C3L2);


--C3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|dffs[3] at LC4_3_F4
--operation mode is counter

C3_dffs[3] = AMPP_FUNCTION(C3_dffs[3], C3_dffs[3], C3L3, GLOBAL(HF2_outclock1), !B1_i12, !C3_nClr, !Z1_segment_write_addr_adv_ena);

--C3L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|carrybit[4]~COUT at LC4_3_F4
--operation mode is counter

C3L4 = AMPP_FUNCTION(C3_dffs[3], C3L3);


--KB4_aeb_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_compare:non_zero_sample_depth_gen_segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC3_4_F4
--operation mode is normal

KB4_aeb_out = AMPP_FUNCTION(C3_dffs[2], DB1_dffs[10], C3_dffs[3], DB1_dffs[9]);


--HC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC2_14_G4
--operation mode is normal

HC1_srg[0]_lut_out = HC1L14Q & HC1L24Q & DB5_dffs[0] # !HC1L14Q & (HC1_srg[0] # HC1L24Q & DB5_dffs[0]);
HC1_srg[0] = DFFE(HC1_srg[0]_lut_out, GLOBAL(HF1_outclock0), , , HC1L82);


--HC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC2_15_G4
--operation mode is normal

HC1L52 = HC1L14Q & HC1L34Q & HC1_srg[0] # !HC1L14Q & (HC1_srg[1] # HC1L34Q & HC1_srg[0]);


--DB7_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC2_15_H1
--operation mode is normal

DB7_dffs[7]_lut_out = M1_COMM_ctrl_local.id[7] & (QD1_ID_LOAD # DB7_dffs[8]) # !M1_COMM_ctrl_local.id[7] & !QD1_ID_LOAD & DB7_dffs[8];
DB7_dffs[7] = DFFE(DB7_dffs[7]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--WC2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC3_10_J3
--operation mode is normal

WC2_i7 = WC2_SRG[3] $ WC2_SRG[31];


--NB2_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC6_1_E3
NB2_q[7]_data_in = COM_AD_D[9];
NB2_q[7]_write_enable = ED1_valid_wreq;
NB2_q[7]_clock_0 = GLOBAL(HF1_outclock0);
NB2_q[7]_clock_1 = GLOBAL(HF1_outclock0);
NB2_q[7]_clear_0 = !YC1L41Q;
NB2_q[7]_clock_enable_1 = ED1_valid_rreq;
NB2_q[7]_write_address = WR_ADDR(W71_sload_path[0], W71_sload_path[1], W71_sload_path[2], W71_sload_path[3], W71_sload_path[4], W71_sload_path[5], W71_sload_path[5]);
NB2_q[7]_read_address = RD_ADDR(NB2L231, W61_sload_path[0], W61_sload_path[1], W61_sload_path[2], W61_sload_path[3], W61_sload_path[4], W61_sload_path[4]);
NB2_q[7] = MEMORY_SEGMENT(NB2_q[7]_data_in, NB2_q[7]_write_enable, NB2_q[7]_clock_0, NB2_q[7]_clock_1, NB2_q[7]_clear_0, , , NB2_q[7]_clock_enable_1, VCC, NB2_q[7]_write_address, NB2_q[7]_read_address);


--RB29L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_15_H3
--operation mode is normal

RB29L1 = QD1L97Q # !QD1L27Q & NB2_q[7];


--RB29L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC8_15_H3
--operation mode is normal

RB29L2 = (!QD1L27Q & DB7_dffs[7] # !QD1L97Q) & CASCADE(RB29L1);


--RB19L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_15_H3
--operation mode is normal

RB19L1 = QD1L49Q # QD1L68Q & RB88L2 # !QD1L68Q & RB78L3;


--RB19L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_15_H3
--operation mode is normal

RB19L2 = (QD1L68Q & RB09L1 # !QD1L68Q & RB98L2 # !QD1L49Q) & CASCADE(RB19L1);


--KD1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC6_8_H3
--operation mode is normal

KD1_srg[4]_lut_out = KD1L31 # KD1L72 # KD1_srg[3] & KD1L65Q;
KD1_srg[4] = DFFE(KD1_srg[4]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--KD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~853 at LC6_7_H3
--operation mode is normal

KD1L62 = KD1_srg[4] & (KD1L65Q # !KD1L45Q & KD1_srg[5]) # !KD1_srg[4] & !KD1L45Q & KD1_srg[5];


--WC2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC9_10_J3
--operation mode is normal

WC2_i13 = WC2_SRG[11] $ WC2_SRG[31];


--DB6_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_6_T1
--operation mode is normal

DB6_dffs[7]_lut_out = DB6_dffs[8] & (W74_sload_path[7] # !WB1L91Q) # !DB6_dffs[8] & WB1L91Q & W74_sload_path[7];
DB6_dffs[7] = DFFE(DB6_dffs[7]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC1_6_T1
--operation mode is normal

DB9_dffs[7]_lut_out = DB9_dffs[8] & (W74_sload_path[7] # !YC1L9Q) # !DB9_dffs[8] & YC1L9Q & W74_sload_path[7];
DB9_dffs[7] = DFFE(DB9_dffs[7]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--RB07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_15_J3
--operation mode is normal

RB07L1 = QD1L97Q # QD1L27Q & WC2_SRG[13] # !QD1L27Q & WC2_SRG[5];


--RB07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_15_J3
--operation mode is normal

RB07L2 = (QD1L27Q & WC2_SRG[29] # !QD1L27Q & WC2_SRG[21] # !QD1L97Q) & CASCADE(RB07L1);


--RB96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_1_J3
--operation mode is normal

RB96L1 = QD1L97Q # QD1L27Q & WF1_portadataout[13] # !QD1L27Q & WF1_portadataout[5];


--RB96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_1_J3
--operation mode is normal

RB96L2 = (QD1L27Q & WF1_portadataout[29] # !QD1L27Q & WF1_portadataout[21] # !QD1L97Q) & CASCADE(RB96L1);


--RB27L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC5_1_J3
--operation mode is normal

RB27L1 = QD1L97Q # !QD1L27Q;


--RB27L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC6_1_J3
--operation mode is normal

RB27L2 = (QD1L27Q & DB6_dffs[5] # !QD1L27Q & DB9_dffs[5] # !QD1L97Q) & CASCADE(RB27L1);


--RB17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_6_A3
--operation mode is normal

RB17L1 = QD1L97Q # QD1L27Q & SD1L6Q # !QD1L27Q & TB1_SND_TC_DAT;


--RB17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC2_6_A3
--operation mode is normal

RB17L2 = (!QD1L27Q & W91_pre_out[5] # !QD1L97Q) & CASCADE(RB17L1);


--BF1L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~474 at LC9_3_W3
--operation mode is normal

BF1L204 = BF1L023 & (BF2L675 # !DF2L51Q # !BF2L401);


--BF1L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~476 at LC1_12_U3
--operation mode is normal

BF1L404 = BF1L643 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][2] at LC6_6_W3
--operation mode is normal

BF1_pre_timer_up[3][2]_lut_out = BF1L813 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][2] = DFFE(BF1_pre_timer_up[3][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][2] at LC6_10_U3
--operation mode is normal

BF1_pre_timer_up[1][2]_lut_out = BF1L443 & (!BF2L675 # !DF2L51Q # !BF2L401);
BF1_pre_timer_up[1][2] = DFFE(BF1_pre_timer_up[1][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~477 at LC9_6_U3
--operation mode is normal

BF1L504 = BF1L953 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~475 at LC3_1_W3
--operation mode is normal

BF1L304 = BF1L333 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][2] at LC8_6_U3
--operation mode is normal

BF1_pre_timer_up[0][2]_lut_out = BF1L753 & (BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[0][2] = DFFE(BF1_pre_timer_up[0][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][2] at LC7_3_W3
--operation mode is normal

BF1_pre_timer_up[2][2]_lut_out = BF1L133 & (BF2L675 # BF2L401 # !DF2L51Q);
BF1_pre_timer_up[2][2] = DFFE(BF1_pre_timer_up[2][2]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~478 at LC6_15_Q4
--operation mode is normal

BF1L604 = BF1L662 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~480 at LC6_6_Q4
--operation mode is normal

BF1L804 = BF1L292 & (!BF2L501 # !DF1L51Q # !BF2L575);


--BF1_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][1] at LC3_15_Q4
--operation mode is normal

BF1_pre_timer_down[3][1]_lut_out = BF1L462 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF1_pre_timer_down[3][1] = DFFE(BF1_pre_timer_down[3][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][1] at LC6_6_W4
--operation mode is normal

BF1_pre_timer_down[1][1]_lut_out = BF1L092 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][1] = DFFE(BF1_pre_timer_down[1][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~481 at LC5_14_W4
--operation mode is normal

BF1L904 = BF1L503 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~479 at LC7_9_Q4
--operation mode is normal

BF1L704 = BF1L972 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][1] at LC2_16_W4
--operation mode is normal

BF1_pre_timer_down[0][1]_lut_out = BF1L303 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][1] = DFFE(BF1_pre_timer_down[0][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][1] at LC6_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][1]_lut_out = BF1L772 & (BF2L575 # BF2L501 # !DF1L51Q);
BF1_pre_timer_down[2][1] = DFFE(BF1_pre_timer_down[2][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~334 at LC8_16_V1
--operation mode is normal

BF2L823 = BF2L675 & M1_LC_ctrl_local.lc_cable_length_up[0][1] & !BF2L401 # !BF2L675 & (BF2L401 # !M1_LC_ctrl_local.lc_cable_length_up[2][1]);


--BF2L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~335 at LC9_15_V1
--operation mode is normal

BF2L923 = BF2L823 & (M1_LC_ctrl_local.lc_cable_length_up[3][1] # !BF2L401) # !BF2L823 & BF2L401 & !M1_LC_ctrl_local.lc_cable_length_up[1][1];


--BF2L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~322 at LC7_6_Q1
--operation mode is normal

BF2L613 = BF2L575 & M1_LC_ctrl_local.lc_cable_length_down[0][1] & !BF2L501 # !BF2L575 & (BF2L501 # !M1_LC_ctrl_local.lc_cable_length_down[2][1]);


--BF2L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~323 at LC9_6_Q1
--operation mode is normal

BF2L713 = BF2L613 & (M1_LC_ctrl_local.lc_cable_length_down[3][1] # !BF2L501) # !BF2L613 & BF2L501 & !M1_LC_ctrl_local.lc_cable_length_down[1][1];


--BF2L555 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~626 at LC1_14_U3
--operation mode is normal

BF2L555 = BF2L364 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2L755 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~628 at LC6_8_W3
--operation mode is normal

BF2L755 = BF2L984 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][1] at LC7_16_U3
--operation mode is normal

BF2_pre_timer_up[3][1]_lut_out = BF2L164 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF2_pre_timer_up[3][1] = DFFE(BF2_pre_timer_up[3][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][1] at LC10_10_W3
--operation mode is normal

BF2_pre_timer_up[1][1]_lut_out = BF2L784 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][1] = DFFE(BF2_pre_timer_up[1][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L855 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~629 at LC1_9_U3
--operation mode is normal

BF2L855 = BF2L205 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L655 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~627 at LC6_1_U3
--operation mode is normal

BF2L655 = BF2L674 & (BF2L675 # BF2L401 # !DF2L51Q);


--BF2_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][1] at LC5_7_U3
--operation mode is normal

BF2_pre_timer_up[0][1]_lut_out = BF2L005 & (BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[0][1] = DFFE(BF2_pre_timer_up[0][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][1] at LC10_1_U3
--operation mode is normal

BF2_pre_timer_up[2][1]_lut_out = BF2L474 & (BF2L675 # BF2L401 # !DF2L51Q);
BF2_pre_timer_up[2][1] = DFFE(BF2_pre_timer_up[2][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L155 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~622 at LC7_13_Q4
--operation mode is normal

BF2L155 = BF2L114 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L355 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~624 at LC8_4_Q4
--operation mode is normal

BF2L355 = BF2L734 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][1] at LC7_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][1]_lut_out = BF2L904 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][1] = DFFE(BF2_pre_timer_down[3][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][1] at LC10_5_Q4
--operation mode is normal

BF2_pre_timer_down[1][1]_lut_out = BF2L534 & (!BF2L575 # !DF1L51Q # !BF2L501);
BF2_pre_timer_down[1][1] = DFFE(BF2_pre_timer_down[1][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L455 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~625 at LC1_12_U4
--operation mode is normal

BF2L455 = BF2L054 & (BF2L501 # !DF1L51Q # !BF2L575);


--BF2L255 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~623 at LC3_1_Q4
--operation mode is normal

BF2L255 = BF2L424 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][1] at LC10_13_U4
--operation mode is normal

BF2_pre_timer_down[0][1]_lut_out = BF2L844 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][1] = DFFE(BF2_pre_timer_down[0][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][1] at LC2_6_Q4
--operation mode is normal

BF2_pre_timer_down[2][1]_lut_out = BF2L224 & (BF2L575 # BF2L501 # !DF1L51Q);
BF2_pre_timer_down[2][1] = DFFE(BF2_pre_timer_down[2][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1405~457 at LC1_14_V4
--operation mode is normal

VE2L792 = VE2_m[2] & (VE2L782 # VE2L4801Q & !VE2L842);


--VE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1405~458 at LC8_14_V4
--operation mode is normal

VE2L892 = !VE2L513 & VE2_l[2] & VE2L4801Q & VE2L742;


--VE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1405~459 at LC1_15_V4
--operation mode is normal

VE2L992 = VE2L688 & (VE2L7311Q & VE2L819 # !VE2L7311Q & !VE2L767) # !VE2L688 & VE2L819;


--VE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1405~460 at LC7_14_V4
--operation mode is normal

VE2L003 = VE2L382 & (VE2L232 & VE2L992 # !VE2L232 & VE2_l[2]);


--VE2_m[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[1] at LC3_14_V4
--operation mode is normal

VE2_m[1]_lut_out = VE2_st_mach_init & (VE2L303 # VE2L203 # VE2L103);
VE2_m[1] = DFFE(VE2_m[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1405~457 at LC1_4_T3
--operation mode is normal

VE1L792 = VE1_m[2] & VE1L882;


--VE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1405~458 at LC10_4_T3
--operation mode is normal

VE1L892 = VE1L3801Q & !VE1L513 & VE1_l[2] & VE1L742;


--VE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1405~459 at LC3_4_T3
--operation mode is normal

VE1L992 = VE1L588 & (VE1L6311Q & VE1L719 # !VE1L6311Q & !VE1L767) # !VE1L588 & VE1L719;


--VE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1405~460 at LC2_4_T3
--operation mode is normal

VE1L003 = VE1L382 & (VE1L232 & VE1L992 # !VE1L232 & VE1_l[2]);


--VE1_m[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[1] at LC10_3_T3
--operation mode is normal

VE1_m[1]_lut_out = VE1_st_mach_init & (VE1L203 # VE1L103 # VE1L303);
VE1_m[1] = DFFE(VE1_m[1]_lut_out, !GLOBAL(HF1_outclock1), !L1L4Q, , );


--VE1L411 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~631 at LC5_10_I1
--operation mode is normal

VE1L411 = (VE1_atwd_ch_count[1] # VE1_atwd_ch_count[0] & VE1L478 # !VE1_atwd_ch_count[0] & VE1L558) & CASCADE(VE1L311);


--VE1L311 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i657~630 at LC4_10_I1
--operation mode is normal

VE1L311 = VE1_atwd_bfr_en & !VE1_fadc_bfr_en & !VE1_atwd_ch_count[2];


--VE2L411 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~631 at LC2_9_D1
--operation mode is normal

VE2L411 = (VE2_atwd_ch_count[0] # VE2_atwd_ch_count[1] & VE2L738 # !VE2_atwd_ch_count[1] & VE2L818) & CASCADE(VE2L311);


--VE2L311 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i657~630 at LC1_9_D1
--operation mode is normal

VE2L311 = !VE2_fadc_bfr_en & VE2_atwd_bfr_en & !VE2_atwd_ch_count[2];


--VE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1629~1090 at LC10_10_J4
--operation mode is normal

VE1L123 = (VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[0] # !VE1L979 & VE1_ring_data[17]) # !VE1_j_dly[0] & VE1_ring_data[17]) & CASCADE(VE1L344);


--VE1L764 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1762~1147 at LC6_13_I4
--operation mode is normal

VE1L764 = (VE1_j_dly[0] & (VE1L979 & VE1_flagged_rl_compr_dly[10] # !VE1L979 & VE1_ring_data[9]) # !VE1_j_dly[0] & VE1_ring_data[9]) & CASCADE(VE1L374);


--VE1L173 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1704~1039 at LC2_6_J4
--operation mode is normal

VE1L173 = (VE1L479 & (VE1L089 & VE1_flagged_rl_compr_dly[0] # !VE1L089 & VE1_ring_data[13]) # !VE1L479 & VE1_ring_data[13]) & CASCADE(VE1L983);


--VE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1629~1090 at LC9_6_M3
--operation mode is normal

VE2L123 = (VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[0] # !VE2L089 & VE2_ring_data[17]) # !VE2_j_dly[0] & VE2_ring_data[17]) & CASCADE(VE2L344);


--VE2L764 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1762~1147 at LC2_9_F3
--operation mode is normal

VE2L764 = (VE2_j_dly[0] & (VE2L089 & VE2_flagged_rl_compr_dly[10] # !VE2L089 & VE2_ring_data[9]) # !VE2_j_dly[0] & VE2_ring_data[9]) & CASCADE(VE2L374);


--VE2L173 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1704~1039 at LC10_9_M3
--operation mode is normal

VE2L173 = (VE2L189 & (VE2L579 & VE2_flagged_rl_compr_dly[0] # !VE2L579 & VE2_ring_data[13]) # !VE2L189 & VE2_ring_data[13]) & CASCADE(VE2L983);


--DB3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC7_16_H4
--operation mode is normal

DB3_dffs[9] = AMPP_FUNCTION(C5_dffs[8], A1L5, DB3_dffs[10], GLOBAL(A1L3), !B1_i12);


--DB1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19] at LC6_15_C4
--operation mode is normal

DB1_dffs[19] = AMPP_FUNCTION(DB1_dffs[20], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB7_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC4_15_H1
--operation mode is normal

DB7_dffs[8]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[8] # !QD1_ID_LOAD & DB7_dffs[9];
DB7_dffs[8] = DFFE(DB7_dffs[8]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--KD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~855 at LC10_9_H3
--operation mode is normal

KD1L72 = KD1L55Q & (QD1L79Q & RB56L2 # !QD1L79Q & RB46L2);


--KD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~99 at LC4_8_H3
--operation mode is normal

KD1L31 = KD1_srg[4] & !KD1L45Q;


--KD1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC8_8_H3
--operation mode is normal

KD1_srg[3]_lut_out = KD1L82 # KD1L55Q & KD1L91;
KD1_srg[3] = DFFE(KD1_srg[3]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--DB6_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC4_7_T1
--operation mode is normal

DB6_dffs[8]_lut_out = DB6_dffs[9] & (W74_sload_path[8] # !WB1L91Q) # !DB6_dffs[9] & WB1L91Q & W74_sload_path[8];
DB6_dffs[8] = DFFE(DB6_dffs[8]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_7_T1
--operation mode is normal

DB9_dffs[8]_lut_out = DB9_dffs[9] & (W74_sload_path[8] # !YC1L9Q) # !DB9_dffs[9] & YC1L9Q & W74_sload_path[8];
DB9_dffs[8] = DFFE(DB9_dffs[8]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--RB97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_4_J3
--operation mode is normal

RB97L1 = QD1L97Q # QD1L27Q & WC2_SRG[14] # !QD1L27Q & WC2_SRG[6];


--RB97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_4_J3
--operation mode is normal

RB97L2 = (QD1L27Q & WC2_SRG[30] # !QD1L27Q & WC2_SRG[22] # !QD1L97Q) & CASCADE(RB97L1);


--RB87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_2_J3
--operation mode is normal

RB87L1 = QD1L97Q # QD1L27Q & WF1_portadataout[14] # !QD1L27Q & WF1_portadataout[6];


--RB87L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_2_J3
--operation mode is normal

RB87L2 = (QD1L27Q & WF1_portadataout[30] # !QD1L27Q & WF1_portadataout[22] # !QD1L97Q) & CASCADE(RB87L1);


--RB18L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC9_2_J3
--operation mode is normal

RB18L1 = QD1L97Q # !QD1L27Q;


--RB18L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_2_J3
--operation mode is normal

RB18L2 = (QD1L27Q & DB6_dffs[6] # !QD1L27Q & DB9_dffs[6] # !QD1L97Q) & CASCADE(RB18L1);


--RB08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC7_6_A3
--operation mode is normal

RB08L1 = QD1L97Q # QD1L27Q & SD1L6Q # !QD1L27Q & TB1_SND_TC_DAT;


--EC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~reg at LC7_11_E3
--operation mode is normal

EC1L45Q_lut_out = EC1L071 & (EC1_adcmax[5] # EC1L171 # EC1_adcmax[4]);
EC1L45Q = DFFE(EC1L45Q_lut_out, GLOBAL(HF1_outclock0), , , EC1L35);


--RB08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~28 at LC8_6_A3
--operation mode is normal

RB08L2 = (QD1L27Q & EC1L45Q # !QD1L27Q & W91_pre_out[6] # !QD1L97Q) & CASCADE(RB08L1);


--LC1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC9_11_S3
--operation mode is normal

LC1_inst10[1]_lut_out = COM_AD_D[3];
LC1_inst10[1] = DFFE(LC1_inst10[1]_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~482 at LC1_4_W3
--operation mode is normal

BF1L014 = BF1L813 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF1L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~484 at LC2_11_U3
--operation mode is normal

BF1L214 = BF1L443 & (!DF2L51Q # !BF2L675 # !BF2L401);


--BF1_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][1] at LC2_6_W3
--operation mode is normal

BF1_pre_timer_up[3][1]_lut_out = BF1L613 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][1] = DFFE(BF1_pre_timer_up[3][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][1] at LC3_11_U3
--operation mode is normal

BF1_pre_timer_up[1][1]_lut_out = BF1L243 & (!BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[1][1] = DFFE(BF1_pre_timer_up[1][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~485 at LC1_4_U3
--operation mode is normal

BF1L314 = BF1L753 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF1L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~483 at LC1_1_W3
--operation mode is normal

BF1L114 = BF1L133 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][1] at LC5_6_U3
--operation mode is normal

BF1_pre_timer_up[0][1]_lut_out = BF1L553 & (BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[0][1] = DFFE(BF1_pre_timer_up[0][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][1] at LC8_3_W3
--operation mode is normal

BF1_pre_timer_up[2][1]_lut_out = BF1L923 & (BF2L675 # BF2L401 # !DF2L51Q);
BF1_pre_timer_up[2][1] = DFFE(BF1_pre_timer_up[2][1]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~486 at LC8_15_Q4
--operation mode is normal

BF1L414 = BF1L462 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~488 at LC5_6_Q4
--operation mode is normal

BF1L614 = BF1L092 & (!BF2L501 # !DF1L51Q # !BF2L575);


--BF1_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][0] at LC2_15_W4
--operation mode is normal

BF1_pre_timer_down[3][0]_lut_out = BF1L262 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF1_pre_timer_down[3][0] = DFFE(BF1_pre_timer_down[3][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3201 at LC1_16_Q4
--operation mode is normal

BF1L234 = BF1_pre_timer_down[3][3] # BF1_pre_timer_down[3][5] # BF1_pre_timer_down[3][4] # BF1_pre_timer_down[3][6];


--BF1L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~60 at LC10_15_Q4
--operation mode is normal

BF1L201 = BF1_pre_timer_down[3][0] # BF1_pre_timer_down[3][2] # BF1_pre_timer_down[3][1] # BF1L234;


--BF1_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][0] at LC7_6_W4
--operation mode is normal

BF1_pre_timer_down[1][0]_lut_out = BF1L882 & (!BF2L501 # !DF1L51Q # !BF2L575);
BF1_pre_timer_down[1][0] = DFFE(BF1_pre_timer_down[1][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3202 at LC10_6_W4
--operation mode is normal

BF1L334 = BF1_pre_timer_down[1][6] # BF1_pre_timer_down[1][5] # BF1_pre_timer_down[1][4] # BF1_pre_timer_down[1][3];


--BF1L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~50 at LC1_6_W4
--operation mode is normal

BF1L001 = BF1_pre_timer_down[1][2] # BF1_pre_timer_down[1][0] # BF1_pre_timer_down[1][1] # BF1L334;


--BF1L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~489 at LC6_14_W4
--operation mode is normal

BF1L714 = BF1L303 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~487 at LC9_9_Q4
--operation mode is normal

BF1L514 = BF1L772 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF1_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][0] at LC4_16_W4
--operation mode is normal

BF1_pre_timer_down[0][0]_lut_out = BF1L103 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF1_pre_timer_down[0][0] = DFFE(BF1_pre_timer_down[0][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3203 at LC1_16_W4
--operation mode is normal

BF1L434 = BF1_pre_timer_down[0][6] # BF1_pre_timer_down[0][4] # BF1_pre_timer_down[0][5] # BF1_pre_timer_down[0][3];


--BF1L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~45 at LC10_15_W4
--operation mode is normal

BF1L99 = BF1_pre_timer_down[0][2] # BF1_pre_timer_down[0][1] # BF1_pre_timer_down[0][0] # BF1L434;


--BF1_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][0] at LC2_11_Q4
--operation mode is normal

BF1_pre_timer_down[2][0]_lut_out = BF1L572 & (BF2L501 # BF2L575 # !DF1L51Q);
BF1_pre_timer_down[2][0] = DFFE(BF1_pre_timer_down[2][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3204 at LC1_11_Q4
--operation mode is normal

BF1L534 = BF1_pre_timer_down[2][6] # BF1_pre_timer_down[2][5] # BF1_pre_timer_down[2][4] # BF1_pre_timer_down[2][3];


--BF1L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~55 at LC10_10_Q4
--operation mode is normal

BF1L101 = BF1_pre_timer_down[2][1] # BF1_pre_timer_down[2][2] # BF1_pre_timer_down[2][0] # BF1L534;


--BF2L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~336 at LC3_5_V1
--operation mode is normal

BF2L033 = BF2L401 & (M1_LC_ctrl_local.lc_cable_length_up[1][0] # !BF2L675) # !BF2L401 & !M1_LC_ctrl_local.lc_cable_length_up[0][0] & BF2L675;


--BF2L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~337 at LC5_5_V1
--operation mode is normal

BF2L133 = BF2L033 & (M1_LC_ctrl_local.lc_cable_length_up[3][0] # BF2L675) # !BF2L033 & !M1_LC_ctrl_local.lc_cable_length_up[2][0] & !BF2L675;


--BF2L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~324 at LC4_14_Q1
--operation mode is normal

BF2L813 = BF2L501 & (M1_LC_ctrl_local.lc_cable_length_down[1][0] # !BF2L575) # !BF2L501 & BF2L575 & !M1_LC_ctrl_local.lc_cable_length_down[0][0];


--BF2L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~325 at LC9_13_Q1
--operation mode is normal

BF2L913 = BF2L813 & (BF2L575 # M1_LC_ctrl_local.lc_cable_length_down[3][0]) # !BF2L813 & !M1_LC_ctrl_local.lc_cable_length_down[2][0] & !BF2L575;


--BF2L365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~634 at LC3_14_U3
--operation mode is normal

BF2L365 = BF2L164 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2L565 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~636 at LC5_8_W3
--operation mode is normal

BF2L565 = BF2L784 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][0] at LC6_6_U3
--operation mode is normal

BF2_pre_timer_up[3][0]_lut_out = BF2L954 & (BF2L675 # !DF2L51Q # !BF2L401);
BF2_pre_timer_up[3][0] = DFFE(BF2_pre_timer_up[3][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L975 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3371 at LC10_15_U3
--operation mode is normal

BF2L975 = BF2_pre_timer_up[3][3] # BF2_pre_timer_up[3][5] # BF2_pre_timer_up[3][4] # BF2_pre_timer_up[3][6];


--BF2L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~40 at LC1_15_U3
--operation mode is normal

BF2L99 = BF2_pre_timer_up[3][0] # BF2_pre_timer_up[3][1] # BF2_pre_timer_up[3][2] # BF2L975;


--BF2_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][0] at LC7_10_W3
--operation mode is normal

BF2_pre_timer_up[1][0]_lut_out = BF2L584 & (!BF2L401 # !BF2L675 # !DF2L51Q);
BF2_pre_timer_up[1][0] = DFFE(BF2_pre_timer_up[1][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L085 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3372 at LC10_9_W3
--operation mode is normal

BF2L085 = BF2_pre_timer_up[1][5] # BF2_pre_timer_up[1][6] # BF2_pre_timer_up[1][4] # BF2_pre_timer_up[1][3];


--BF2L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~30 at LC2_9_W3
--operation mode is normal

BF2L79 = BF2L085 # BF2_pre_timer_up[1][1] # BF2_pre_timer_up[1][2] # BF2_pre_timer_up[1][0];


--BF2L665 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~637 at LC10_8_U3
--operation mode is normal

BF2L665 = BF2L005 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L465 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~635 at LC10_4_U3
--operation mode is normal

BF2L465 = BF2L474 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF2_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][0] at LC1_8_U3
--operation mode is normal

BF2_pre_timer_up[0][0]_lut_out = BF2L894 & (BF2L401 # !DF2L51Q # !BF2L675);
BF2_pre_timer_up[0][0] = DFFE(BF2_pre_timer_up[0][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L185 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3373 at LC8_7_U3
--operation mode is normal

BF2L185 = BF2_pre_timer_up[0][4] # BF2_pre_timer_up[0][6] # BF2_pre_timer_up[0][5] # BF2_pre_timer_up[0][3];


--BF2L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~25 at LC2_7_U3
--operation mode is normal

BF2L69 = BF2_pre_timer_up[0][2] # BF2_pre_timer_up[0][0] # BF2_pre_timer_up[0][1] # BF2L185;


--BF2_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][0] at LC2_4_U3
--operation mode is normal

BF2_pre_timer_up[2][0]_lut_out = BF2L274 & (BF2L401 # BF2L675 # !DF2L51Q);
BF2_pre_timer_up[2][0] = DFFE(BF2_pre_timer_up[2][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L285 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3374 at LC10_3_U3
--operation mode is normal

BF2L285 = BF2_pre_timer_up[2][3] # BF2_pre_timer_up[2][5] # BF2_pre_timer_up[2][6] # BF2_pre_timer_up[2][4];


--BF2L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~35 at LC2_3_U3
--operation mode is normal

BF2L89 = BF2_pre_timer_up[2][2] # BF2_pre_timer_up[2][0] # BF2_pre_timer_up[2][1] # BF2L285;


--BF2L955 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~630 at LC2_13_Q4
--operation mode is normal

BF2L955 = BF2L904 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L165 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~632 at LC9_4_Q4
--operation mode is normal

BF2L165 = BF2L534 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][0] at LC3_8_Q4
--operation mode is normal

BF2_pre_timer_down[3][0]_lut_out = BF2L704 & (BF2L575 # !BF2L501 # !DF1L51Q);
BF2_pre_timer_down[3][0] = DFFE(BF2_pre_timer_down[3][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L385 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3375 at LC8_7_Q4
--operation mode is normal

BF2L385 = BF2_pre_timer_down[3][6] # BF2_pre_timer_down[3][4] # BF2_pre_timer_down[3][5] # BF2_pre_timer_down[3][3];


--BF2L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~60 at LC10_7_Q4
--operation mode is normal

BF2L301 = BF2L385 # BF2_pre_timer_down[3][0] # BF2_pre_timer_down[3][2] # BF2_pre_timer_down[3][1];


--BF2_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][0] at LC9_5_Q4
--operation mode is normal

BF2_pre_timer_down[1][0]_lut_out = BF2L334 & (!BF2L575 # !DF1L51Q # !BF2L501);
BF2_pre_timer_down[1][0] = DFFE(BF2_pre_timer_down[1][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L485 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3376 at LC9_7_Q4
--operation mode is normal

BF2L485 = BF2_pre_timer_down[1][6] # BF2_pre_timer_down[1][5] # BF2_pre_timer_down[1][4] # BF2_pre_timer_down[1][3];


--BF2L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~50 at LC8_5_Q4
--operation mode is normal

BF2L101 = BF2_pre_timer_down[1][0] # BF2_pre_timer_down[1][2] # BF2_pre_timer_down[1][1] # BF2L485;


--BF2L265 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~633 at LC9_12_U4
--operation mode is normal

BF2L265 = BF2L844 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L065 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~631 at LC4_1_Q4
--operation mode is normal

BF2L065 = BF2L224 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][0] at LC5_13_U4
--operation mode is normal

BF2_pre_timer_down[0][0]_lut_out = BF2L644 & (BF2L501 # !BF2L575 # !DF1L51Q);
BF2_pre_timer_down[0][0] = DFFE(BF2_pre_timer_down[0][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L585 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3377 at LC3_13_U4
--operation mode is normal

BF2L585 = BF2_pre_timer_down[0][6] # BF2_pre_timer_down[0][5] # BF2_pre_timer_down[0][4] # BF2_pre_timer_down[0][3];


--BF2L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~45 at LC1_13_U4
--operation mode is normal

BF2L001 = BF2_pre_timer_down[0][2] # BF2_pre_timer_down[0][0] # BF2_pre_timer_down[0][1] # BF2L585;


--BF2_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][0] at LC1_3_Q4
--operation mode is normal

BF2_pre_timer_down[2][0]_lut_out = BF2L024 & (BF2L575 # BF2L501 # !DF1L51Q);
BF2_pre_timer_down[2][0] = DFFE(BF2_pre_timer_down[2][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF2L685 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3378 at LC2_2_Q4
--operation mode is normal

BF2L685 = BF2_pre_timer_down[2][5] # BF2_pre_timer_down[2][3] # BF2_pre_timer_down[2][4] # BF2_pre_timer_down[2][6];


--BF2L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~55 at LC1_2_Q4
--operation mode is normal

BF2L201 = BF2_pre_timer_down[2][2] # BF2_pre_timer_down[2][0] # BF2_pre_timer_down[2][1] # BF2L685;


--VE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1404~560 at LC2_8_V4
--operation mode is normal

VE2L692 = (VE2_l[3] & (VE2L029 # !VE2L222) # !VE2_l[3] & VE2L222 & VE2L029) & CASCADE(VE2L022);


--VE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1406~437 at LC5_14_V4
--operation mode is normal

VE2L103 = VE2_m[1] & (VE2L782 # VE2L4801Q & !VE2L842);


--VE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1406~438 at LC2_14_V4
--operation mode is normal

VE2L203 = VE2L4801Q & VE2_l[1] & !VE2L513 & VE2L742;


--VE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1406~439 at LC10_14_V4
--operation mode is normal

VE2L303 = VE2L382 & (VE2L403 # VE2_l[1] & !VE2L232);


--VE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1404~560 at LC6_10_T3
--operation mode is normal

VE1L692 = (VE1L222 & VE1L919 # !VE1L222 & VE1_l[3]) & CASCADE(VE1L022);


--VE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1406~437 at LC3_3_T3
--operation mode is normal

VE1L103 = VE1_m[1] & (VE1L782 # VE1L3801Q & !VE1L842);


--VE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1406~438 at LC6_4_T3
--operation mode is normal

VE1L203 = VE1L3801Q & !VE1L513 & VE1_l[1] & VE1L742;


--VE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1406~439 at LC9_4_T3
--operation mode is normal

VE1L303 = VE1L382 & (VE1L403 # !VE1L232 & VE1_l[1]);


--DB3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC10_16_H4
--operation mode is normal

DB3_dffs[10] = AMPP_FUNCTION(C5_dffs[9], A1L5, DB3_dffs[11], GLOBAL(A1L3), !B1_i12);


--DB1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[20] at LC7_15_C4
--operation mode is normal

DB1_dffs[20] = AMPP_FUNCTION(DB1_dffs[21], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB7_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC10_15_H1
--operation mode is normal

DB7_dffs[9]_lut_out = M1_COMM_ctrl_local.id[9] & (QD1_ID_LOAD # DB7_dffs[10]) # !M1_COMM_ctrl_local.id[9] & !QD1_ID_LOAD & DB7_dffs[10];
DB7_dffs[9] = DFFE(DB7_dffs[9]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--RB88L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_6_J3
--operation mode is normal

RB88L1 = QD1L97Q # QD1L27Q & WC2_SRG[15] # !QD1L27Q & WC2_SRG[7];


--RB88L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_6_J3
--operation mode is normal

RB88L2 = (QD1L27Q & WC2_SRG[31] # !QD1L27Q & WC2_SRG[23] # !QD1L97Q) & CASCADE(RB88L1);


--QD1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC7_8_I3
--operation mode is normal

QD1L45Q_lut_out = QD1_BYT2 & (!QD1_DATA_BODY # !QD1L26Q) # !QD1_BYT2 & QD1L45Q & (!QD1_DATA_BODY # !QD1L26Q);
QD1L45Q = DFFE(QD1L45Q_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--RB78L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC9_8_I3
--operation mode is normal

RB78L2 = WF1_portadataout[15] & (A_nB # QD1L45Q) # !WF1_portadataout[15] & A_nB & !QD1L45Q;


--RB78L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_8_I3
--operation mode is normal

RB78L1 = QD1L97Q # QD1L27Q & RB78L2 # !QD1L27Q & WF1_portadataout[7];


--RB78L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_8_I3
--operation mode is normal

RB78L3 = (QD1L27Q & WF1_portadataout[31] # !QD1L27Q & WF1_portadataout[23] # !QD1L97Q) & CASCADE(RB78L1);


--RB09L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC6_15_H3
--operation mode is normal

RB09L1 = QD1L27Q & DB6_dffs[7] # !QD1L27Q & DB9_dffs[7] # !QD1L97Q;


--RB98L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC4_15_H3
--operation mode is normal

RB98L1 = QD1L97Q # QD1L27Q & A_nB;


--EC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_up_rq~reg at LC5_11_E3
--operation mode is normal

EC1L55Q_lut_out = !EC1_adcmax[6] # !EC1_adcmax[9] # !EC1_adcmax[8] # !EC1_adcmax[7];
EC1L55Q = DFFE(EC1L55Q_lut_out, GLOBAL(HF1_outclock0), , , EC1L35);


--RB98L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~28 at LC5_15_H3
--operation mode is normal

RB98L2 = (QD1L27Q & EC1L55Q # !QD1L27Q & W91_pre_out[7] # !QD1L97Q) & CASCADE(RB98L1);


--KD1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC8_7_H3
--operation mode is normal

KD1_srg[2]_lut_out = KD1L41 # KD1L92 # KD1_srg[1] & KD1L65Q;
KD1_srg[2] = DFFE(KD1_srg[2]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--KD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~857 at LC9_7_H3
--operation mode is normal

KD1L82 = KD1_srg[2] & (KD1L65Q # KD1_srg[3] & !KD1L45Q) # !KD1_srg[2] & KD1_srg[3] & !KD1L45Q;


--DB6_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC3_7_T1
--operation mode is normal

DB6_dffs[9]_lut_out = WB1L91Q & W74_sload_path[9] # !WB1L91Q & DB6_dffs[10];
DB6_dffs[9] = DFFE(DB6_dffs[9]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC9_7_T1
--operation mode is normal

DB9_dffs[9]_lut_out = YC1L9Q & W74_sload_path[9] # !YC1L9Q & DB9_dffs[10];
DB9_dffs[9] = DFFE(DB9_dffs[9]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--EC1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[6] at LC1_11_E3
--operation mode is normal

EC1_adcmax[6]_lut_out = EC1_ina[6];
EC1_adcmax[6] = DFFE(EC1_adcmax[6]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[7] at LC8_11_E3
--operation mode is normal

EC1_adcmax[7]_lut_out = EC1_ina[7];
EC1_adcmax[7] = DFFE(EC1_adcmax[7]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[8] at LC9_11_E3
--operation mode is normal

EC1_adcmax[8]_lut_out = EC1_ina[8];
EC1_adcmax[8] = DFFE(EC1_adcmax[8]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[9] at LC4_11_E3
--operation mode is normal

EC1_adcmax[9]_lut_out = EC1_ina[9];
EC1_adcmax[9] = DFFE(EC1_adcmax[9]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~92 at LC3_11_E3
--operation mode is normal

EC1L071 = EC1_adcmax[7] & EC1_adcmax[8] & EC1_adcmax[9] & EC1_adcmax[6];


--EC1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[4] at LC10_11_E3
--operation mode is normal

EC1_adcmax[4]_lut_out = EC1_ina[4];
EC1_adcmax[4] = DFFE(EC1_adcmax[4]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[5] at LC6_11_E3
--operation mode is normal

EC1_adcmax[5]_lut_out = EC1_ina[5];
EC1_adcmax[5] = DFFE(EC1_adcmax[5]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[3] at LC1_9_E3
--operation mode is normal

EC1_adcmax[3]_lut_out = EC1_ina[3];
EC1_adcmax[3] = DFFE(EC1_adcmax[3]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[2] at LC2_11_E3
--operation mode is normal

EC1_adcmax[2]_lut_out = EC1_ina[2];
EC1_adcmax[2] = DFFE(EC1_adcmax[2]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[0] at LC2_9_E3
--operation mode is normal

EC1_adcmax[0]_lut_out = EC1_ina[0];
EC1_adcmax[0] = DFFE(EC1_adcmax[0]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[1] at LC8_9_E3
--operation mode is normal

EC1_adcmax[1]_lut_out = EC1_ina[1];
EC1_adcmax[1] = DFFE(EC1_adcmax[1]_lut_out, GLOBAL(HF1_outclock0), NC1L9Q, , EC1L961);


--EC1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~93 at LC7_9_E3
--operation mode is normal

EC1L171 = EC1_adcmax[3] & (EC1_adcmax[2] # EC1_adcmax[1] & EC1_adcmax[0]);


--BC1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC7_1_A4
--operation mode is normal

BC1_dom_rcvd_lut_out = DB5_dffs[7];
BC1_dom_rcvd = DFFE(BC1_dom_rcvd_lut_out, GLOBAL(HF1_outclock0), !NC1L92Q, , BC1L8);


--EC1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~1 at LC8_2_A4
--operation mode is normal

EC1L35 = DC1_PTYPE_SEQ0 & NC1L01Q & (A_nB $ !BC1_dom_rcvd);


--LC1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC3_11_S3
--operation mode is normal

LC1_inst10[0]_lut_out = COM_AD_D[2];
LC1_inst10[0] = DFFE(LC1_inst10[0]_lut_out, GLOBAL(HF1_outclock0), , , );


--BF1L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~490 at LC10_4_W3
--operation mode is normal

BF1L814 = BF1L613 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF1L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~492 at LC10_12_U3
--operation mode is normal

BF1L024 = BF1L243 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][0] at LC9_6_W3
--operation mode is normal

BF1_pre_timer_up[3][0]_lut_out = BF1L413 & (BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[3][0] = DFFE(BF1_pre_timer_up[3][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3205 at LC10_6_W3
--operation mode is normal

BF1L634 = BF1_pre_timer_up[3][6] # BF1_pre_timer_up[3][4] # BF1_pre_timer_up[3][5] # BF1_pre_timer_up[3][3];


--BF1L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~40 at LC7_6_W3
--operation mode is normal

BF1L89 = BF1_pre_timer_up[3][2] # BF1_pre_timer_up[3][1] # BF1_pre_timer_up[3][0] # BF1L634;


--BF1_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][0] at LC1_11_U3
--operation mode is normal

BF1_pre_timer_up[1][0]_lut_out = BF1L043 & (!BF2L675 # !BF2L401 # !DF2L51Q);
BF1_pre_timer_up[1][0] = DFFE(BF1_pre_timer_up[1][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3206 at LC3_10_U3
--operation mode is normal

BF1L734 = BF1_pre_timer_up[1][5] # BF1_pre_timer_up[1][4] # BF1_pre_timer_up[1][6] # BF1_pre_timer_up[1][3];


--BF1L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~30 at LC10_10_U3
--operation mode is normal

BF1L69 = BF1_pre_timer_up[1][2] # BF1_pre_timer_up[1][1] # BF1L734 # BF1_pre_timer_up[1][0];


--BF1L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~493 at LC7_13_U3
--operation mode is normal

BF1L124 = BF1L553 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~491 at LC2_1_W3
--operation mode is normal

BF1L914 = BF1L923 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF1_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][0] at LC2_6_U3
--operation mode is normal

BF1_pre_timer_up[0][0]_lut_out = BF1L353 & (BF2L401 # !DF2L51Q # !BF2L675);
BF1_pre_timer_up[0][0] = DFFE(BF1_pre_timer_up[0][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3207 at LC2_5_U3
--operation mode is normal

BF1L834 = BF1_pre_timer_up[0][5] # BF1_pre_timer_up[0][3] # BF1_pre_timer_up[0][6] # BF1_pre_timer_up[0][4];


--BF1L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~25 at LC1_5_U3
--operation mode is normal

BF1L59 = BF1L834 # BF1_pre_timer_up[0][2] # BF1_pre_timer_up[0][1] # BF1_pre_timer_up[0][0];


--BF1_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][0] at LC3_3_W3
--operation mode is normal

BF1_pre_timer_up[2][0]_lut_out = BF1L723 & (BF2L675 # BF2L401 # !DF2L51Q);
BF1_pre_timer_up[2][0] = DFFE(BF1_pre_timer_up[2][0]_lut_out, GLOBAL(HF1_outclock1), !L1L4Q, , );


--BF1L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3208 at LC2_2_W3
--operation mode is normal

BF1L934 = BF1_pre_timer_up[2][6] # BF1_pre_timer_up[2][4] # BF1_pre_timer_up[2][5] # BF1_pre_timer_up[2][3];


--BF1L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~35 at LC6_3_W3
--operation mode is normal

BF1L79 = BF1_pre_timer_up[2][2] # BF1_pre_timer_up[2][1] # BF1L934 # BF1_pre_timer_up[2][0];


--BF1L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~494 at LC10_14_Q4
--operation mode is normal

BF1L224 = BF1L262 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF1L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~496 at LC7_6_Q4
--operation mode is normal

BF1L424 = BF1L882 & (!BF2L501 # !DF1L51Q # !BF2L575);


--BF1L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~497 at LC7_14_W4
--operation mode is normal

BF1L524 = BF1L103 & (BF2L501 # !BF2L575 # !DF1L51Q);


--BF1L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~495 at LC9_10_Q4
--operation mode is normal

BF1L324 = BF1L572 & (BF2L575 # BF2L501 # !DF1L51Q);


--BF2L175 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~642 at LC4_6_U3
--operation mode is normal

BF2L175 = BF2L954 & (BF2L675 # !BF2L401 # !DF2L51Q);


--BF2L375 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~644 at LC7_8_W3
--operation mode is normal

BF2L375 = BF2L584 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L475 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~645 at LC10_9_U3
--operation mode is normal

BF2L475 = BF2L894 & (BF2L401 # !BF2L675 # !DF2L51Q);


--BF2L275 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~643 at LC9_4_U3
--operation mode is normal

BF2L275 = BF2L274 & (BF2L401 # BF2L675 # !DF2L51Q);


--BF2L765 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~638 at LC3_12_Q4
--operation mode is normal

BF2L765 = BF2L704 & (BF2L575 # !BF2L501 # !DF1L51Q);


--BF2L965 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~640 at LC10_4_Q4
--operation mode is normal

BF2L965 = BF2L334 & (!BF2L501 # !BF2L575 # !DF1L51Q);


--BF2L075 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~641 at LC10_12_U4
--operation mode is normal

BF2L075 = BF2L644 & (BF2L501 # !DF1L51Q # !BF2L575);


--BF2L865 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~639 at LC5_13_Q4
--operation mode is normal

BF2L865 = BF2L024 & (BF2L575 # BF2L501 # !DF1L51Q);


--DB3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC3_16_H4
--operation mode is normal

DB3_dffs[11] = AMPP_FUNCTION(A1L5, C5_dffs[10], DB3_dffs[12], GLOBAL(A1L3), !B1_i12);


--DB1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[21] at LC8_15_C4
--operation mode is normal

DB1_dffs[21] = AMPP_FUNCTION(DB2_dffs[0], GLOBAL(A1L3), !B1_i12, S1_i8);


--DB7_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC5_15_H1
--operation mode is normal

DB7_dffs[10]_lut_out = M1_COMM_ctrl_local.id[10] & (QD1_ID_LOAD # DB7_dffs[11]) # !M1_COMM_ctrl_local.id[10] & !QD1_ID_LOAD & DB7_dffs[11];
DB7_dffs[10] = DFFE(DB7_dffs[10]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--QD1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC3_8_I3
--operation mode is normal

QD1_DATA_BODY_lut_out = QD1_BYT2 & (!QD1L26Q & QD1_DATA_BODY # !QD1L45Q) # !QD1_BYT2 & !QD1L26Q & QD1_DATA_BODY;
QD1_DATA_BODY = DFFE(QD1_DATA_BODY_lut_out, GLOBAL(HF1_outclock0), !TB1_CLR_BUF, , );


--KD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~859 at LC9_6_H3
--operation mode is normal

KD1L92 = KD1L55Q & (QD1L79Q & RB74L2 # !QD1L79Q & RB64L2);


--KD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~107 at LC1_7_H3
--operation mode is normal

KD1L41 = !KD1L45Q & KD1_srg[2];


--KD1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC5_7_H3
--operation mode is normal

KD1_srg[1]_lut_out = KD1L03 # KD1L61 & KD1L55Q;
KD1_srg[1] = DFFE(KD1_srg[1]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--DB6_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC7_6_T1
--operation mode is normal

DB6_dffs[10]_lut_out = WB1L91Q & W74_sload_path[10] # !WB1L91Q & DB6_dffs[11];
DB6_dffs[10] = DFFE(DB6_dffs[10]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC2_6_T1
--operation mode is normal

DB9_dffs[10]_lut_out = YC1L9Q & W74_sload_path[10] # !YC1L9Q & DB9_dffs[11];
DB9_dffs[10] = DFFE(DB9_dffs[10]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--BF1L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~498 at LC8_2_U3
--operation mode is normal

BF1L624 = BF1L413 & (BF2L675 # !DF2L51Q # !BF2L401);


--BF1L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~500 at LC2_12_U3
--operation mode is normal

BF1L824 = BF1L043 & (!BF2L401 # !BF2L675 # !DF2L51Q);


--BF1L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~501 at LC8_13_U3
--operation mode is normal

BF1L924 = BF1L353 & (BF2L401 # !DF2L51Q # !BF2L675);


--BF1L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~499 at LC10_1_W3
--operation mode is normal

BF1L724 = BF1L723 & (BF2L401 # BF2L675 # !DF2L51Q);


--VE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1406~444 at LC9_15_V4
--operation mode is normal

VE2L403 = (VE2L688 & (VE2L7311Q & VE2L619 # !VE2L7311Q & !VE2_l[1]) # !VE2L688 & VE2L619) & CASCADE(VE2L332);


--VE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1406~444 at LC9_14_T3
--operation mode is normal

VE1L403 = (VE1L588 & (VE1L6311Q & VE1L519 # !VE1L6311Q & !VE1_l[1]) # !VE1L588 & VE1L519) & CASCADE(VE1L332);


--DB3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC8_16_H4
--operation mode is normal

DB3_dffs[12] = AMPP_FUNCTION(A1L5, C5_dffs[11], DB3_dffs[13], GLOBAL(A1L3), !B1_i12);


--DB7_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC7_15_H1
--operation mode is normal

DB7_dffs[11]_lut_out = M1_COMM_ctrl_local.id[11] & (QD1_ID_LOAD # DB7_dffs[12]) # !M1_COMM_ctrl_local.id[11] & !QD1_ID_LOAD & DB7_dffs[12];
DB7_dffs[11] = DFFE(DB7_dffs[11]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--KD1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC3_8_H3
--operation mode is normal

KD1_srg[0]_lut_out = KD1L55Q & (KD1L51 # KD1_srg[0] & !KD1L45Q) # !KD1L55Q & KD1_srg[0] & !KD1L45Q;
KD1_srg[0] = DFFE(KD1_srg[0]_lut_out, GLOBAL(HF1_outclock0), , , KD1L64);


--KD1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~861 at LC3_7_H3
--operation mode is normal

KD1L03 = KD1L45Q & KD1_srg[0] & KD1L65Q # !KD1L45Q & (KD1_srg[1] # KD1_srg[0] & KD1L65Q);


--DB6_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC4_11_T1
--operation mode is normal

DB6_dffs[11]_lut_out = DB6_dffs[12] & (W74_sload_path[11] # !WB1L91Q) # !DB6_dffs[12] & WB1L91Q & W74_sload_path[11];
DB6_dffs[11] = DFFE(DB6_dffs[11]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC10_7_T1
--operation mode is normal

DB9_dffs[11]_lut_out = DB9_dffs[12] & (W74_sload_path[11] # !YC1L9Q) # !DB9_dffs[12] & YC1L9Q & W74_sload_path[11];
DB9_dffs[11] = DFFE(DB9_dffs[11]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC9_10_H4
--operation mode is normal

DB3_dffs[13] = AMPP_FUNCTION(MB1_dffs[0], DB3_dffs[14], A1L5, GLOBAL(A1L3), !B1_i12);


--DB7_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC9_15_H1
--operation mode is normal

DB7_dffs[12]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[12] # !QD1_ID_LOAD & DB7_dffs[13];
DB7_dffs[12] = DFFE(DB7_dffs[12]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC5_7_T1
--operation mode is normal

DB6_dffs[12]_lut_out = DB6_dffs[13] & (W74_sload_path[12] # !WB1L91Q) # !DB6_dffs[13] & WB1L91Q & W74_sload_path[12];
DB6_dffs[12] = DFFE(DB6_dffs[12]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC2_7_T1
--operation mode is normal

DB9_dffs[12]_lut_out = DB9_dffs[13] & (W74_sload_path[12] # !YC1L9Q) # !DB9_dffs[13] & YC1L9Q & W74_sload_path[12];
DB9_dffs[12] = DFFE(DB9_dffs[12]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC9_9_H4
--operation mode is normal

DB3_dffs[14] = AMPP_FUNCTION(A1L5, DB3_dffs[15], MB1_dffs[1], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[0] at LC5_9_H4
--operation mode is normal

MB1_dffs[0] = AMPP_FUNCTION(C5_dffs[0], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC8_15_H1
--operation mode is normal

DB7_dffs[13]_lut_out = M1_COMM_ctrl_local.id[13] & (QD1_ID_LOAD # DB7_dffs[14]) # !M1_COMM_ctrl_local.id[13] & !QD1_ID_LOAD & DB7_dffs[14];
DB7_dffs[13] = DFFE(DB7_dffs[13]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC9_9_T1
--operation mode is normal

DB6_dffs[13]_lut_out = DB6_dffs[14] & (W74_sload_path[13] # !WB1L91Q) # !DB6_dffs[14] & WB1L91Q & W74_sload_path[13];
DB6_dffs[13] = DFFE(DB6_dffs[13]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC2_9_T1
--operation mode is normal

DB9_dffs[13]_lut_out = DB9_dffs[14] & (W74_sload_path[13] # !YC1L9Q) # !DB9_dffs[14] & YC1L9Q & W74_sload_path[13];
DB9_dffs[13] = DFFE(DB9_dffs[13]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC6_8_H4
--operation mode is normal

DB3_dffs[15] = AMPP_FUNCTION(MB1_dffs[2], DB3_dffs[16], A1L5, GLOBAL(A1L3), !B1_i12);


--MB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[1] at LC8_9_H4
--operation mode is normal

MB1_dffs[1] = AMPP_FUNCTION(C5_dffs[1], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--T1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|i37~47 at LC8_11_H4
--operation mode is normal

T1L2 = AMPP_FUNCTION(DB1_dffs[6], BB1L5Q, CB1_status_out[0], T1L1);


--DB7_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC3_15_H1
--operation mode is normal

DB7_dffs[14]_lut_out = M1_COMM_ctrl_local.id[14] & (QD1_ID_LOAD # DB7_dffs[15]) # !M1_COMM_ctrl_local.id[14] & !QD1_ID_LOAD & DB7_dffs[15];
DB7_dffs[14] = DFFE(DB7_dffs[14]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC10_9_T1
--operation mode is normal

DB6_dffs[14]_lut_out = DB6_dffs[15] & (W74_sload_path[14] # !WB1L91Q) # !DB6_dffs[15] & WB1L91Q & W74_sload_path[14];
DB6_dffs[14] = DFFE(DB6_dffs[14]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC1_9_T1
--operation mode is normal

DB9_dffs[14]_lut_out = DB9_dffs[15] & (W74_sload_path[14] # !YC1L9Q) # !DB9_dffs[15] & YC1L9Q & W74_sload_path[14];
DB9_dffs[14] = DFFE(DB9_dffs[14]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC2_8_H4
--operation mode is normal

DB3_dffs[16] = AMPP_FUNCTION(MB1_dffs[3], A1L5, DB3_dffs[17], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[2] at LC2_9_H4
--operation mode is normal

MB1_dffs[2] = AMPP_FUNCTION(C5_dffs[2], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC5_12_M1
--operation mode is normal

DB7_dffs[15]_lut_out = M1_COMM_ctrl_local.id[15] & (QD1_ID_LOAD # DB7_dffs[16]) # !M1_COMM_ctrl_local.id[15] & !QD1_ID_LOAD & DB7_dffs[16];
DB7_dffs[15] = DFFE(DB7_dffs[15]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC4_15_T1
--operation mode is normal

DB6_dffs[15]_lut_out = DB6_dffs[16] & (W74_sload_path[15] # !WB1L91Q) # !DB6_dffs[16] & WB1L91Q & W74_sload_path[15];
DB6_dffs[15] = DFFE(DB6_dffs[15]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC8_9_T1
--operation mode is normal

DB9_dffs[15]_lut_out = DB9_dffs[16] & (W74_sload_path[15] # !YC1L9Q) # !DB9_dffs[16] & YC1L9Q & W74_sload_path[15];
DB9_dffs[15] = DFFE(DB9_dffs[15]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--M1_COMPR_ctrl_local.ATWDa3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[0] at LC2_7_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out = VF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDa3thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L611);


--M1_COMPR_ctrl_local.ATWDb1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[0] at LC2_11_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out = VF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDb1thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L931);


--M1_COMPR_ctrl_local.ATWDb3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[0] at LC6_7_E1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out = VF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDb3thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L161);


--DB3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at LC4_9_H4
--operation mode is normal

DB3_dffs[17] = AMPP_FUNCTION(A1L5, MB1_dffs[4], DB3_dffs[18], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[3] at LC7_9_H4
--operation mode is normal

MB1_dffs[3] = AMPP_FUNCTION(C5_dffs[3], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC2_12_M1
--operation mode is normal

DB7_dffs[16]_lut_out = M1_COMM_ctrl_local.id[16] & (QD1_ID_LOAD # DB7_dffs[17]) # !M1_COMM_ctrl_local.id[16] & !QD1_ID_LOAD & DB7_dffs[17];
DB7_dffs[16] = DFFE(DB7_dffs[16]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC8_7_T1
--operation mode is normal

DB6_dffs[16]_lut_out = DB6_dffs[17] & (W74_sload_path[16] # !WB1L91Q) # !DB6_dffs[17] & WB1L91Q & W74_sload_path[16];
DB6_dffs[16] = DFFE(DB6_dffs[16]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC6_9_T1
--operation mode is normal

DB9_dffs[16]_lut_out = DB9_dffs[17] & (W74_sload_path[16] # !YC1L9Q) # !DB9_dffs[17] & YC1L9Q & W74_sload_path[16];
DB9_dffs[16] = DFFE(DB9_dffs[16]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at LC7_10_H4
--operation mode is normal

DB3_dffs[18] = AMPP_FUNCTION(A1L5, MB1_dffs[5], DB3_dffs[19], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[4] at LC9_8_H4
--operation mode is normal

MB1_dffs[4] = AMPP_FUNCTION(C5_dffs[4], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC8_12_M1
--operation mode is normal

DB7_dffs[17]_lut_out = DB7_dffs[18] & (M1_COMM_ctrl_local.id[17] # !QD1_ID_LOAD) # !DB7_dffs[18] & QD1_ID_LOAD & M1_COMM_ctrl_local.id[17];
DB7_dffs[17] = DFFE(DB7_dffs[17]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC7_9_T1
--operation mode is normal

DB6_dffs[17]_lut_out = DB6_dffs[18] & (W74_sload_path[17] # !WB1L91Q) # !DB6_dffs[18] & WB1L91Q & W74_sload_path[17];
DB6_dffs[17] = DFFE(DB6_dffs[17]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC5_9_T1
--operation mode is normal

DB9_dffs[17]_lut_out = DB9_dffs[18] & (W74_sload_path[17] # !YC1L9Q) # !DB9_dffs[18] & YC1L9Q & W74_sload_path[17];
DB9_dffs[17] = DFFE(DB9_dffs[17]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--M1_COMPR_ctrl_local.ATWDa1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[0] at LC4_15_J1
--operation mode is normal

M1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out = VF1_MASTERHWDATA[16];
M1_COMPR_ctrl_local.ATWDa1thres[0] = DFFE(M1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out, GLOBAL(HF1_outclock0), !L1L4Q, , M1L39);


--DB3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at LC3_10_H4
--operation mode is normal

DB3_dffs[19] = AMPP_FUNCTION(A1L5, MB1_dffs[6], DB3_dffs[20], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[5] at LC7_8_H4
--operation mode is normal

MB1_dffs[5] = AMPP_FUNCTION(C5_dffs[5], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC1_12_M1
--operation mode is normal

DB7_dffs[18]_lut_out = M1_COMM_ctrl_local.id[18] & (QD1_ID_LOAD # DB7_dffs[19]) # !M1_COMM_ctrl_local.id[18] & !QD1_ID_LOAD & DB7_dffs[19];
DB7_dffs[18] = DFFE(DB7_dffs[18]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC1_11_T1
--operation mode is normal

DB6_dffs[18]_lut_out = WB1L91Q & W74_sload_path[18] # !WB1L91Q & DB6_dffs[19];
DB6_dffs[18] = DFFE(DB6_dffs[18]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_9_T1
--operation mode is normal

DB9_dffs[18]_lut_out = DB9_dffs[19] & (W74_sload_path[18] # !YC1L9Q) # !DB9_dffs[19] & YC1L9Q & W74_sload_path[18];
DB9_dffs[18] = DFFE(DB9_dffs[18]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at LC9_11_H4
--operation mode is normal

DB3_dffs[20] = AMPP_FUNCTION(MB1_dffs[7], A1L5, DB3_dffs[21], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[6] at LC7_12_H4
--operation mode is normal

MB1_dffs[6] = AMPP_FUNCTION(C5_dffs[6], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_12_M1
--operation mode is normal

DB7_dffs[19]_lut_out = M1_COMM_ctrl_local.id[19] & (QD1_ID_LOAD # DB7_dffs[20]) # !M1_COMM_ctrl_local.id[19] & !QD1_ID_LOAD & DB7_dffs[20];
DB7_dffs[19] = DFFE(DB7_dffs[19]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC8_11_T1
--operation mode is normal

DB6_dffs[19]_lut_out = WB1L91Q & W74_sload_path[19] # !WB1L91Q & DB6_dffs[20];
DB6_dffs[19] = DFFE(DB6_dffs[19]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_9_T1
--operation mode is normal

DB9_dffs[19]_lut_out = DB9_dffs[20] & (W74_sload_path[19] # !YC1L9Q) # !DB9_dffs[20] & YC1L9Q & W74_sload_path[19];
DB9_dffs[19] = DFFE(DB9_dffs[19]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] at LC4_12_H4
--operation mode is normal

DB3_dffs[21] = AMPP_FUNCTION(A1L5, MB1_dffs[8], DB3_dffs[22], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[7] at LC8_12_H4
--operation mode is normal

MB1_dffs[7] = AMPP_FUNCTION(C5_dffs[7], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_12_M1
--operation mode is normal

DB7_dffs[20]_lut_out = M1_COMM_ctrl_local.id[20] & (QD1_ID_LOAD # DB7_dffs[21]) # !M1_COMM_ctrl_local.id[20] & !QD1_ID_LOAD & DB7_dffs[21];
DB7_dffs[20] = DFFE(DB7_dffs[20]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC7_11_T1
--operation mode is normal

DB6_dffs[20]_lut_out = DB6_dffs[21] & (W74_sload_path[20] # !WB1L91Q) # !DB6_dffs[21] & WB1L91Q & W74_sload_path[20];
DB6_dffs[20] = DFFE(DB6_dffs[20]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC7_1_T1
--operation mode is normal

DB9_dffs[20]_lut_out = DB9_dffs[21] & (W74_sload_path[20] # !YC1L9Q) # !DB9_dffs[21] & YC1L9Q & W74_sload_path[20];
DB9_dffs[20] = DFFE(DB9_dffs[20]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] at LC10_12_H4
--operation mode is normal

DB3_dffs[22] = AMPP_FUNCTION(A1L5, MB1_dffs[9], DB3_dffs[23], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[8] at LC9_12_H4
--operation mode is normal

MB1_dffs[8] = AMPP_FUNCTION(C5_dffs[8], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_6_M1
--operation mode is normal

DB7_dffs[21]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[21] # !QD1_ID_LOAD & DB7_dffs[22];
DB7_dffs[21] = DFFE(DB7_dffs[21]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_11_T1
--operation mode is normal

DB6_dffs[21]_lut_out = DB6_dffs[22] & (W74_sload_path[21] # !WB1L91Q) # !DB6_dffs[22] & WB1L91Q & W74_sload_path[21];
DB6_dffs[21] = DFFE(DB6_dffs[21]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC7_7_T1
--operation mode is normal

DB9_dffs[21]_lut_out = YC1L9Q & W74_sload_path[21] # !YC1L9Q & DB9_dffs[22];
DB9_dffs[21] = DFFE(DB9_dffs[21]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23] at LC3_12_H4
--operation mode is normal

DB3_dffs[23] = AMPP_FUNCTION(A1L5, DB3_dffs[24], MB1_dffs[10], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[9] at LC6_12_H4
--operation mode is normal

MB1_dffs[9] = AMPP_FUNCTION(C5_dffs[9], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC3_6_M1
--operation mode is normal

DB7_dffs[22]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[22] # !QD1_ID_LOAD & DB7_dffs[23];
DB7_dffs[22] = DFFE(DB7_dffs[22]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC3_11_T1
--operation mode is normal

DB6_dffs[22]_lut_out = DB6_dffs[23] & (W74_sload_path[22] # !WB1L91Q) # !DB6_dffs[23] & WB1L91Q & W74_sload_path[22];
DB6_dffs[22] = DFFE(DB6_dffs[22]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_6_T1
--operation mode is normal

DB9_dffs[22]_lut_out = YC1L9Q & W74_sload_path[22] # !YC1L9Q & DB9_dffs[23];
DB9_dffs[22] = DFFE(DB9_dffs[22]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24] at LC7_11_H4
--operation mode is normal

DB3_dffs[24] = AMPP_FUNCTION(MB1_dffs[11], A1L5, DB4_dffs[0], GLOBAL(A1L3), !B1_i12);


--MB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[10] at LC5_12_H4
--operation mode is normal

MB1_dffs[10] = AMPP_FUNCTION(C5_dffs[10], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC9_8_F1
--operation mode is normal

DB7_dffs[23]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[23] # !QD1_ID_LOAD & DB7_dffs[24];
DB7_dffs[23] = DFFE(DB7_dffs[23]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC8_6_T1
--operation mode is normal

DB6_dffs[23]_lut_out = WB1L91Q & W74_sload_path[23] # !WB1L91Q & DB6_dffs[24];
DB6_dffs[23] = DFFE(DB6_dffs[23]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC6_6_T1
--operation mode is normal

DB9_dffs[23]_lut_out = YC1L9Q & W74_sload_path[23] # !YC1L9Q & DB9_dffs[24];
DB9_dffs[23] = DFFE(DB9_dffs[23]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC5_9_L4
--operation mode is normal

DB4_dffs[0] = AMPP_FUNCTION(U1_i40, DB4_dffs[1], KB31_aeb_out, DB4L1, GLOBAL(A1L3), !B1_i12);


--MB1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register|dffs[11] at LC6_16_H4
--operation mode is normal

MB1_dffs[11] = AMPP_FUNCTION(C5_dffs[11], GLOBAL(HF2_outclock1), !B1_i12, T1L2);


--DB7_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC6_8_F1
--operation mode is normal

DB7_dffs[24]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[24] # !QD1_ID_LOAD & DB7_dffs[25];
DB7_dffs[24] = DFFE(DB7_dffs[24]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_5_T1
--operation mode is normal

DB6_dffs[24]_lut_out = DB6_dffs[25] & (W74_sload_path[24] # !WB1L91Q) # !DB6_dffs[25] & WB1L91Q & W74_sload_path[24];
DB6_dffs[24] = DFFE(DB6_dffs[24]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC8_5_T1
--operation mode is normal

DB9_dffs[24]_lut_out = DB9_dffs[25] & (W74_sload_path[24] # !YC1L9Q) # !DB9_dffs[25] & YC1L9Q & W74_sload_path[24];
DB9_dffs[24] = DFFE(DB9_dffs[24]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC2_10_L4
--operation mode is normal

DB4_dffs[1] = AMPP_FUNCTION(U1_i40, KB31_aeb_out, DB4_dffs[2], DB4L2, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][0] at EC1_1_I4
NB1_segment[1][0] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][0], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][0] at EC1_1_H4
NB1_segment[0][0] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][0], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_xraddr[0] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|xraddr[0] at LC5_8_L4
--operation mode is normal

NB1_xraddr[0] = AMPP_FUNCTION(W4_sload_path[11], GLOBAL(A1L3));


--DB4L1 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2223 at LC10_9_L4
--operation mode is normal

DB4L1 = AMPP_FUNCTION(NB1_segment[1][0], NB1_xraddr[0], NB1_segment[0][0]);


--U1_i40 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i40 at LC7_8_D4
--operation mode is normal

U1_i40 = AMPP_FUNCTION(P1_jtag_debug_mode_usr1, RF2L4Q, A1L5, P1L13);


--KB31_aeb_out is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_15_L4
--operation mode is normal

KB31_aeb_out = AMPP_FUNCTION(W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[0]);


--DB7_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC10_8_F1
--operation mode is normal

DB7_dffs[25]_lut_out = DB7_dffs[26] & (M1_COMM_ctrl_local.id[25] # !QD1_ID_LOAD) # !DB7_dffs[26] & M1_COMM_ctrl_local.id[25] & QD1_ID_LOAD;
DB7_dffs[25] = DFFE(DB7_dffs[25]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC10_11_T1
--operation mode is normal

DB6_dffs[25]_lut_out = DB6_dffs[26] & (W74_sload_path[25] # !WB1L91Q) # !DB6_dffs[26] & WB1L91Q & W74_sload_path[25];
DB6_dffs[25] = DFFE(DB6_dffs[25]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC3_5_T1
--operation mode is normal

DB9_dffs[25]_lut_out = YC1L9Q & W74_sload_path[25] # !YC1L9Q & DB9_dffs[26];
DB9_dffs[25] = DFFE(DB9_dffs[25]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC7_9_L4
--operation mode is normal

DB4_dffs[2] = AMPP_FUNCTION(U1_i40, DB4L3, KB31_aeb_out, DB4_dffs[3], GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][1] at EC1_1_A4
NB1_segment[1][1] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][1], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][1] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][1] at EC1_1_J4
NB1_segment[0][1] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][1], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2225 at LC9_11_L4
--operation mode is normal

DB4L2 = AMPP_FUNCTION(NB1_segment[1][1], NB1_xraddr[0], NB1_segment[0][1]);


--B1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0] at LC3_16_C4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(FB3_holdff, GLOBAL(HF2_outclock1));


--DB7_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC3_8_F1
--operation mode is normal

DB7_dffs[26]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[26] # !QD1_ID_LOAD & DB7_dffs[27];
DB7_dffs[26] = DFFE(DB7_dffs[26]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC6_11_T1
--operation mode is normal

DB6_dffs[26]_lut_out = DB6_dffs[27] & (W74_sload_path[26] # !WB1L91Q) # !DB6_dffs[27] & WB1L91Q & W74_sload_path[26];
DB6_dffs[26] = DFFE(DB6_dffs[26]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_4_T1
--operation mode is normal

DB9_dffs[26]_lut_out = DB9_dffs[27] & (W74_sload_path[26] # !YC1L9Q) # !DB9_dffs[27] & W74_sload_path[26] & YC1L9Q;
DB9_dffs[26] = DFFE(DB9_dffs[26]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC5_10_L4
--operation mode is normal

DB4_dffs[3] = AMPP_FUNCTION(DB4_dffs[4], KB31_aeb_out, U1_i40, DB4L4, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][2] at EC1_1_L3
NB1_segment[1][2] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][2], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][2] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][2] at EC1_1_L4
NB1_segment[0][2] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][2], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2227 at LC9_16_L4
--operation mode is normal

DB4L3 = AMPP_FUNCTION(NB1_segment[1][2], NB1_xraddr[0], NB1_segment[0][2]);


--B1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1] at LC5_14_S4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][1], GLOBAL(HF2_outclock1));


--U1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i24~33 at LC3_4_L4
--operation mode is normal

U1L3 = AMPP_FUNCTION(B1_i12, RF2L2Q, RF2L4Q, B1L14);


--U1_do_advance_read_pointer is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|do_advance_read_pointer at LC5_15_L4
--operation mode is normal

U1_do_advance_read_pointer = AMPP_FUNCTION(W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[0]);


--DB7_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC5_8_F1
--operation mode is normal

DB7_dffs[27]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[27] # !QD1_ID_LOAD & DB7_dffs[28];
DB7_dffs[27] = DFFE(DB7_dffs[27]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC1_13_T1
--operation mode is normal

DB6_dffs[27]_lut_out = DB6_dffs[28] & (W74_sload_path[27] # !WB1L91Q) # !DB6_dffs[28] & WB1L91Q & W74_sload_path[27];
DB6_dffs[27] = DFFE(DB6_dffs[27]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC9_5_T1
--operation mode is normal

DB9_dffs[27]_lut_out = DB9_dffs[28] & (W74_sload_path[27] # !YC1L9Q) # !DB9_dffs[28] & YC1L9Q & W74_sload_path[27];
DB9_dffs[27] = DFFE(DB9_dffs[27]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC9_10_L4
--operation mode is normal

DB4_dffs[4] = AMPP_FUNCTION(U1_i40, KB31_aeb_out, DB4_dffs[5], DB4L5, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][3] at EC1_1_R4
NB1_segment[1][3] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][3], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][3] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][3] at EC1_1_N4
NB1_segment[0][3] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][3], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2229 at LC5_11_L4
--operation mode is normal

DB4L4 = AMPP_FUNCTION(NB1_segment[1][3], NB1_xraddr[0], NB1_segment[0][3]);


--B1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2] at LC8_9_L4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][2], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][1] at LC3_14_S4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][1] = AMPP_FUNCTION(B1_acq_data_in_reg[1], GLOBAL(HF2_outclock1));


--DB7_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC8_10_H1
--operation mode is normal

DB7_dffs[28]_lut_out = DB7_dffs[29] & (M1_COMM_ctrl_local.id[28] # !QD1_ID_LOAD) # !DB7_dffs[29] & M1_COMM_ctrl_local.id[28] & QD1_ID_LOAD;
DB7_dffs[28] = DFFE(DB7_dffs[28]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC9_11_T1
--operation mode is normal

DB6_dffs[28]_lut_out = DB6_dffs[29] & (W74_sload_path[28] # !WB1L91Q) # !DB6_dffs[29] & WB1L91Q & W74_sload_path[28];
DB6_dffs[28] = DFFE(DB6_dffs[28]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC4_6_T1
--operation mode is normal

DB9_dffs[28]_lut_out = YC1L9Q & W74_sload_path[28] # !YC1L9Q & DB9_dffs[29];
DB9_dffs[28] = DFFE(DB9_dffs[28]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC1_9_L4
--operation mode is normal

DB4_dffs[5] = AMPP_FUNCTION(KB31_aeb_out, U1_i40, DB4L6, DB4_dffs[6], GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][4] at EC1_1_B4
NB1_segment[1][4] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][4], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][4] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][4] at EC1_1_V4
NB1_segment[0][4] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][4], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2231 at LC6_10_L4
--operation mode is normal

DB4L5 = AMPP_FUNCTION(NB1_segment[1][4], NB1_xraddr[0], NB1_segment[0][4]);


--B1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3] at LC3_7_N4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][3], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][2] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][2] at LC7_8_L4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][2] = AMPP_FUNCTION(B1_acq_data_in_reg[2], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] at LC6_14_S4
--operation mode is normal

B1_acq_data_in_reg[1] = AMPP_FUNCTION(DF1L5Q, GLOBAL(HF2_outclock1));


--DB7_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC10_10_H1
--operation mode is normal

DB7_dffs[29]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[29] # !QD1_ID_LOAD & DB7_dffs[30];
DB7_dffs[29] = DFFE(DB7_dffs[29]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC2_11_T1
--operation mode is normal

DB6_dffs[29]_lut_out = DB6_dffs[30] & (W74_sload_path[29] # !WB1L91Q) # !DB6_dffs[30] & WB1L91Q & W74_sload_path[29];
DB6_dffs[29] = DFFE(DB6_dffs[29]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC1_5_T1
--operation mode is normal

DB9_dffs[29]_lut_out = YC1L9Q & W74_sload_path[29] # !YC1L9Q & DB9_dffs[30];
DB9_dffs[29] = DFFE(DB9_dffs[29]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC4_9_L4
--operation mode is normal

DB4_dffs[6] = AMPP_FUNCTION(U1_i40, DB4L7, KB31_aeb_out, DB4_dffs[7], GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][5] at EC1_1_D4
NB1_segment[1][5] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][5], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][5] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][5] at EC1_1_K4
NB1_segment[0][5] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][5], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2233 at LC6_8_L4
--operation mode is normal

DB4L6 = AMPP_FUNCTION(NB1_xraddr[0], NB1_segment[0][5], NB1_segment[1][5]);


--B1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4] at LC3_5_N4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][4], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][3] at LC5_16_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[1][3] = AMPP_FUNCTION(B1_acq_data_in_reg[3], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] at LC3_8_L4
--operation mode is normal

B1_acq_data_in_reg[2] = AMPP_FUNCTION(DF1L6Q, GLOBAL(HF2_outclock1));


--DB7_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC4_10_H1
--operation mode is normal

DB7_dffs[30]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[30] # !QD1_ID_LOAD & DB7_dffs[31];
DB7_dffs[30] = DFFE(DB7_dffs[30]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC6_13_T1
--operation mode is normal

DB6_dffs[30]_lut_out = DB6_dffs[31] & (W74_sload_path[30] # !WB1L91Q) # !DB6_dffs[31] & WB1L91Q & W74_sload_path[30];
DB6_dffs[30] = DFFE(DB6_dffs[30]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC6_5_T1
--operation mode is normal

DB9_dffs[30]_lut_out = YC1L9Q & W74_sload_path[30] # !YC1L9Q & DB9_dffs[31];
DB9_dffs[30] = DFFE(DB9_dffs[30]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC8_10_L4
--operation mode is normal

DB4_dffs[7] = AMPP_FUNCTION(DB4L8, DB4_dffs[8], U1_i40, KB31_aeb_out, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][6] at EC1_1_C4
NB1_segment[1][6] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][6], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][6] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][6] at EC1_1_M4
NB1_segment[0][6] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][6], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2235 at LC6_9_L4
--operation mode is normal

DB4L7 = AMPP_FUNCTION(NB1_segment[0][6], NB1_xraddr[0], NB1_segment[1][6]);


--B1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5] at LC6_16_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][5], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][4] at LC5_15_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[1][4] = AMPP_FUNCTION(B1_acq_data_in_reg[4], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] at LC5_10_N1
--operation mode is normal

B1_acq_data_in_reg[3] = AMPP_FUNCTION(BF1_got_post_lc_down, GLOBAL(HF2_outclock1));


--DB7_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC2_10_H1
--operation mode is normal

DB7_dffs[31]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[31] # !QD1_ID_LOAD & DB7_dffs[32];
DB7_dffs[31] = DFFE(DB7_dffs[31]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC7_13_T1
--operation mode is normal

DB6_dffs[31]_lut_out = DB6_dffs[32] & (W74_sload_path[31] # !WB1L91Q) # !DB6_dffs[32] & WB1L91Q & W74_sload_path[31];
DB6_dffs[31] = DFFE(DB6_dffs[31]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC5_5_T1
--operation mode is normal

DB9_dffs[31]_lut_out = DB9_dffs[32] & (W74_sload_path[31] # !YC1L9Q) # !DB9_dffs[32] & YC1L9Q & W74_sload_path[31];
DB9_dffs[31] = DFFE(DB9_dffs[31]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC10_10_L4
--operation mode is normal

DB4_dffs[8] = AMPP_FUNCTION(KB31_aeb_out, DB4_dffs[9], U1_i40, DB4L9, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][7] at EC1_1_T4
NB1_segment[1][7] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][7], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][7] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][7] at EC1_1_G4
NB1_segment[0][7] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][7], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2237 at LC3_10_L4
--operation mode is normal

DB4L8 = AMPP_FUNCTION(NB1_segment[1][7], NB1_xraddr[0], NB1_segment[0][7]);


--B1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6] at LC10_15_Y1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][6], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][5] at LC3_15_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[1][5] = AMPP_FUNCTION(B1_acq_data_in_reg[5], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] at LC6_14_N1
--operation mode is normal

B1_acq_data_in_reg[4] = AMPP_FUNCTION(BF1_got_post_lc_up, GLOBAL(HF2_outclock1));


--DB7_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_10_H1
--operation mode is normal

DB7_dffs[32]_lut_out = M1_COMM_ctrl_local.id[32] & (QD1_ID_LOAD # DB7_dffs[33]) # !M1_COMM_ctrl_local.id[32] & !QD1_ID_LOAD & DB7_dffs[33];
DB7_dffs[32] = DFFE(DB7_dffs[32]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC2_13_T1
--operation mode is normal

DB6_dffs[32]_lut_out = DB6_dffs[33] & (W74_sload_path[32] # !WB1L91Q) # !DB6_dffs[33] & WB1L91Q & W74_sload_path[32];
DB6_dffs[32] = DFFE(DB6_dffs[32]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC10_6_T1
--operation mode is normal

DB9_dffs[32]_lut_out = YC1L9Q & W74_sload_path[32] # !YC1L9Q & DB9_dffs[33];
DB9_dffs[32] = DFFE(DB9_dffs[32]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC7_11_L4
--operation mode is normal

DB4_dffs[9] = AMPP_FUNCTION(U1_i40, DB4L01, KB31_aeb_out, DB4_dffs[10], GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][8] at EC1_1_F3
NB1_segment[1][8] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][8], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][8] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][8] at EC1_1_F4
NB1_segment[0][8] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][8], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2239 at LC4_11_L4
--operation mode is normal

DB4L9 = AMPP_FUNCTION(NB1_segment[0][8], NB1_xraddr[0], NB1_segment[1][8]);


--B1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7] at LC4_12_C4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(FB4_holdff, GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][6] at LC6_15_Y1
--operation mode is normal

B1_acq_data_in_pipe_reg[1][6] = AMPP_FUNCTION(B1_acq_data_in_reg[6], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] at LC3_14_N1
--operation mode is normal

B1_acq_data_in_reg[5] = AMPP_FUNCTION(BF1_got_pre_lc_down, GLOBAL(HF2_outclock1));


--DB7_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC10_11_H1
--operation mode is normal

DB7_dffs[33]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[33] # !QD1_ID_LOAD & DB7_dffs[34];
DB7_dffs[33] = DFFE(DB7_dffs[33]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC8_13_T1
--operation mode is normal

DB6_dffs[33]_lut_out = DB6_dffs[34] & (W74_sload_path[33] # !WB1L91Q) # !DB6_dffs[34] & WB1L91Q & W74_sload_path[33];
DB6_dffs[33] = DFFE(DB6_dffs[33]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC7_5_T1
--operation mode is normal

DB9_dffs[33]_lut_out = YC1L9Q & W74_sload_path[33] # !YC1L9Q & DB9_dffs[34];
DB9_dffs[33] = DFFE(DB9_dffs[33]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC10_11_L4
--operation mode is normal

DB4_dffs[10] = AMPP_FUNCTION(U1_i40, DB4_dffs[11], KB31_aeb_out, DB4L11, GLOBAL(A1L3), !B1_i12);


--NB1_segment[1][9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][9] at EC1_1_W4
NB1_segment[1][9] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][9], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][9] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][9] at EC1_1_O4
NB1_segment[0][9] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][9], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L01 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2241 at LC6_11_L4
--operation mode is normal

DB4L01 = AMPP_FUNCTION(NB1_segment[1][9], NB1_xraddr[0], NB1_segment[0][9]);


--B1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8] at LC5_16_F4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][8], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] at LC3_1_Y1
--operation mode is normal

B1_acq_data_in_reg[6] = AMPP_FUNCTION(BF1_got_pre_lc_up, GLOBAL(HF2_outclock1));


--DB7_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC7_12_H1
--operation mode is normal

DB7_dffs[34]_lut_out = M1_COMM_ctrl_local.id[34] & (DB7_dffs[35] # QD1_ID_LOAD) # !M1_COMM_ctrl_local.id[34] & DB7_dffs[35] & !QD1_ID_LOAD;
DB7_dffs[34] = DFFE(DB7_dffs[34]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC5_13_T1
--operation mode is normal

DB6_dffs[34]_lut_out = DB6_dffs[35] & (W74_sload_path[34] # !WB1L91Q) # !DB6_dffs[35] & WB1L91Q & W74_sload_path[34];
DB6_dffs[34] = DFFE(DB6_dffs[34]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC4_5_T1
--operation mode is normal

DB9_dffs[34]_lut_out = DB9_dffs[35] & (W74_sload_path[34] # !YC1L9Q) # !DB9_dffs[35] & YC1L9Q & W74_sload_path[34];
DB9_dffs[34] = DFFE(DB9_dffs[34]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB4_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC8_11_L4
--operation mode is normal

DB4_dffs[11] = AMPP_FUNCTION(NB1_segment[0][11], NB1_segment[1][11], NB1_xraddr[0], U1_i46, GLOBAL(A1L3), !B1_i12);


--B1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9] at LC5_2_W4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][9], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][8] at LC3_16_F4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][8] = AMPP_FUNCTION(B1_acq_data_in_reg[8], GLOBAL(HF2_outclock1));


--DB7_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC5_11_H1
--operation mode is normal

DB7_dffs[35]_lut_out = M1_COMM_ctrl_local.id[35] & (QD1_ID_LOAD # DB7_dffs[36]) # !M1_COMM_ctrl_local.id[35] & !QD1_ID_LOAD & DB7_dffs[36];
DB7_dffs[35] = DFFE(DB7_dffs[35]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC6_15_T1
--operation mode is normal

DB6_dffs[35]_lut_out = DB6_dffs[36] & (W74_sload_path[35] # !WB1L91Q) # !DB6_dffs[36] & WB1L91Q & W74_sload_path[35];
DB6_dffs[35] = DFFE(DB6_dffs[35]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC10_1_T1
--operation mode is normal

DB9_dffs[35]_lut_out = DB9_dffs[36] & (W74_sload_path[35] # !YC1L9Q) # !DB9_dffs[36] & YC1L9Q & W74_sload_path[35];
DB9_dffs[35] = DFFE(DB9_dffs[35]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--NB1_segment[1][11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][11] at EC1_1_Y4
NB1_segment[1][11] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][11], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][11] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][11] at EC1_1_E4
NB1_segment[0][11] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][11], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--U1_i46 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i46 at LC2_11_L4
--operation mode is normal

U1_i46 = AMPP_FUNCTION(A1L5, RF2L4Q, KB31_aeb_out, B1L14);

--U1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|i46~18 at LC2_11_L4
--operation mode is normal

U1L6 = AMPP_FUNCTION(A1L5, RF2L4Q, KB31_aeb_out, B1L14);


--B1_acq_data_in_pipe_reg[1][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][9] at LC3_2_W4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][9] = AMPP_FUNCTION(B1_acq_data_in_reg[9], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] at LC6_16_F4
--operation mode is normal

B1_acq_data_in_reg[8] = AMPP_FUNCTION(DF1L51Q, GLOBAL(HF2_outclock1));


--DB7_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC9_12_H1
--operation mode is normal

DB7_dffs[36]_lut_out = M1_COMM_ctrl_local.id[36] & (DB7_dffs[37] # QD1_ID_LOAD) # !M1_COMM_ctrl_local.id[36] & DB7_dffs[37] & !QD1_ID_LOAD;
DB7_dffs[36] = DFFE(DB7_dffs[36]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC9_13_T1
--operation mode is normal

DB6_dffs[36]_lut_out = DB6_dffs[37] & (W74_sload_path[36] # !WB1L91Q) # !DB6_dffs[37] & WB1L91Q & W74_sload_path[36];
DB6_dffs[36] = DFFE(DB6_dffs[36]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC6_2_T1
--operation mode is normal

DB9_dffs[36]_lut_out = YC1L9Q & W74_sload_path[36] # !YC1L9Q & DB9_dffs[37];
DB9_dffs[36] = DFFE(DB9_dffs[36]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--NB1_segment[1][10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[1][10] at EC1_1_H3
NB1_segment[1][10] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][10], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L2, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--NB1_segment[0][10] is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|segment[0][10] at EC1_1_U4
NB1_segment[0][10] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[2][10], GLOBAL(HF2_outclock1), GLOBAL(A1L3), QB1L1, GND, C5_dffs[0], C5_dffs[1], C5_dffs[2], C5_dffs[3], C5_dffs[4], C5_dffs[5], C5_dffs[6], C5_dffs[7], C5_dffs[8], C5_dffs[9], C5_dffs[10], W4_sload_path[0], W4_sload_path[1], W4_sload_path[2], W4_sload_path[3], W4_sload_path[4], W4_sload_path[5], W4_sload_path[6], W4_sload_path[7], W4_sload_path[8], W4_sload_path[9], W4_sload_path[10]);


--DB4L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2247 at LC3_11_L4
--operation mode is normal

DB4L11 = AMPP_FUNCTION(NB1_segment[1][10], NB1_xraddr[0], NB1_segment[0][10], U1L6);


--B1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11] at LC6_14_U4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][11], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] at LC3_3_W4
--operation mode is normal

B1_acq_data_in_reg[9] = AMPP_FUNCTION(DF2L51Q, GLOBAL(HF2_outclock1));


--DB7_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC10_12_H1
--operation mode is normal

DB7_dffs[37]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[37] # !QD1_ID_LOAD & DB7_dffs[38];
DB7_dffs[37] = DFFE(DB7_dffs[37]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC10_13_T1
--operation mode is normal

DB6_dffs[37]_lut_out = DB6_dffs[38] & (W74_sload_path[37] # !WB1L91Q) # !DB6_dffs[38] & WB1L91Q & W74_sload_path[37];
DB6_dffs[37] = DFFE(DB6_dffs[37]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC3_1_T1
--operation mode is normal

DB9_dffs[37]_lut_out = DB9_dffs[38] & (W74_sload_path[37] # !YC1L9Q) # !DB9_dffs[38] & YC1L9Q & W74_sload_path[37];
DB9_dffs[37] = DFFE(DB9_dffs[37]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--B1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10] at LC6_10_U4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(B1_acq_data_in_pipe_reg[1][10], GLOBAL(HF2_outclock1));


--B1_acq_data_in_pipe_reg[1][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][11] at LC9_10_U4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][11] = AMPP_FUNCTION(B1_acq_data_in_reg[11], GLOBAL(HF2_outclock1));


--DB7_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC10_2_H1
--operation mode is normal

DB7_dffs[38]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[38] # !QD1_ID_LOAD & DB7_dffs[39];
DB7_dffs[38] = DFFE(DB7_dffs[38]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC4_13_T1
--operation mode is normal

DB6_dffs[38]_lut_out = DB6_dffs[39] & (W74_sload_path[38] # !WB1L91Q) # !DB6_dffs[39] & WB1L91Q & W74_sload_path[38];
DB6_dffs[38] = DFFE(DB6_dffs[38]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_2_T1
--operation mode is normal

DB9_dffs[38]_lut_out = YC1L9Q & W74_sload_path[38] # !YC1L9Q & DB9_dffs[39];
DB9_dffs[38] = DFFE(DB9_dffs[38]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--B1_acq_data_in_pipe_reg[1][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][10] at LC7_10_U4
--operation mode is normal

B1_acq_data_in_pipe_reg[1][10] = AMPP_FUNCTION(B1_acq_data_in_reg[10], GLOBAL(HF2_outclock1));


--B1_acq_data_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] at LC3_10_U4
--operation mode is normal

B1_acq_data_in_reg[11] = AMPP_FUNCTION(DF2L6Q, GLOBAL(HF2_outclock1));


--DB7_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC8_2_H1
--operation mode is normal

DB7_dffs[39]_lut_out = M1_COMM_ctrl_local.id[39] & (DB7_dffs[40] # QD1_ID_LOAD) # !M1_COMM_ctrl_local.id[39] & DB7_dffs[40] & !QD1_ID_LOAD;
DB7_dffs[39] = DFFE(DB7_dffs[39]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC3_13_T1
--operation mode is normal

DB6_dffs[39]_lut_out = DB6_dffs[40] & (W74_sload_path[39] # !WB1L91Q) # !DB6_dffs[40] & WB1L91Q & W74_sload_path[39];
DB6_dffs[39] = DFFE(DB6_dffs[39]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC9_1_T1
--operation mode is normal

DB9_dffs[39]_lut_out = DB9_dffs[40] & (W74_sload_path[39] # !YC1L9Q) # !DB9_dffs[40] & YC1L9Q & W74_sload_path[39];
DB9_dffs[39] = DFFE(DB9_dffs[39]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--B1_acq_data_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] at LC5_10_U4
--operation mode is normal

B1_acq_data_in_reg[10] = AMPP_FUNCTION(DF2L5Q, GLOBAL(HF2_outclock1));


--DB7_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC1_2_H1
--operation mode is normal

DB7_dffs[40]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[40] # !QD1_ID_LOAD & DB7_dffs[41];
DB7_dffs[40] = DFFE(DB7_dffs[40]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_15_T1
--operation mode is normal

DB6_dffs[40]_lut_out = DB6_dffs[41] & (W74_sload_path[40] # !WB1L91Q) # !DB6_dffs[41] & WB1L91Q & W74_sload_path[40];
DB6_dffs[40] = DFFE(DB6_dffs[40]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC4_2_T1
--operation mode is normal

DB9_dffs[40]_lut_out = YC1L9Q & W74_sload_path[40] # !YC1L9Q & DB9_dffs[41];
DB9_dffs[40] = DFFE(DB9_dffs[40]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC5_2_H1
--operation mode is normal

DB7_dffs[41]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[41] # !QD1_ID_LOAD & DB7_dffs[42];
DB7_dffs[41] = DFFE(DB7_dffs[41]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC7_15_T1
--operation mode is normal

DB6_dffs[41]_lut_out = DB6_dffs[42] & (W74_sload_path[41] # !WB1L91Q) # !DB6_dffs[42] & WB1L91Q & W74_sload_path[41];
DB6_dffs[41] = DFFE(DB6_dffs[41]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC7_2_T1
--operation mode is normal

DB9_dffs[41]_lut_out = YC1L9Q & W74_sload_path[41] # !YC1L9Q & DB9_dffs[42];
DB9_dffs[41] = DFFE(DB9_dffs[41]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC9_2_H1
--operation mode is normal

DB7_dffs[42]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[42] # !QD1_ID_LOAD & DB7_dffs[43];
DB7_dffs[42] = DFFE(DB7_dffs[42]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC1_15_T1
--operation mode is normal

DB6_dffs[42]_lut_out = DB6_dffs[43] & (W74_sload_path[42] # !WB1L91Q) # !DB6_dffs[43] & WB1L91Q & W74_sload_path[42];
DB6_dffs[42] = DFFE(DB6_dffs[42]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC8_1_T1
--operation mode is normal

DB9_dffs[42]_lut_out = DB9_dffs[43] & (W74_sload_path[42] # !YC1L9Q) # !DB9_dffs[43] & YC1L9Q & W74_sload_path[42];
DB9_dffs[42] = DFFE(DB9_dffs[42]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC2_2_H1
--operation mode is normal

DB7_dffs[43]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[43] # !QD1_ID_LOAD & DB7_dffs[44];
DB7_dffs[43] = DFFE(DB7_dffs[43]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC8_15_T1
--operation mode is normal

DB6_dffs[43]_lut_out = DB6_dffs[44] & (W74_sload_path[43] # !WB1L91Q) # !DB6_dffs[44] & WB1L91Q & W74_sload_path[43];
DB6_dffs[43] = DFFE(DB6_dffs[43]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC2_2_T1
--operation mode is normal

DB9_dffs[43]_lut_out = DB9_dffs[44] & (W74_sload_path[43] # !YC1L9Q) # !DB9_dffs[44] & W74_sload_path[43] & YC1L9Q;
DB9_dffs[43] = DFFE(DB9_dffs[43]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC3_2_H1
--operation mode is normal

DB7_dffs[44]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[44] # !QD1_ID_LOAD & DB7_dffs[45];
DB7_dffs[44] = DFFE(DB7_dffs[44]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC5_15_T1
--operation mode is normal

DB6_dffs[44]_lut_out = DB6_dffs[45] & (W74_sload_path[44] # !WB1L91Q) # !DB6_dffs[45] & WB1L91Q & W74_sload_path[44];
DB6_dffs[44] = DFFE(DB6_dffs[44]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC1_2_T1
--operation mode is normal

DB9_dffs[44]_lut_out = YC1L9Q & W74_sload_path[44] # !YC1L9Q & DB9_dffs[45];
DB9_dffs[44] = DFFE(DB9_dffs[44]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC6_14_A1
--operation mode is normal

DB7_dffs[45]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[45] # !QD1_ID_LOAD & DB7_dffs[46];
DB7_dffs[45] = DFFE(DB7_dffs[45]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC2_15_T1
--operation mode is normal

DB6_dffs[45]_lut_out = DB6_dffs[46] & (W74_sload_path[45] # !WB1L91Q) # !DB6_dffs[46] & WB1L91Q & W74_sload_path[45];
DB6_dffs[45] = DFFE(DB6_dffs[45]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC8_2_T1
--operation mode is normal

DB9_dffs[45]_lut_out = YC1L9Q & W74_sload_path[45] # !YC1L9Q & DB9_dffs[46];
DB9_dffs[45] = DFFE(DB9_dffs[45]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC9_14_A1
--operation mode is normal

DB7_dffs[46]_lut_out = QD1_ID_LOAD & M1_COMM_ctrl_local.id[46] # !QD1_ID_LOAD & DB7_dffs[47];
DB7_dffs[46] = DFFE(DB7_dffs[46]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC9_15_T1
--operation mode is normal

DB6_dffs[46]_lut_out = DB6_dffs[47] & (W74_sload_path[46] # !WB1L91Q) # !DB6_dffs[47] & WB1L91Q & W74_sload_path[46];
DB6_dffs[46] = DFFE(DB6_dffs[46]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC10_2_T1
--operation mode is normal

DB9_dffs[46]_lut_out = YC1L9Q & W74_sload_path[46] # !YC1L9Q & DB9_dffs[47];
DB9_dffs[46] = DFFE(DB9_dffs[46]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--DB7_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC5_14_A1
--operation mode is normal

DB7_dffs[47]_lut_out = M1_COMM_ctrl_local.id[47] & QD1_ID_LOAD;
DB7_dffs[47] = DFFE(DB7_dffs[47]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst37);


--DB6_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_15_T1
--operation mode is normal

DB6_dffs[47]_lut_out = WB1L91Q & W74_sload_path[47];
DB6_dffs[47] = DFFE(DB6_dffs[47]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst36);


--DB9_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC1_1_T1
--operation mode is normal

DB9_dffs[47]_lut_out = YC1L9Q & W74_sload_path[47];
DB9_dffs[47] = DFFE(DB9_dffs[47]_lut_out, GLOBAL(HF1_outclock0), , , VB1_inst38);


--M1L8141 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~31 at LC3_6_P1
--operation mode is normal

M1L8141 = JF1L53Q # M1_i1653 & (M1_i1169 # !JF1L63Q);


--M1L556 is slaveregister:inst_slaveregister|i5152~236 at LC1_15_B1
--operation mode is normal

M1L556 = JF1L63Q & !JF1L53Q & !M1_i1632 & M1L323;


--M1L347 is slaveregister:inst_slaveregister|i5213~274 at LC2_5_P1
--operation mode is normal

M1L347 = M1_i1632 # JF1L53Q & JF1L63Q # !M1L323;


--M1L063 is slaveregister:inst_slaveregister|i4541~558 at LC5_3_M1
--operation mode is normal

M1L063 = JF1L83Q # JF1L73Q # !M1L313 # !JF1L14Q;


--M1L546 is slaveregister:inst_slaveregister|i5084~487 at LC3_2_L1
--operation mode is normal

M1L546 = !JF1L53Q & (M1_i1632 # !M1L323 # !JF1L63Q);


--M1L934 is slaveregister:inst_slaveregister|i4982~56 at LC8_13_P1
--operation mode is normal

M1L934 = !M1L833 & (JF1L73Q # JF1L63Q # M1_i2334);


--M1L65 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~35 at LC3_14_L1
--operation mode is normal

M1L65 = JF1L73Q # JF1L63Q # JF1L53Q # M1_i2334;


--M1L6411 is slaveregister:inst_slaveregister|i5635~618 at LC7_6_S1
--operation mode is normal

M1L6411 = JF1L63Q & (M1_i1169 # !JF1L53Q) # !JF1L63Q & M1_i1169 & M1_i1057;


--M1L0141 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~48 at LC2_15_P1
--operation mode is normal

M1L0141 = (!M1_i1653 & !JF1L53Q & (M1_i1169 # !JF1L63Q)) & CASCADE(M1L1141);


--M1L034 is slaveregister:inst_slaveregister|i4973~95 at LC6_13_C1
--operation mode is normal

M1L034 = JF1L63Q # JF1L73Q # M1_i2334 # !JF1L53Q;


--M1L166 is slaveregister:inst_slaveregister|i5152~250 at LC10_4_F1
--operation mode is normal

M1L166 = (JF1L63Q # M1_i2418 # !JF1L73Q # !JF1L83Q) & CASCADE(M1L953);


--VE1L864 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1768~184 at LC3_13_I4
--operation mode is normal

VE1L864 = VE1_j_dly[3] # VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[2];

--VE1L074 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1768~189 at LC3_13_I4
--operation mode is normal

VE1L074 = VE1_j_dly[3] # VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[2];


--VE1L283 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~183 at LC4_4_I4
--operation mode is normal

VE1L283 = VE1_j_dly[4] # VE1_j_dly[3] # !VE1_j_dly[2] # !VE1_j_dly[1];

--VE1L883 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1730~195 at LC4_4_I4
--operation mode is normal

VE1L883 = VE1_j_dly[4] # VE1_j_dly[3] # !VE1_j_dly[2] # !VE1_j_dly[1];


--VE1L174 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1787~216 at LC5_13_I4
--operation mode is normal

VE1L174 = VE1_j_dly[2] # VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[3];

--VE1L374 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1787~219 at LC5_13_I4
--operation mode is normal

VE1L374 = VE1_j_dly[2] # VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[3];


--VE1L784 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~231 at LC2_9_G4
--operation mode is normal

VE1L784 = VE1_j_dly[3] # VE1_j_dly[4] # VE1_j_dly[2] # VE1_j_dly[1];

--VE1L884 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~233 at LC2_9_G4
--operation mode is normal

VE1L884 = VE1_j_dly[3] # VE1_j_dly[4] # VE1_j_dly[2] # VE1_j_dly[1];


--VE1L964 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1768~186 at LC9_14_J4
--operation mode is normal

VE1L964 = VE1_j_dly[3] # VE1_j_dly[4] # !VE1_j_dly[2];


--VE1L665 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~737 at LC4_12_I4
--operation mode is normal

VE1L665 = VE1_ring_init & (VE1_j_dly[3] # VE1_j_dly[4] # !VE1L184);

--VE1L575 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1857~750 at LC4_12_I4
--operation mode is normal

VE1L575 = VE1_ring_init & (VE1_j_dly[3] # VE1_j_dly[4] # !VE1L184);


--WE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10661 at LC8_1_Q2
--operation mode is normal

WE2L372 = WE2_ram_address_header[1] # !WE2L823;

--WE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10788 at LC8_1_Q2
--operation mode is normal

WE2L833 = WE2_ram_address_header[1] # !WE2L823;


--VE2L864 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1768~184 at LC6_1_F3
--operation mode is normal

VE2L864 = VE2_j_dly[1] # VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[2];

--VE2L074 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1768~189 at LC6_1_F3
--operation mode is normal

VE2L074 = VE2_j_dly[1] # VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[2];


--VE2L283 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~183 at LC2_5_M3
--operation mode is normal

VE2L283 = VE2_j_dly[3] # VE2_j_dly[4] # !VE2_j_dly[2] # !VE2_j_dly[1];

--VE2L883 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1730~195 at LC2_5_M3
--operation mode is normal

VE2L883 = VE2_j_dly[3] # VE2_j_dly[4] # !VE2_j_dly[2] # !VE2_j_dly[1];


--VE2L784 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~231 at LC1_13_M3
--operation mode is normal

VE2L784 = VE2_j_dly[4] # VE2_j_dly[2] # VE2_j_dly[1] # VE2_j_dly[3];

--VE2L884 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~233 at LC1_13_M3
--operation mode is normal

VE2L884 = VE2_j_dly[4] # VE2_j_dly[2] # VE2_j_dly[1] # VE2_j_dly[3];


--VE2L964 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1768~186 at LC9_9_G3
--operation mode is normal

VE2L964 = VE2_j_dly[3] # VE2_j_dly[4] # !VE2_j_dly[2];


--VE2L665 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~737 at LC3_3_M3
--operation mode is normal

VE2L665 = VE2_ring_init & (VE2_j_dly[3] # VE2_j_dly[4] # !VE2L184);

--VE2L575 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1857~750 at LC3_3_M3
--operation mode is normal

VE2L575 = VE2_ring_init & (VE2_j_dly[3] # VE2_j_dly[4] # !VE2L184);


--VE1L474 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~236 at LC3_1_J4
--operation mode is normal

VE1L474 = VE1_j_dly[2] # VE1_j_dly[4] # VE1_j_dly[3] # !VE1_j_dly[1];


--VE1L675 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1858~907 at LC8_14_J4
--operation mode is normal

VE1L675 = VE1_ring_data[3] & (VE1_j_dly[4] # VE1_j_dly[3] # !VE1L279);


--VE1L315 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~840 at LC8_7_I4
--operation mode is normal

VE1L315 = VE1_j_dly[4] # VE1_j_dly[3] # VE1_j_dly[2];


--VE2L474 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~236 at LC3_1_F3
--operation mode is normal

VE2L474 = VE2_j_dly[4] # VE2_j_dly[3] # VE2_j_dly[2] # !VE2_j_dly[1];


--VE2L675 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1858~907 at LC6_9_G3
--operation mode is normal

VE2L675 = VE2_ring_data[3] & (VE2_j_dly[4] # VE2_j_dly[3] # !VE2L379);


--VE2L315 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~840 at LC4_11_F3
--operation mode is normal

VE2L315 = VE2_j_dly[2] # VE2_j_dly[3] # VE2_j_dly[4];


--VE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1408~48 at LC9_4_V4
--operation mode is normal

VE2L503 = VE2L6311Q # VE2_ring_write_clk1 & VE2_ring_rd_en # !VE2_ring_write_clk1 & VE2L642;


--VE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1408~48 at LC9_2_T3
--operation mode is normal

VE1L503 = VE1L5311Q # VE1_ring_write_clk1 & VE1_ring_rd_en # !VE1_ring_write_clk1 & VE1L642;


--VE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1230~52 at LC7_13_T3
--operation mode is normal

VE1L532 = VE1L267 & (VE1L6311Q # !VE1L588 & !VE1_ring_write_clk1);


--VE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1230~54 at LC1_11_T3
--operation mode is normal

VE1L632 = VE1L6311Q # !VE1L588 & !VE1_ring_write_clk1;


--VE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1327~32 at LC6_2_T3
--operation mode is normal

VE1L842 = VE1L5311Q # !VE1_ring_write_clk1 & VE1L642;


--VE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1230~52 at LC9_9_V4
--operation mode is normal

VE2L532 = VE2L267 & (VE2L7311Q # !VE2L688 & !VE2_ring_write_clk1);


--VE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1230~54 at LC9_2_V4
--operation mode is normal

VE2L632 = VE2L7311Q # !VE2L688 & !VE2_ring_write_clk1;


--VE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1327~32 at LC2_7_V4
--operation mode is normal

VE2L842 = VE2L6311Q # VE2L642 & !VE2_ring_write_clk1;


--VE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1402~1041 at LC8_4_V4
--operation mode is normal

VE2L282 = VE2L4801Q & (VE2L6311Q # !VE2_ring_write_clk1 & VE2L642);


--VE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1402~1041 at LC7_6_T3
--operation mode is normal

VE1L282 = VE1L3801Q & (VE1L5311Q # !VE1_ring_write_clk1 & VE1L642);


--VE1L843 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1121 at LC9_5_G4
--operation mode is normal

VE1L843 = VE1_j_dly[4] # VE1_j_dly[2] # !VE1_j_dly[1] # !VE1_j_dly[3];

--VE1L653 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1138 at LC9_5_G4
--operation mode is normal

VE1L653 = VE1_j_dly[4] # VE1_j_dly[2] # !VE1_j_dly[1] # !VE1_j_dly[3];


--VE1L824 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~951 at LC9_7_J4
--operation mode is normal

VE1L824 = VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[3] # !VE1_j_dly[2];

--VE1L144 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~976 at LC9_7_J4
--operation mode is normal

VE1L144 = VE1_j_dly[4] # VE1_j_dly[1] # !VE1_j_dly[3] # !VE1_j_dly[2];


--VE1L793 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~925 at LC7_12_J4
--operation mode is normal

VE1L793 = VE1_j_dly[1] # VE1_j_dly[3] # VE1_j_dly[2] # !VE1_j_dly[4];


--VE1L934 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1749~974 at LC2_12_J4
--operation mode is normal

VE1L934 = (VE1_j_dly[4] # VE1_j_dly[2] # !VE1_j_dly[3]) & CASCADE(VE1L874);


--VE1L473 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~151 at LC3_1_I4
--operation mode is normal

VE1L473 = VE1_j_dly[4] # VE1_j_dly[2] & VE1_j_dly[1] # !VE1_j_dly[3];


--VE2L824 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~951 at LC8_11_M3
--operation mode is normal

VE2L824 = VE2_j_dly[1] # VE2_j_dly[4] # !VE2_j_dly[3] # !VE2_j_dly[2];

--VE2L144 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~976 at LC8_11_M3
--operation mode is normal

VE2L144 = VE2_j_dly[1] # VE2_j_dly[4] # !VE2_j_dly[3] # !VE2_j_dly[2];


--VE2L793 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~921 at LC5_15_M3
--operation mode is normal

VE2L793 = VE2_j_dly[1] # VE2_j_dly[3] # VE2_j_dly[2] # !VE2_j_dly[4];


--VE2L934 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1749~974 at LC3_15_M3
--operation mode is normal

VE2L934 = (VE2_j_dly[2] # VE2_j_dly[4] # !VE2_j_dly[3]) & CASCADE(VE2L874);


--VE1L774 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~245 at LC2_8_I4
--operation mode is normal

VE1L774 = (VE1_j_dly[3] # VE1_j_dly[4] # !VE1_j_dly[2] & !VE1_j_dly[1]) & CASCADE(VE1L6301);

--VE1L974 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1806~247 at LC2_8_I4
--operation mode is normal

VE1L974 = (VE1_j_dly[3] # VE1_j_dly[4] # !VE1_j_dly[2] & !VE1_j_dly[1]) & CASCADE(VE1L6301);


--VE2L774 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~245 at LC8_8_F3
--operation mode is normal

VE2L774 = (VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[1] & !VE2_j_dly[2]) & CASCADE(VE2L7301);

--VE2L974 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1806~247 at LC8_8_F3
--operation mode is normal

VE2L974 = (VE2_j_dly[4] # VE2_j_dly[3] # !VE2_j_dly[1] & !VE2_j_dly[2]) & CASCADE(VE2L7301);


--VE2L371 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i993~937 at LC3_12_Y4
--operation mode is normal

VE2L371 = VE2L1411Q & (VE2_init_k # VE2L571) # !VE2L1411Q & VE2L3411Q & VE2L571;


--VE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i993~947 at LC3_16_Y3
--operation mode is normal

VE1L371 = VE1L0411Q & (VE1_init_k # VE1L571) # !VE1L0411Q & VE1L2411Q & VE1L571;


--VE1L553 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1647~1136 at LC5_7_J4
--operation mode is normal

VE1L553 = (VE1_j_dly[4] # !VE1_j_dly[1] # !VE1_j_dly[3] # !VE1_j_dly[2]) & CASCADE(VE1L453);


--VE2L553 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1154 at LC3_12_M3
--operation mode is normal

VE2L553 = (VE2_j_dly[4] # !VE2_j_dly[2] # !VE2_j_dly[1] # !VE2_j_dly[3]) & CASCADE(VE2L453);


--QB1L2 is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|lpm_decode:wdecoder|eq_node[1]~195 at LC6_14_H4
--operation mode is normal

QB1L2 = AMPP_FUNCTION(DB1_dffs[6], C5_dffs[11], BB1L1Q, Z1L1);


--QB1L1 is sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|altdpram:dpram|lpm_decode:wdecoder|eq_node[0]~197 at LC3_14_H4
--operation mode is normal

QB1L1 = AMPP_FUNCTION(BB1L1Q, C5_dffs[11], DB1_dffs[6], Z1L1);


--VE2L174 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1787~218 at LC1_9_F3
--operation mode is normal

VE2L174 = VE2_j_dly[2] # VE2_j_dly[4] # VE2_j_dly[1] # !VE2_j_dly[3];

--VE2L374 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1787~221 at LC1_9_F3
--operation mode is normal

VE2L374 = VE2_j_dly[2] # VE2_j_dly[4] # VE2_j_dly[1] # !VE2_j_dly[3];


--VE2L843 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1141 at LC5_7_F3
--operation mode is normal

VE2L843 = VE2_j_dly[2] # VE2_j_dly[4] # !VE2_j_dly[3] # !VE2_j_dly[1];

--VE2L653 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1647~1156 at LC5_7_F3
--operation mode is normal

VE2L653 = VE2_j_dly[2] # VE2_j_dly[4] # !VE2_j_dly[3] # !VE2_j_dly[1];


--SE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6962 at LC8_2_Z4
--operation mode is normal

SE2L522 = SE2L413Q # SE2L613Q # SE2L323Q # SE2L622;


--SE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6966 at LC6_2_Z4
--operation mode is normal

SE2L622 = SE2L513Q # SE1L713Q # SE2L423Q # SE2L713Q;


--FD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC9_2_E3
--operation mode is normal

FD1L6 = W51_pre_out[1] # FD1L7 # W51_pre_out[5] # W51_pre_out[2];


--FD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC8_2_E3
--operation mode is normal

FD1L7 = W51_pre_out[4] # W51_pre_out[3] # !W51_sload_path[0] # !YC1L61Q;


--FD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC5_1_E3
--operation mode is normal

FD1L3 = W51_sload_path[0] & W51_pre_out[1] & FD1L4 & W51_pre_out[5];


--FD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC4_1_E3
--operation mode is normal

FD1L4 = W51_pre_out[2] & W51_pre_out[4] & FD1_b_non_empty & W51_pre_out[3];


--VE1L0301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7823 at LC8_5_I4
--operation mode is normal

VE1L0301 = VE1_j_dly[2] & !VE1_j_dly[1];


--VE2L1301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7836 at LC10_11_F3
--operation mode is normal

VE2L1301 = !VE2_j_dly[1] & VE2_j_dly[2];


--VE1L515 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~846 at LC4_12_Y3
--operation mode is normal

VE1L515 = !VE1_j_dly[1] & (VE1_j_dly[0] & VE1_flagged_rl_compr_dly[8] # !VE1_j_dly[0] & VE1_flagged_rl_compr_dly[9]);


--VE1L615 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~847 at LC3_12_Y3
--operation mode is normal

VE1L615 = VE1_j_dly[0] & !VE1_j_dly[1] & VE1_flagged_rl_compr_dly[8] # !VE1_j_dly[0] & (VE1_flagged_rl_compr_dly[9] # VE1_j_dly[1]);


--VE1L415 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~845 at LC6_12_Y3
--operation mode is normal

VE1L415 = VE1L515 & (VE1L615 # !VE1_flagged_rl_compr_dly[7]) # !VE1L515 & VE1_flagged_rl_compr_dly[7] & VE1L615;


--VE1L715 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1848~851 at LC9_7_I4
--operation mode is normal

VE1L715 = VE1_j_dly[2] & !VE1_j_dly[4] & !VE1_j_dly[3] & VE1L415;


--VE2L515 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~846 at LC8_4_M3
--operation mode is normal

VE2L515 = !VE2_j_dly[1] & (VE2_j_dly[0] & VE2_flagged_rl_compr_dly[8] # !VE2_j_dly[0] & VE2_flagged_rl_compr_dly[9]);


--VE2L615 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~847 at LC5_4_M3
--operation mode is normal

VE2L615 = VE2_j_dly[0] & VE2_flagged_rl_compr_dly[8] & !VE2_j_dly[1] # !VE2_j_dly[0] & (VE2_flagged_rl_compr_dly[9] # VE2_j_dly[1]);


--VE2L415 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~845 at LC10_4_M3
--operation mode is normal

VE2L415 = VE2_flagged_rl_compr_dly[7] & VE2L615 # !VE2_flagged_rl_compr_dly[7] & VE2L515;


--VE2L715 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1848~851 at LC2_11_F3
--operation mode is normal

VE2L715 = !VE2_j_dly[4] & VE2_j_dly[2] & !VE2_j_dly[3] & VE2L415;


--M1L036 is slaveregister:inst_slaveregister|i5051~143 at LC2_5_K3
--operation mode is normal

M1L036 = (PD1L38 # PD1L87 # PD1L08 # PD1L67) & CASCADE(PD1L3);


--PD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335 at LC5_5_K3
--operation mode is normal

PD1L38 = PD1L28 # PD1L47 & (PD1L06 # PD1L48);


--PD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339 at LC2_4_K3
--operation mode is normal

PD1L48 = PD1L46 # PD1L58 # PD1L66 # PD1L26;


--PD1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC3_5_K3
--operation mode is normal

PD1L58 = PD1L27 # PD1L86 # PD1L07;


--KB32_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC7_12_R3
--operation mode is normal

KB32_aeb_out = W02_sload_path[4];


--KB71_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC5_5_X4
--operation mode is normal

KB71_aeb_out = W8_sload_path[4];


--C5_nClr is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|nClr at LC7_15_H4
--operation mode is normal

C5_nClr = AMPP_FUNCTION();


--C3_nClr is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|lpm_counter:non_zero_sample_depth_gen_segment_addr_counter|nClr at LC9_5_F4
--operation mode is normal

C3_nClr = AMPP_FUNCTION(KB21_aeb_out);


--VE1L404 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1745~940 at LC4_12_J4
--operation mode is normal

VE1L404 = (VE1_j_dly[4] # !VE1_j_dly[3]) & CASCADE(VE1L304);


--VE2L404 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1745~936 at LC3_16_M3
--operation mode is normal

VE2L404 = (VE2_j_dly[4] # !VE2_j_dly[3]) & CASCADE(VE2L304);


--RB44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_11_A3
--operation mode is normal

RB44L1 = QD1L97Q;


--C5L31 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|carrybit[12]~119 at LC3_15_H4
--operation mode is normal

C5L31 = AMPP_FUNCTION(C5_cout);


--NB2L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC6_1_E3
--operation mode is normal

NB2L231 = !ED1_rd_ptr_lsb;


--W82L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_8_K4
--operation mode is normal

W82L81 = !W82_cout;


--W01L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_7_A1
--operation mode is normal

W01L43 = !W01_cout;


--W41L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_7_L3
--operation mode is normal

W41L41 = !W41_cout;


--W81L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_2_P3
--operation mode is normal

W81L81 = !W81_cout;


--W8L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_6_X4
--operation mode is normal

W8L31 = !W8_cout;


--W52L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_12_I3
--operation mode is normal

W52L8 = W52_cout;


--W62L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_12_I3
--operation mode is normal

W62L9 = !W62_cout;


--W22L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_9_I3
--operation mode is normal

W22L43 = !W22_the_carries[10];


--W42L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_12_L3
--operation mode is normal

W42L81 = !W42_cout;


--W02L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_13_R3
--operation mode is normal

W02L31 = !W02_cout;


--W12L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_12_R3
--operation mode is normal

W12L11 = W12_cout;


--W62L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_12_I3
--operation mode is arithmetic

W62L3 = CARRY(W52L8);


--~GND is ~GND at LC3_9_V2
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC6_8_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_R23
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_R5
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_R6
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AA13
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AA22
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE at Pin_Y24
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE at Pin_W22
--operation mode is input

PLD_FPGA_nWE = INPUT();






--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p at Pin_P20
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AB11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AC11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AD11
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AF11
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AA12
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AB12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AE11
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC12
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10] at Pin_AD12
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11] at Pin_AC13
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--COM_AD_D[11] is COM_AD_D[11] at Pin_H5
--operation mode is input

COM_AD_D[11] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[10] is COM_AD_D[10] at Pin_J3
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L5
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_L4
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_J4
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_L3
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J5
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K5
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_K3
--operation mode is input

COM_AD_D[7] = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_K4
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(HF1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!TB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(JD1L31);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(JD1L11);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(JD1L01);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(JD1L7);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(JD1L6);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(JD1L5);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(JD1L4);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(JD1L3);


--COM_DB[5] is COM_DB[5] at Pin_K2
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4] at Pin_U1
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3] at Pin_W20
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2] at Pin_Y19
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1] at Pin_AA19
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0] at Pin_AB22
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output

ATWDTrigger_0 = OUTPUT(JE1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(SE1L452Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(SE1L32Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(SE1L113Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(SE1L652Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(SE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(SE1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(SE1L862Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(SE1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(SE1L42Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(SE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output

ATWDTrigger_1 = OUTPUT(JE1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(SE2L652Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(SE2L32Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(SE2L313Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(SE2L852Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(SE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(SE2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(SE2L072Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(SE2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(SE2L42Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(SE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(VCC);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(VCC);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(D1L86Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(D1L66Q, D1_i445);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(D1L56Q, D1_i445);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(D1L46Q, D1_i445);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(D1L36Q, D1_i445);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(D1L26Q, D1_i445);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(D1L16Q, D1_i445);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(D1L06Q, D1_i445);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(D1L95Q, D1_i445);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7] at Pin_Y22
--operation mode is output

R2BUS[7]_tri_out = TRI(D1L551Q, D1_i445);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6]_tri_out = TRI(D1L451Q, D1_i445);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5]_tri_out = TRI(D1L351Q, D1_i445);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4]_tri_out = TRI(D1L251Q, D1_i445);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3]_tri_out = TRI(D1L151Q, D1_i445);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2]_tri_out = TRI(D1L051Q, D1_i445);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1]_tri_out = TRI(D1L941Q, D1_i445);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0]_tri_out = TRI(D1L841Q, D1_i445);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(D1_led_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(D1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!D1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET at Pin_M25
--operation mode is output

FL_AUX_RESET = OUTPUT(M1_CS_FL_aux_reset_local);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(GND, GND);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(GND, GND);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(GND, GND);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(GF2L1Q, GF2_i68);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(GF1L1Q, GF1_i68);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7] at Pin_V20
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6] at Pin_V21
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5] at Pin_V22
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4] at Pin_U20
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3] at Pin_U21
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2] at Pin_T20
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1] at Pin_T21
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0] at Pin_R20
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY at Pin_V19
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7] at Pin_AC2
--operation mode is output

FPGA_D[7]_tri_out = TRI(GND, GND);
FPGA_D[7] = OUTPUT(FPGA_D[7]_tri_out);


--FPGA_D[6] is FPGA_D[6] at Pin_AA2
--operation mode is output

FPGA_D[6]_tri_out = TRI(GND, GND);
FPGA_D[6] = OUTPUT(FPGA_D[6]_tri_out);


--FPGA_D[5] is FPGA_D[5] at Pin_Y2
--operation mode is output

FPGA_D[5]_tri_out = TRI(GND, GND);
FPGA_D[5] = OUTPUT(FPGA_D[5]_tri_out);


--FPGA_D[4] is FPGA_D[4] at Pin_Y1
--operation mode is output

FPGA_D[4]_tri_out = TRI(GND, GND);
FPGA_D[4] = OUTPUT(FPGA_D[4]_tri_out);


--FPGA_D[3] is FPGA_D[3] at Pin_V2
--operation mode is output

FPGA_D[3]_tri_out = TRI(GND, GND);
FPGA_D[3] = OUTPUT(FPGA_D[3]_tri_out);


--FPGA_D[2] is FPGA_D[2] at Pin_V1
--operation mode is output

FPGA_D[2]_tri_out = TRI(GND, GND);
FPGA_D[2] = OUTPUT(FPGA_D[2]_tri_out);


--FPGA_D[1] is FPGA_D[1] at Pin_W2
--operation mode is output

FPGA_D[1]_tri_out = TRI(GND, GND);
FPGA_D[1] = OUTPUT(FPGA_D[1]_tri_out);


--FPGA_D[0] is FPGA_D[0] at Pin_W1
--operation mode is output

FPGA_D[0]_tri_out = TRI(GND, GND);
FPGA_D[0] = OUTPUT(FPGA_D[0]_tri_out);


--FPGA_DA is FPGA_DA at Pin_E3
--operation mode is output

FPGA_DA_tri_out = TRI(GND, GND);
FPGA_DA = OUTPUT(FPGA_DA_tri_out);


--FPGA_CE is FPGA_CE at Pin_F3
--operation mode is output

FPGA_CE_tri_out = TRI(GND, GND);
FPGA_CE = OUTPUT(FPGA_CE_tri_out);


--FPGA_RW is FPGA_RW at Pin_W21
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15]_tri_out = TRI(GND, GND);
PGM[15] = OUTPUT(PGM[15]_tri_out);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14]_tri_out = TRI(GND, GND);
PGM[14] = OUTPUT(PGM[14]_tri_out);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13]_tri_out = TRI(GND, GND);
PGM[13] = OUTPUT(PGM[13]_tri_out);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12]_tri_out = TRI(GND, GND);
PGM[12] = OUTPUT(PGM[12]_tri_out);


--PGM[11] is PGM[11] at Pin_P21
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10]_tri_out = TRI(GND, GND);
PGM[10] = OUTPUT(PGM[10]_tri_out);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9]_tri_out = TRI(GND, GND);
PGM[9] = OUTPUT(PGM[9]_tri_out);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8]_tri_out = TRI(GND, GND);
PGM[8] = OUTPUT(PGM[8]_tri_out);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7]_tri_out = TRI(GND, GND);
PGM[7] = OUTPUT(PGM[7]_tri_out);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6]_tri_out = TRI(GND, GND);
PGM[6] = OUTPUT(PGM[6]_tri_out);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5]_tri_out = TRI(GND, GND);
PGM[5] = OUTPUT(PGM[5]_tri_out);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4]_tri_out = TRI(GND, GND);
PGM[4] = OUTPUT(PGM[4]_tri_out);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3]_tri_out = TRI(GND, GND);
PGM[3] = OUTPUT(PGM[3]_tri_out);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2]_tri_out = TRI(GND, GND);
PGM[2] = OUTPUT(PGM[2]_tri_out);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1]_tri_out = TRI(GND, GND);
PGM[1] = OUTPUT(PGM[1]_tri_out);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0]_tri_out = TRI(GND, GND);
PGM[0] = OUTPUT(PGM[0]_tri_out);



--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--ZF25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

ZF25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(VF1L872, VF1L672);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--ZF35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

ZF35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(VF1L972, VF1L672);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--ZF45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

ZF45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(VF1L082, VF1L672);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--ZF55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

ZF55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(VF1L182, VF1L672);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--ZF91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

ZF91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(VF1L042, VF1L632);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--ZF02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

ZF02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(VF1L142, VF1L632);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--ZF12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

ZF12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(VF1L242, VF1L632);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--ZF22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

ZF22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(VF1L342, VF1L632);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--ZF32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

ZF32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(VF1L442, VF1L632);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--ZF42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

ZF42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(VF1L542, VF1L632);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--ZF52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

ZF52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(VF1L642, VF1L632);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--ZF62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

ZF62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(VF1L742, VF1L632);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--ZF72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

ZF72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(VF1L842, VF1L732);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--ZF82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

ZF82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(VF1L942, VF1L732);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--ZF92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

ZF92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(VF1L052, VF1L732);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--ZF03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

ZF03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(VF1L152, VF1L732);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--ZF13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

ZF13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(VF1L252, VF1L732);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--ZF23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

ZF23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(VF1L352, VF1L732);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--ZF33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

ZF33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(VF1L452, VF1L732);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--ZF43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

ZF43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(VF1L552, VF1L732);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--ZF53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

ZF53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(VF1L652, VF1L832);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--ZF63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

ZF63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(VF1L752, VF1L832);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--ZF73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

ZF73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(VF1L852, VF1L832);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--ZF83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

ZF83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(VF1L952, VF1L832);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--ZF93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

ZF93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(VF1L062, VF1L832);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--ZF04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

ZF04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(VF1L162, VF1L832);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--ZF14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

ZF14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(VF1L262, VF1L832);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--ZF24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

ZF24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(VF1L362, VF1L832);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--ZF34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

ZF34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(VF1L462, VF1L932);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--ZF44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

ZF44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(VF1L562, VF1L932);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--ZF54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

ZF54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(VF1L662, VF1L932);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--ZF64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

ZF64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(VF1L762, VF1L932);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--ZF74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

ZF74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(VF1L862, VF1L932);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--ZF84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

ZF84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(VF1L962, VF1L932);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--ZF94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

ZF94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(VF1L072, VF1L932);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--ZF05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

ZF05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(VF1L172, VF1L932);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--ZF2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

ZF2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(VF1L55, VF1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--ZF3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

ZF3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(VF1L65, VF1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--ZF4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

ZF4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(VF1L75, VF1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--ZF5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

ZF5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(VF1L85, VF1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--ZF6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

ZF6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(VF1L95, VF1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--ZF7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

ZF7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(VF1L06, VF1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--ZF8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

ZF8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(VF1L16, VF1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--ZF9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

ZF9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(VF1L26, VF1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--ZF01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

ZF01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(VF1L36, VF1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--ZF11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

ZF11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(VF1L46, VF1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--ZF21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

ZF21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(VF1L56, VF1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--ZF31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

ZF31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(VF1L66, VF1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--ZF41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

ZF41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(VF1L76, VF1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--ZF51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

ZF51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(VF1L86, VF1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--ZF61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

ZF61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(VF1L96, VF1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--ZF71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

ZF71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(VF1L07, VF1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--ZF75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

ZF75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(VF1L983, VF1L383);
UARTRIN = BIDIR(UARTRIN_tri_out);


--ZF65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

ZF65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(VF1L183, VF1L383);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(VF1L683);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(VF1L193);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(VF1L493);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(VF1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(VF1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(VF1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(VF1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(VF1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(VF1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(VF1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(VF1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(VF1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(VF1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(VF1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(VF1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(VF1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(VF1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(VF1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(VF1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(VF1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(VF1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(VF1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(VF1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(VF1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(VF1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(VF1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(VF1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(VF1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(VF1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(VF1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(VF1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(VF1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(VF1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(VF1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(VF1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(VF1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(VF1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(VF1L571);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(VF1L671);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(VF1L771);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(VF1L871);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(VF1L971);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(VF1L081);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(VF1L181);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(VF1L281);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(VF1L381);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(VF1L481);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(VF1L581);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(VF1L681);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(VF1L781);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(VF1L881);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(VF1L981);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(VF1L891);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(VF1L991);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(VF1L232);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(VF1L332);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(VF1L432);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(VF1L532);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(VF1L282);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(VF1L091);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(VF1L482);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(VF1L491);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(VF1L691);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(VF1L291);


--AG1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

AG1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(VF1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();


--P1L2 is sld_hub:sld_hub_inst|HUB_TDO~0 at LC5_8_D4
--operation mode is normal

P1L2 = AMPP_FUNCTION(P1L3Q);





