PPA Report for timeout_pattern_matcher.v (Module: timeout_pattern_matcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 5
IO Count: 20
Cell Count: 74

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 838.22 MHz
Reg-to-Reg Critical Path Delay: 0.989 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
