TimeQuest Timing Analyzer report for n6480
Tue Mar 31 20:12:13 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 164.12 MHz ; 164.12 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -5.093 ; -860.816      ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.391 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1263.612         ;
+-----------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                   ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.093 ; out_green[1] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.135      ;
; -5.092 ; out_green[1] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.134      ;
; -5.090 ; out_green[1] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.132      ;
; -5.054 ; out_green[1] ; vga_blue[0]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.096      ;
; -5.052 ; out_green[1] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 6.094      ;
; -5.032 ; out_green[3] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.061      ;
; -5.031 ; out_green[3] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.060      ;
; -4.996 ; out_green[3] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.025      ;
; -4.992 ; out_green[3] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.021      ;
; -4.971 ; out_green[3] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.000      ;
; -4.959 ; out_green[4] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.987      ;
; -4.958 ; out_green[4] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.986      ;
; -4.923 ; out_green[4] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.951      ;
; -4.919 ; out_green[4] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.947      ;
; -4.896 ; out_green[1] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.938      ;
; -4.895 ; out_green[3] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.931      ;
; -4.894 ; out_green[3] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.930      ;
; -4.892 ; out_green[3] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.928      ;
; -4.865 ; out_green[2] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.900      ;
; -4.857 ; out_green[2] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.892      ;
; -4.856 ; out_green[3] ; vga_blue[0]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.892      ;
; -4.856 ; out_green[2] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.891      ;
; -4.854 ; out_green[3] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.890      ;
; -4.826 ; out_green[4] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.861      ;
; -4.825 ; out_green[4] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.860      ;
; -4.821 ; out_green[2] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.856      ;
; -4.817 ; out_green[2] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.852      ;
; -4.816 ; out_green[5] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.844      ;
; -4.815 ; out_green[5] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.843      ;
; -4.787 ; out_green[4] ; vga_blue[0]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.822      ;
; -4.785 ; out_green[4] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.820      ;
; -4.776 ; out_green[3] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.818      ;
; -4.761 ; out_green[5] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.789      ;
; -4.757 ; out_green[4] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.792      ;
; -4.740 ; out_green[5] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.781      ;
; -4.739 ; out_green[2] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.781      ;
; -4.738 ; out_green[2] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.780      ;
; -4.736 ; out_green[3] ; vga_green[0]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.778      ;
; -4.735 ; out_green[3] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.777      ;
; -4.720 ; out_green[5] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.755      ;
; -4.719 ; out_green[5] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.754      ;
; -4.717 ; out_green[5] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.745      ;
; -4.713 ; out_green[5] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.741      ;
; -4.700 ; out_green[2] ; vga_blue[0]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.742      ;
; -4.700 ; out_green[5] ; vga_green[0]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.741      ;
; -4.699 ; out_green[5] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.740      ;
; -4.698 ; out_green[2] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.740      ;
; -4.698 ; out_green[3] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.734      ;
; -4.695 ; out_green[4] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.736      ;
; -4.681 ; out_green[5] ; vga_blue[0]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.716      ;
; -4.679 ; out_green[5] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.714      ;
; -4.670 ; out_green[2] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.705      ;
; -4.670 ; out_green[2] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.712      ;
; -4.667 ; out_green[3] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.709      ;
; -4.660 ; out_green[5] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.688      ;
; -4.655 ; out_green[4] ; vga_green[0]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.696      ;
; -4.654 ; out_green[4] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.695      ;
; -4.639 ; out_green[1] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.674      ;
; -4.632 ; out_green[4] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.660      ;
; -4.631 ; out_green[1] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.666      ;
; -4.631 ; out_green[5] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.672      ;
; -4.630 ; out_green[1] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.665      ;
; -4.614 ; out_green[3] ; vga_green[1]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.656      ;
; -4.596 ; out_green[3] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.638      ;
; -4.596 ; out_green[6] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.624      ;
; -4.595 ; out_green[1] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.630      ;
; -4.592 ; out_green[6] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.620      ;
; -4.591 ; out_green[6] ; vga_red[1]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.619      ;
; -4.591 ; out_green[1] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.626      ;
; -4.586 ; out_green[4] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.627      ;
; -4.581 ; out_green[6] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.622      ;
; -4.578 ; out_green[5] ; vga_green[1]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.619      ;
; -4.566 ; out_green[5] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.594      ;
; -4.560 ; out_green[6] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.595      ;
; -4.560 ; out_green[5] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.601      ;
; -4.559 ; out_green[6] ; vga_blue[1]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.594      ;
; -4.554 ; out_green[4] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.582      ;
; -4.552 ; out_green[6] ; vga_red[0]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.580      ;
; -4.548 ; out_green[6] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.576      ;
; -4.541 ; out_green[6] ; vga_green[0]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.582      ;
; -4.540 ; out_green[6] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.581      ;
; -4.533 ; out_green[3] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 5.562      ;
; -4.533 ; out_green[4] ; vga_green[1]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.574      ;
; -4.515 ; out_green[4] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.556      ;
; -4.514 ; out_green[2] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.549      ;
; -4.511 ; out_green[1] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.553      ;
; -4.472 ; out_green[6] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.513      ;
; -4.444 ; out_green[1] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.479      ;
; -4.437 ; out_green[4] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.465      ;
; -4.419 ; out_green[6] ; vga_green[1]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.460      ;
; -4.403 ; out_green[5] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.438      ;
; -4.401 ; out_green[6] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.008     ; 5.429      ;
; -4.401 ; out_green[6] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.442      ;
; -4.386 ; out_green[1] ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.428      ;
; -4.377 ; out_green[3] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 5.406      ;
; -4.322 ; out_green[4] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.357      ;
; -4.313 ; out_green[3] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 5.349      ;
; -4.310 ; out_green[3] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 5.352      ;
; -4.288 ; out_green[1] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 5.323      ;
; -4.274 ; out_green[5] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 5.315      ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.783      ;
; 0.520 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.786      ;
; 0.531 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.797      ;
; 0.653 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.919      ;
; 0.656 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.922      ;
; 0.658 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.924      ;
; 0.663 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; buffer_sel                                                                                                 ; buffer_in_a[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.088      ; 0.987      ;
; 0.668 ; n64_pixel:rgb_decoder|green_cap[2]                                                                         ; n64_pixel:rgb_decoder|green_final[2]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.935      ;
; 0.669 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.088      ; 0.991      ;
; 0.671 ; buffer_sel                                                                                                 ; buffer_in_a[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 0.991      ;
; 0.678 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.088      ; 1.000      ;
; 0.692 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.958      ;
; 0.697 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.991      ;
; 0.697 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.963      ;
; 0.698 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.965      ;
; 0.701 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.967      ;
; 0.702 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 0.991      ;
; 0.702 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.968      ;
; 0.704 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                          ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.970      ;
; 0.706 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 1.000      ;
; 0.707 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.024      ;
; 0.708 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.025      ;
; 0.711 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.977      ;
; 0.716 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.033      ;
; 0.716 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.033      ;
; 0.717 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.034      ;
; 0.722 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.083      ; 1.039      ;
; 0.735 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.024      ;
; 0.736 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.025      ;
; 0.744 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.033      ;
; 0.744 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.033      ;
; 0.745 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.034      ;
; 0.750 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.055      ; 1.039      ;
; 0.793 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.795 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.061      ;
; 0.804 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 1.351 ; 1.351 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.351 ; 1.351 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.975 ; 0.975 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 4.729 ; 4.729 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.273 ; 4.273 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.600 ; 4.600 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.436 ; 4.436 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.629 ; 4.629 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.729 ; 4.729 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.615 ; 4.615 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.416 ; 4.416 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.277 ; 4.277 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; -0.346 ; -0.346 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; -0.346 ; -0.346 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.385 ; -0.385 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -4.043 ; -4.043 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -4.043 ; -4.043 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -4.136 ; -4.136 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -4.062 ; -4.062 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -4.043 ; -4.043 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -4.148 ; -4.148 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -4.158 ; -4.158 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -4.047 ; -4.047 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -4.047 ; -4.047 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.522 ; 7.522 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.948 ; 6.948 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.914 ; 6.914 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.948 ; 6.948 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.648 ; 6.648 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.703 ; 6.703 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.684 ; 6.684 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.900 ; 6.900 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.905 ; 6.905 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.380 ; 7.380 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.406 ; 7.406 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.406 ; 7.406 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.389 ; 7.389 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 7.163 ; 7.163 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 7.200 ; 7.200 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.885 ; 6.885 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.189 ; 7.189 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 7.153 ; 7.153 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 7.131 ; 7.131 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.606 ; 7.606 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.532 ; 7.532 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.430 ; 7.430 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.491 ; 7.491 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.532 ; 7.532 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.455 ; 7.455 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.462 ; 7.462 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.399 ; 7.399 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.376 ; 7.376 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.199 ; 7.199 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.156 ; 7.156 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.610 ; 7.610 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.522 ; 7.522 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.648 ; 6.648 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.914 ; 6.914 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.948 ; 6.948 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.648 ; 6.648 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.703 ; 6.703 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.684 ; 6.684 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.900 ; 6.900 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.905 ; 6.905 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.380 ; 7.380 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 6.885 ; 6.885 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.406 ; 7.406 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.389 ; 7.389 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 7.163 ; 7.163 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 7.200 ; 7.200 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.885 ; 6.885 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.189 ; 7.189 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 7.153 ; 7.153 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 7.131 ; 7.131 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.606 ; 7.606 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.156 ; 7.156 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.430 ; 7.430 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.491 ; 7.491 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.532 ; 7.532 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.455 ; 7.455 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.462 ; 7.462 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.399 ; 7.399 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.376 ; 7.376 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.199 ; 7.199 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.156 ; 7.156 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.610 ; 7.610 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.554 ; -205.244      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1263.612         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.554 ; out_green[1]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.592      ;
; -1.553 ; out_green[1]                                                                                                                                  ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.591      ;
; -1.529 ; out_green[3]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.006     ; 2.555      ;
; -1.529 ; out_green[1]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.567      ;
; -1.528 ; out_green[3]                                                                                                                                  ; vga_red[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.006     ; 2.554      ;
; -1.526 ; out_green[1]                                                                                                                                  ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.564      ;
; -1.524 ; out_green[1]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.562      ;
; -1.502 ; out_green[3]                                                                                                                                  ; vga_red[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.006     ; 2.528      ;
; -1.500 ; out_green[3]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.006     ; 2.526      ;
; -1.490 ; out_green[4]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.515      ;
; -1.489 ; out_green[4]                                                                                                                                  ; vga_red[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.514      ;
; -1.481 ; out_green[3]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.006     ; 2.507      ;
; -1.475 ; out_green[3]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.507      ;
; -1.474 ; out_green[3]                                                                                                                                  ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.506      ;
; -1.463 ; out_green[4]                                                                                                                                  ; vga_red[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.488      ;
; -1.461 ; out_green[4]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.486      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a5~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.457 ; out_green[5]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.482      ;
; -1.456 ; out_green[5]                                                                                                                                  ; vga_red[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.481      ;
; -1.451 ; out_green[2]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.483      ;
; -1.450 ; out_green[3]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.482      ;
; -1.450 ; out_green[2]                                                                                                                                  ; vga_red[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.482      ;
; -1.447 ; out_green[3]                                                                                                                                  ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.479      ;
; -1.445 ; out_green[3]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.477      ;
; -1.444 ; out_green[1]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.482      ;
; -1.439 ; out_green[3]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.476      ;
; -1.437 ; out_green[4]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.468      ;
; -1.436 ; out_green[4]                                                                                                                                  ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.467      ;
; -1.434 ; out_green[5]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.459      ;
; -1.430 ; out_green[5]                                                                                                                                  ; vga_red[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.455      ;
; -1.428 ; out_green[5]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.453      ;
; -1.428 ; out_green[2]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.460      ;
; -1.427 ; out_green[5]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.463      ;
; -1.424 ; out_green[2]                                                                                                                                  ; vga_red[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.456      ;
; -1.422 ; out_green[2]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.454      ;
; -1.413 ; out_green[3]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.450      ;
; -1.412 ; out_green[3]                                                                                                                                  ; vga_green[0]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.449      ;
; -1.409 ; out_green[4]                                                                                                                                  ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.440      ;
; -1.407 ; out_green[4]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.438      ;
; -1.401 ; out_green[5]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.437      ;
; -1.400 ; out_green[4]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.436      ;
; -1.400 ; out_green[5]                                                                                                                                  ; vga_green[0]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.436      ;
; -1.394 ; out_green[2]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.432      ;
; -1.393 ; out_green[2]                                                                                                                                  ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.431      ;
; -1.391 ; out_green[5]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.422      ;
; -1.390 ; out_green[5]                                                                                                                                  ; vga_blue[1]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.421      ;
; -1.390 ; out_green[6]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.415      ;
; -1.389 ; out_green[6]                                                                                                                                  ; vga_red[1]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.414      ;
; -1.388 ; out_green[4]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.419      ;
; -1.379 ; out_green[5]                                                                                                                                  ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.404      ;
; -1.378 ; out_green[3]                                                                                                                                  ; vga_green[7]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.415      ;
; -1.374 ; out_green[4]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.399      ;
; -1.374 ; out_green[4]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.410      ;
; -1.373 ; out_green[4]                                                                                                                                  ; vga_green[0]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.409      ;
; -1.367 ; out_green[6]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.392      ;
; -1.366 ; out_green[2]                                                                                                                                  ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.404      ;
; -1.366 ; out_green[5]                                                                                                                                  ; vga_green[7]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.402      ;
; -1.365 ; out_green[3]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.000      ; 2.397      ;
; -1.364 ; out_green[2]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.402      ;
; -1.364 ; out_green[6]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.400      ;
; -1.363 ; out_green[5]                                                                                                                                  ; vga_blue[0]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.394      ;
; -1.363 ; out_green[6]                                                                                                                                  ; vga_red[0]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.388      ;
; -1.361 ; out_green[5]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.392      ;
; -1.361 ; out_green[6]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.386      ;
; -1.359 ; out_green[3]                                                                                                                                  ; vga_green[1]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.005      ; 2.396      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; n64_pixel:rgb_decoder|blue_cap[3]                                                                          ; n64_pixel:rgb_decoder|blue_final[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_cap[6]                                                                          ; n64_pixel:rgb_decoder|blue_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_cap[2]                                                                          ; n64_pixel:rgb_decoder|blue_final[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.284 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg0 ; n64_clock    ; n64_clock   ; 0.000        ; 0.069      ; 0.491      ;
; 0.287 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.069      ; 0.494      ;
; 0.291 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.495      ;
; 0.291 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[2] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_address_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.494      ;
; 0.294 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~portb_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.069      ; 0.501      ;
; 0.295 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.495      ;
; 0.296 ; buffer_sel                                                                                                 ; buffer_in_a[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.448      ;
; 0.297 ; buffer_sel                                                                                                 ; buffer_in_a[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[1] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1~porta_address_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.065      ; 0.501      ;
; 0.308 ; n64_pixel:rgb_decoder|green_final[4]                                                                       ; n64_pixel:rgb_decoder|green_out[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.460      ;
; 0.309 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.513      ;
; 0.310 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.514      ;
; 0.310 ; n64_pixel:rgb_decoder|green_final[3]                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.462      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.517      ;
; 0.313 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.513      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.518      ;
; 0.314 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.514      ;
; 0.315 ; n64_pixel:rgb_decoder|green_cap[2]                                                                         ; n64_pixel:rgb_decoder|green_final[2]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.468      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.521      ;
; 0.317 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.318 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.318 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.470      ;
; 0.320 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                          ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; n64_pixel:rgb_decoder|red_final[2]                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; n64_pixel:rgb_decoder|blue_final[2]                                                                        ; n64_pixel:rgb_decoder|blue_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.521      ;
; 0.322 ; n64_pixel:rgb_decoder|blue_cap[5]                                                                          ; n64_pixel:rgb_decoder|blue_final[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; n64_pixel:rgb_decoder|blue_cap[1]                                                                          ; n64_pixel:rgb_decoder|blue_final[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; n64_pixel:rgb_decoder|green_final[6]                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.347 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.499      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                              ; line_count[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                              ; line_count[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                             ; line_count[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[2]                                                                                            ; vga_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                            ; vga_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                           ; vga_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                            ; n64_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                           ; n64_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_osc                                                                                                    ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; hsync_time[4]                                                                                              ; hsync_time[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                              ; hsync_time[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                             ; hsync_time[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                             ; hsync_time[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[4]                                                                                              ; line_count[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[7]                                                                                              ; line_count[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[13]                                                                                             ; line_count[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[14]                                                                                             ; line_count[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[4]                                                                                            ; vga_px_count[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[7]                                                                                            ; vga_px_count[7]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[13]                                                                                           ; vga_px_count[13]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[14]                                                                                           ; vga_px_count[14]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[4]                                                                                              ; vsync_time[4]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[7]                                                                                              ; vsync_time[7]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[13]                                                                                             ; vsync_time[13]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[14]                                                                                             ; vsync_time[14]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[4]                                                                                            ; n64_px_count[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[7]                                                                                            ; n64_px_count[7]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_nim:auto_generated|altsyncram_af81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.428 ; 0.428 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.428 ; 0.428 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.288 ; 0.288 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 2.561 ; 2.561 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 2.323 ; 2.323 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 2.477 ; 2.477 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.409 ; 2.409 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.491 ; 2.491 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.561 ; 2.561 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.498 ; 2.498 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.396 ; 2.396 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 2.310 ; 2.310 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.070  ; 0.070  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.070  ; 0.070  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.049  ; 0.049  ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.203 ; -2.203 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.255 ; -2.255 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.199 ; -2.199 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.264 ; -2.264 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.276 ; -2.276 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.191 ; -2.191 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.212 ; 4.212 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.927 ; 3.927 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.907 ; 3.907 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.927 ; 3.927 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.776 ; 3.776 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.768 ; 3.768 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.895 ; 3.895 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.897 ; 3.897 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.122 ; 4.122 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.136 ; 4.136 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.136 ; 4.136 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.128 ; 4.128 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.012 ; 4.012 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.025 ; 4.025 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.045 ; 4.045 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.883 ; 3.883 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.019 ; 4.019 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.005 ; 4.005 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.262 ; 4.262 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.218 ; 4.218 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.179 ; 4.179 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.187 ; 4.187 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.218 ; 4.218 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.184 ; 4.184 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.173 ; 4.173 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.114 ; 4.114 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.164 ; 4.164 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.156 ; 4.156 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.226 ; 4.226 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.212 ; 4.212 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.768 ; 3.768 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.907 ; 3.907 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.927 ; 3.927 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.776 ; 3.776 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.768 ; 3.768 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.895 ; 3.895 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.897 ; 3.897 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.122 ; 4.122 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.883 ; 3.883 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.136 ; 4.136 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.128 ; 4.128 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.012 ; 4.012 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.025 ; 4.025 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.045 ; 4.045 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.883 ; 3.883 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.019 ; 4.019 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.005 ; 4.005 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.262 ; 4.262 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.179 ; 4.179 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.187 ; 4.187 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.218 ; 4.218 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.184 ; 4.184 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.173 ; 4.173 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.114 ; 4.114 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.164 ; 4.164 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.156 ; 4.156 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.226 ; 4.226 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.093   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  n64_clock       ; -5.093   ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -860.816 ; 0.0   ; 0.0      ; 0.0     ; -1263.612           ;
;  n64_clock       ; -860.816 ; 0.000 ; N/A      ; N/A     ; -1263.612           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; switches[*]  ; n64_clock  ; 1.351 ; 1.351 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 1.351 ; 1.351 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.975 ; 0.975 ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; 4.729 ; 4.729 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 4.273 ; 4.273 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 4.600 ; 4.600 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 4.436 ; 4.436 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 4.629 ; 4.629 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.729 ; 4.729 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 4.615 ; 4.615 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 4.416 ; 4.416 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 4.277 ; 4.277 ; Fall       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; switches[*]  ; n64_clock  ; 0.070  ; 0.070  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.070  ; 0.070  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.049  ; 0.049  ; Rise       ; n64_clock       ;
; n64_data[*]  ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -2.203 ; -2.203 ; Fall       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -2.255 ; -2.255 ; Fall       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.199 ; -2.199 ; Fall       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.264 ; -2.264 ; Fall       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.276 ; -2.276 ; Fall       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.191 ; -2.191 ; Fall       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -2.190 ; -2.190 ; Fall       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 7.522 ; 7.522 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 6.948 ; 6.948 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 6.914 ; 6.914 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 6.948 ; 6.948 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 6.654 ; 6.654 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 6.648 ; 6.648 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 6.712 ; 6.712 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 6.703 ; 6.703 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 6.683 ; 6.683 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 6.684 ; 6.684 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 6.900 ; 6.900 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 6.905 ; 6.905 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.380 ; 7.380 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.406 ; 7.406 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 7.406 ; 7.406 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.389 ; 7.389 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 7.163 ; 7.163 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 7.140 ; 7.140 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 7.200 ; 7.200 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 6.885 ; 6.885 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 7.189 ; 7.189 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 7.153 ; 7.153 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 7.131 ; 7.131 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.606 ; 7.606 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.532 ; 7.532 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 7.430 ; 7.430 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 7.491 ; 7.491 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 7.532 ; 7.532 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 7.455 ; 7.455 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 7.462 ; 7.462 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 7.399 ; 7.399 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 7.376 ; 7.376 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.199 ; 7.199 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.156 ; 7.156 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 7.417 ; 7.417 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 7.610 ; 7.610 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; vga_blank     ; n64_clock  ; 4.212 ; 4.212 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.768 ; 3.768 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.907 ; 3.907 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.927 ; 3.927 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.776 ; 3.776 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.768 ; 3.768 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.806 ; 3.806 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.895 ; 3.895 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.897 ; 3.897 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 4.122 ; 4.122 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.883 ; 3.883 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 4.136 ; 4.136 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 4.128 ; 4.128 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 4.012 ; 4.012 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.025 ; 4.025 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.045 ; 4.045 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.883 ; 3.883 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 4.031 ; 4.031 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 4.019 ; 4.019 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 4.005 ; 4.005 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 4.262 ; 4.262 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.179 ; 4.179 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.187 ; 4.187 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.218 ; 4.218 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.184 ; 4.184 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.173 ; 4.173 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 4.114 ; 4.114 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 4.164 ; 4.164 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 4.039 ; 4.039 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 4.011 ; 4.011 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 4.156 ; 4.156 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 4.226 ; 4.226 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 13937    ; 142      ; 0        ; 122      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 13937    ; 142      ; 0        ; 122      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 31 20:12:12 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.093      -860.816 n64_clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1263.612 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.554      -205.244 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1263.612 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Tue Mar 31 20:12:13 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


