
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980535 heartbeat IPC: 3.3551 cumulative IPC: 3.3551 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362484 heartbeat IPC: 2.95687 cumulative IPC: 3.14343 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127070 (Simulation time: 0 hr 2 min 9 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26494924 heartbeat IPC: 0.496711 cumulative IPC: 0.272215 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64419390 heartbeat IPC: 0.263682 cumulative IPC: 0.266466 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 101487889 heartbeat IPC: 0.269771 cumulative IPC: 0.267778 (Simulation time: 0 hr 5 min 47 sec) 
Finished CPU 0 instructions: 25000000 cycles: 93360837 cumulative IPC: 0.267778 (Simulation time: 0 hr 5 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.267778 instructions: 25000000 cycles: 93360837
cpu0_DTLB TOTAL     ACCESS:    6314809  HIT:    5877233  MISS:     437576
cpu0_DTLB LOAD      ACCESS:    5890022  HIT:    5609727  MISS:     280295
cpu0_DTLB RFO       ACCESS:     424787  HIT:     267506  MISS:     157281
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3784 cycles
cpu0_ITLB TOTAL     ACCESS:    2383371  HIT:    2383371  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383371  HIT:    2383371  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I LOAD      ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437576  HIT:     432146  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280295  HIT:     275609  MISS:       4686
cpu0_STLB RFO       ACCESS:     157281  HIT:     156537  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 184.542 cycles
cpu0_L1D TOTAL     ACCESS:    6194579  HIT:    4952390  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5559117  HIT:    4433324  MISS:    1125793
cpu0_L1D RFO       ACCESS:     630061  HIT:     515615  MISS:     114446
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5401  HIT:       3451  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 136.59 cycles
cpu0_L2C TOTAL     ACCESS:    4990936  HIT:    3362283  MISS:    1628653
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     104220  MISS:    1021568
cpu0_L2C RFO       ACCESS:     114439  HIT:      69861  MISS:      44578
cpu0_L2C PREFETCH  ACCESS:    3400681  HIT:    2842573  MISS:     558108
cpu0_L2C WRITEBACK ACCESS:     348078  HIT:     344313  MISS:       3765
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1316  MISS:        634
cpu0_L2C PREFETCH  REQUESTED:    4010445  ISSUED:    3431185  USEFUL:     447341  USELESS:     110840
cpu0_L2C AVERAGE MISS LATENCY: 110.636 cycles
LLC TOTAL     ACCESS:    1876985  HIT:    1201784  MISS:     675201
LLC LOAD      ACCESS:    1021568  HIT:     416401  MISS:     605167
LLC RFO       ACCESS:      44578  HIT:      18368  MISS:      26210
LLC PREFETCH  ACCESS:     560226  HIT:     518236  MISS:      41990
LLC WRITEBACK ACCESS:     249979  HIT:     248397  MISS:       1582
LLC TRANSLATION ACCESS:        634  HIT:        382  MISS:        252
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 217.811 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51194  ROW_BUFFER_MISS:     621992
 DBUS AVG_CONGESTED_CYCLE:    3.95887
 WQ ROW_BUFFER_HIT:      33203  ROW_BUFFER_MISS:     176423  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1812
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

