============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:31:42 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5835 instances
RUN-0007 : 2445 luts, 1985 seqs, 790 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6973 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4752 nets have 2 pins
RUN-1001 : 1413 nets have [3 - 5] pins
RUN-1001 : 620 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5833 instances, 2445 luts, 1985 seqs, 1233 slices, 239 macros(1232 instances: 789 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27521, tnet num: 6971, tinst num: 5833, tnode num: 33998, tedge num: 45556.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.807883s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.4%)

RUN-1004 : used memory is 263 MB, reserved memory is 241 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.946219s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.69707e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5833.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12654e+06, overlap = 43.25
PHY-3002 : Step(2): len = 971123, overlap = 45
PHY-3002 : Step(3): len = 589220, overlap = 46.1562
PHY-3002 : Step(4): len = 541599, overlap = 62.7188
PHY-3002 : Step(5): len = 423258, overlap = 57.5938
PHY-3002 : Step(6): len = 386405, overlap = 78.4062
PHY-3002 : Step(7): len = 340530, overlap = 96.6875
PHY-3002 : Step(8): len = 309272, overlap = 124.062
PHY-3002 : Step(9): len = 263996, overlap = 128.219
PHY-3002 : Step(10): len = 242741, overlap = 139.031
PHY-3002 : Step(11): len = 227652, overlap = 136.875
PHY-3002 : Step(12): len = 212115, overlap = 145.656
PHY-3002 : Step(13): len = 196159, overlap = 170.062
PHY-3002 : Step(14): len = 185620, overlap = 176.312
PHY-3002 : Step(15): len = 176296, overlap = 197.25
PHY-3002 : Step(16): len = 173502, overlap = 215.062
PHY-3002 : Step(17): len = 163644, overlap = 224.375
PHY-3002 : Step(18): len = 154855, overlap = 232.125
PHY-3002 : Step(19): len = 149806, overlap = 242.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10537e-05
PHY-3002 : Step(20): len = 157344, overlap = 204.25
PHY-3002 : Step(21): len = 164623, overlap = 200.375
PHY-3002 : Step(22): len = 170486, overlap = 140.656
PHY-3002 : Step(23): len = 177829, overlap = 135.719
PHY-3002 : Step(24): len = 177325, overlap = 129.812
PHY-3002 : Step(25): len = 177713, overlap = 119.062
PHY-3002 : Step(26): len = 173919, overlap = 106.344
PHY-3002 : Step(27): len = 171512, overlap = 90.0938
PHY-3002 : Step(28): len = 168381, overlap = 97.5625
PHY-3002 : Step(29): len = 167362, overlap = 86.5625
PHY-3002 : Step(30): len = 163991, overlap = 84.9062
PHY-3002 : Step(31): len = 160917, overlap = 90.0312
PHY-3002 : Step(32): len = 157216, overlap = 92.375
PHY-3002 : Step(33): len = 156931, overlap = 95
PHY-3002 : Step(34): len = 155065, overlap = 93.9062
PHY-3002 : Step(35): len = 151728, overlap = 92.25
PHY-3002 : Step(36): len = 150086, overlap = 97.3438
PHY-3002 : Step(37): len = 147970, overlap = 95.4062
PHY-3002 : Step(38): len = 146444, overlap = 92.875
PHY-3002 : Step(39): len = 145062, overlap = 91.5938
PHY-3002 : Step(40): len = 144705, overlap = 86.0312
PHY-3002 : Step(41): len = 143149, overlap = 77.6562
PHY-3002 : Step(42): len = 143205, overlap = 75.2188
PHY-3002 : Step(43): len = 143597, overlap = 68.1875
PHY-3002 : Step(44): len = 141179, overlap = 65
PHY-3002 : Step(45): len = 140903, overlap = 63.5938
PHY-3002 : Step(46): len = 140374, overlap = 64.8438
PHY-3002 : Step(47): len = 140028, overlap = 63.3438
PHY-3002 : Step(48): len = 139788, overlap = 61.1562
PHY-3002 : Step(49): len = 137768, overlap = 59.4688
PHY-3002 : Step(50): len = 137539, overlap = 61.5312
PHY-3002 : Step(51): len = 137683, overlap = 66.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21074e-05
PHY-3002 : Step(52): len = 137504, overlap = 69.5938
PHY-3002 : Step(53): len = 137697, overlap = 69.9062
PHY-3002 : Step(54): len = 137982, overlap = 70.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.42148e-05
PHY-3002 : Step(55): len = 140177, overlap = 63.625
PHY-3002 : Step(56): len = 140465, overlap = 61.375
PHY-3002 : Step(57): len = 143509, overlap = 60.4062
PHY-3002 : Step(58): len = 144460, overlap = 64
PHY-3002 : Step(59): len = 149519, overlap = 60.0625
PHY-3002 : Step(60): len = 152160, overlap = 50.6875
PHY-3002 : Step(61): len = 154009, overlap = 49.8438
PHY-3002 : Step(62): len = 154426, overlap = 49.6875
PHY-3002 : Step(63): len = 154539, overlap = 49.8438
PHY-3002 : Step(64): len = 154838, overlap = 57.25
PHY-3002 : Step(65): len = 153026, overlap = 54.25
PHY-3002 : Step(66): len = 151958, overlap = 50.1875
PHY-3002 : Step(67): len = 152750, overlap = 50.4688
PHY-3002 : Step(68): len = 153413, overlap = 53.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.84297e-05
PHY-3002 : Step(69): len = 154038, overlap = 53.1875
PHY-3002 : Step(70): len = 154981, overlap = 52.9375
PHY-3002 : Step(71): len = 155177, overlap = 52.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023231s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (403.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 200928, over cnt = 786(2%), over = 3832, worst = 40
PHY-1001 : End global iterations;  0.381366s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (151.6%)

PHY-1001 : Congestion index: top1 = 55.30, top5 = 40.14, top10 = 32.48, top15 = 27.45.
PHY-3001 : End congestion estimation;  0.485569s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (141.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168801s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11158e-06
PHY-3002 : Step(72): len = 167984, overlap = 69.0938
PHY-3002 : Step(73): len = 167990, overlap = 72.4375
PHY-3002 : Step(74): len = 161653, overlap = 92.5312
PHY-3002 : Step(75): len = 162147, overlap = 91.625
PHY-3002 : Step(76): len = 157352, overlap = 92.75
PHY-3002 : Step(77): len = 157219, overlap = 90.6875
PHY-3002 : Step(78): len = 154000, overlap = 89.8125
PHY-3002 : Step(79): len = 153602, overlap = 90.9688
PHY-3002 : Step(80): len = 151638, overlap = 92.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.22316e-06
PHY-3002 : Step(81): len = 150916, overlap = 92.1562
PHY-3002 : Step(82): len = 150981, overlap = 92.875
PHY-3002 : Step(83): len = 150981, overlap = 92.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64463e-05
PHY-3002 : Step(84): len = 155347, overlap = 89.5625
PHY-3002 : Step(85): len = 155679, overlap = 87.5
PHY-3002 : Step(86): len = 157535, overlap = 85.0625
PHY-3002 : Step(87): len = 157874, overlap = 84.8438
PHY-3002 : Step(88): len = 159792, overlap = 77.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 880/6973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 183336, over cnt = 756(2%), over = 3682, worst = 35
PHY-1001 : End global iterations;  0.288626s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 56.19, top5 = 39.61, top10 = 31.46, top15 = 26.38.
PHY-3001 : End congestion estimation;  0.398658s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (141.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153624s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85857e-05
PHY-3002 : Step(89): len = 159249, overlap = 289.719
PHY-3002 : Step(90): len = 159303, overlap = 289.594
PHY-3002 : Step(91): len = 163243, overlap = 238.438
PHY-3002 : Step(92): len = 164724, overlap = 230.344
PHY-3002 : Step(93): len = 167826, overlap = 215.531
PHY-3002 : Step(94): len = 166880, overlap = 202.531
PHY-3002 : Step(95): len = 166987, overlap = 202.375
PHY-3002 : Step(96): len = 168048, overlap = 175.188
PHY-3002 : Step(97): len = 167317, overlap = 168.031
PHY-3002 : Step(98): len = 167340, overlap = 168.188
PHY-3002 : Step(99): len = 166914, overlap = 157.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.71715e-05
PHY-3002 : Step(100): len = 168007, overlap = 147.438
PHY-3002 : Step(101): len = 168490, overlap = 145.219
PHY-3002 : Step(102): len = 169426, overlap = 141.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.43429e-05
PHY-3002 : Step(103): len = 179353, overlap = 109.656
PHY-3002 : Step(104): len = 181110, overlap = 107.062
PHY-3002 : Step(105): len = 191051, overlap = 74.0312
PHY-3002 : Step(106): len = 188492, overlap = 71.8438
PHY-3002 : Step(107): len = 188212, overlap = 73.0312
PHY-3002 : Step(108): len = 188449, overlap = 69.5312
PHY-3002 : Step(109): len = 189327, overlap = 63.7188
PHY-3002 : Step(110): len = 191900, overlap = 55.875
PHY-3002 : Step(111): len = 190666, overlap = 60.5625
PHY-3002 : Step(112): len = 190666, overlap = 60.5625
PHY-3002 : Step(113): len = 189957, overlap = 61.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148686
PHY-3002 : Step(114): len = 195806, overlap = 56.5312
PHY-3002 : Step(115): len = 197490, overlap = 54.9688
PHY-3002 : Step(116): len = 203222, overlap = 44.25
PHY-3002 : Step(117): len = 205693, overlap = 41.9688
PHY-3002 : Step(118): len = 204073, overlap = 38.8438
PHY-3002 : Step(119): len = 203681, overlap = 39.8125
PHY-3002 : Step(120): len = 202657, overlap = 42.7812
PHY-3002 : Step(121): len = 202542, overlap = 43
PHY-3002 : Step(122): len = 202541, overlap = 39.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000297372
PHY-3002 : Step(123): len = 205048, overlap = 36.7188
PHY-3002 : Step(124): len = 207372, overlap = 33.1875
PHY-3002 : Step(125): len = 209880, overlap = 32.7812
PHY-3002 : Step(126): len = 211293, overlap = 30.9375
PHY-3002 : Step(127): len = 214510, overlap = 29
PHY-3002 : Step(128): len = 217218, overlap = 25.375
PHY-3002 : Step(129): len = 218332, overlap = 24.0312
PHY-3002 : Step(130): len = 218381, overlap = 23.7188
PHY-3002 : Step(131): len = 218583, overlap = 22.125
PHY-3002 : Step(132): len = 218264, overlap = 19.625
PHY-3002 : Step(133): len = 217178, overlap = 19.9062
PHY-3002 : Step(134): len = 216368, overlap = 19.5938
PHY-3002 : Step(135): len = 216211, overlap = 18.7812
PHY-3002 : Step(136): len = 216020, overlap = 18.7812
PHY-3002 : Step(137): len = 215593, overlap = 19.2188
PHY-3002 : Step(138): len = 214812, overlap = 19.8438
PHY-3002 : Step(139): len = 213915, overlap = 18.0938
PHY-3002 : Step(140): len = 213420, overlap = 18.25
PHY-3002 : Step(141): len = 213151, overlap = 18.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000594743
PHY-3002 : Step(142): len = 215145, overlap = 17.25
PHY-3002 : Step(143): len = 217262, overlap = 18.3438
PHY-3002 : Step(144): len = 218911, overlap = 17.9688
PHY-3002 : Step(145): len = 220275, overlap = 16.7188
PHY-3002 : Step(146): len = 221492, overlap = 17.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00118292
PHY-3002 : Step(147): len = 222671, overlap = 17.2188
PHY-3002 : Step(148): len = 223969, overlap = 17.0625
PHY-3002 : Step(149): len = 226139, overlap = 16.5312
PHY-3002 : Step(150): len = 229043, overlap = 15.2188
PHY-3002 : Step(151): len = 230671, overlap = 15.625
PHY-3002 : Step(152): len = 231861, overlap = 13.0312
PHY-3002 : Step(153): len = 233026, overlap = 11.3438
PHY-3002 : Step(154): len = 233613, overlap = 11.75
PHY-3002 : Step(155): len = 234293, overlap = 10.9688
PHY-3002 : Step(156): len = 235024, overlap = 10.875
PHY-3002 : Step(157): len = 234920, overlap = 11.2188
PHY-3002 : Step(158): len = 234702, overlap = 11.4688
PHY-3002 : Step(159): len = 234293, overlap = 12.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00236584
PHY-3002 : Step(160): len = 234927, overlap = 12
PHY-3002 : Step(161): len = 235759, overlap = 11.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27521, tnet num: 6971, tinst num: 5833, tnode num: 33998, tedge num: 45556.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.162602s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.8%)

RUN-1004 : used memory is 301 MB, reserved memory is 281 MB, peak memory is 313 MB
OPT-1001 : Total overflow 155.38 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/6973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 294240, over cnt = 928(2%), over = 2608, worst = 21
PHY-1001 : End global iterations;  0.479901s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (182.3%)

PHY-1001 : Congestion index: top1 = 38.30, top5 = 30.28, top10 = 26.71, top15 = 24.39.
PHY-1001 : End incremental global routing;  0.592997s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (166.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172934s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.878476s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (144.1%)

OPT-1001 : Current memory(MB): used = 309, reserve = 289, peak = 313.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5795/6973.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 294240, over cnt = 928(2%), over = 2608, worst = 21
PHY-1002 : len = 302824, over cnt = 555(1%), over = 1242, worst = 15
PHY-1002 : len = 308744, over cnt = 223(0%), over = 507, worst = 10
PHY-1002 : len = 311696, over cnt = 62(0%), over = 128, worst = 6
PHY-1002 : len = 313064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.367894s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (148.7%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 27.41, top10 = 24.79, top15 = 22.96.
OPT-1001 : End congestion update;  0.473780s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (141.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6971 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127299s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.601229s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (132.5%)

OPT-1001 : Current memory(MB): used = 312, reserve = 292, peak = 313.
OPT-1001 : End physical optimization;  2.698351s wall, 3.203125s user + 0.078125s system = 3.281250s CPU (121.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2445 LUT to BLE ...
SYN-4008 : Packed 2445 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 558 SEQ with LUT/SLICE
SYN-4006 : 1008 single LUT's are left
SYN-4006 : 405 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2850/5273 primitive instances ...
PHY-3001 : End packing;  0.267320s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3038 instances
RUN-1001 : 1433 mslices, 1433 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6014 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3749 nets have 2 pins
RUN-1001 : 1442 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3036 instances, 2866 slices, 239 macros(1232 instances: 789 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 235940, Over = 33.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2968/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 303368, over cnt = 332(0%), over = 477, worst = 6
PHY-1002 : len = 304744, over cnt = 212(0%), over = 269, worst = 4
PHY-1002 : len = 306440, over cnt = 85(0%), over = 98, worst = 4
PHY-1002 : len = 307264, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 307448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.563025s wall, 0.734375s user + 0.093750s system = 0.828125s CPU (147.1%)

PHY-1001 : Congestion index: top1 = 31.88, top5 = 27.07, top10 = 24.13, top15 = 22.18.
PHY-3001 : End congestion estimation;  0.703445s wall, 0.890625s user + 0.093750s system = 0.984375s CPU (139.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24205, tnet num: 6012, tinst num: 3036, tnode num: 28955, tedge num: 41745.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265766s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (97.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 300 MB, peak memory is 319 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.429021s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.78569e-05
PHY-3002 : Step(162): len = 225648, overlap = 35
PHY-3002 : Step(163): len = 219800, overlap = 36.75
PHY-3002 : Step(164): len = 210983, overlap = 39.75
PHY-3002 : Step(165): len = 206622, overlap = 46.25
PHY-3002 : Step(166): len = 204496, overlap = 51.25
PHY-3002 : Step(167): len = 202854, overlap = 53.25
PHY-3002 : Step(168): len = 202566, overlap = 53
PHY-3002 : Step(169): len = 202009, overlap = 54.25
PHY-3002 : Step(170): len = 201787, overlap = 53.5
PHY-3002 : Step(171): len = 201656, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.57138e-05
PHY-3002 : Step(172): len = 206747, overlap = 43
PHY-3002 : Step(173): len = 208667, overlap = 39.75
PHY-3002 : Step(174): len = 212428, overlap = 32.75
PHY-3002 : Step(175): len = 214433, overlap = 33
PHY-3002 : Step(176): len = 216209, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000191428
PHY-3002 : Step(177): len = 220636, overlap = 28
PHY-3002 : Step(178): len = 222845, overlap = 27
PHY-3002 : Step(179): len = 229629, overlap = 25
PHY-3002 : Step(180): len = 228619, overlap = 24.5
PHY-3002 : Step(181): len = 228217, overlap = 26
PHY-3002 : Step(182): len = 227460, overlap = 24.5
PHY-3002 : Step(183): len = 228546, overlap = 25.25
PHY-3002 : Step(184): len = 230074, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000382855
PHY-3002 : Step(185): len = 235399, overlap = 23
PHY-3002 : Step(186): len = 239189, overlap = 22.75
PHY-3002 : Step(187): len = 242267, overlap = 20.75
PHY-3002 : Step(188): len = 244426, overlap = 19
PHY-3002 : Step(189): len = 244903, overlap = 19.5
PHY-3002 : Step(190): len = 245234, overlap = 19.25
PHY-3002 : Step(191): len = 245681, overlap = 18
PHY-3002 : Step(192): len = 246073, overlap = 18.25
PHY-3002 : Step(193): len = 246232, overlap = 19.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00076571
PHY-3002 : Step(194): len = 249827, overlap = 18.5
PHY-3002 : Step(195): len = 254077, overlap = 16.5
PHY-3002 : Step(196): len = 257572, overlap = 14.75
PHY-3002 : Step(197): len = 260452, overlap = 15.5
PHY-3002 : Step(198): len = 262798, overlap = 15.75
PHY-3002 : Step(199): len = 263865, overlap = 14.75
PHY-3002 : Step(200): len = 264457, overlap = 14.75
PHY-3002 : Step(201): len = 264702, overlap = 14.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00139473
PHY-3002 : Step(202): len = 266864, overlap = 13.25
PHY-3002 : Step(203): len = 269342, overlap = 13.75
PHY-3002 : Step(204): len = 271705, overlap = 14.25
PHY-3002 : Step(205): len = 274547, overlap = 13.25
PHY-3002 : Step(206): len = 277251, overlap = 15.5
PHY-3002 : Step(207): len = 278512, overlap = 14.75
PHY-3002 : Step(208): len = 279158, overlap = 13
PHY-3002 : Step(209): len = 279734, overlap = 13.25
PHY-3002 : Step(210): len = 280604, overlap = 12.75
PHY-3002 : Step(211): len = 281258, overlap = 13.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00250345
PHY-3002 : Step(212): len = 282730, overlap = 13.75
PHY-3002 : Step(213): len = 284800, overlap = 15.25
PHY-3002 : Step(214): len = 286504, overlap = 15.5
PHY-3002 : Step(215): len = 288678, overlap = 15.75
PHY-3002 : Step(216): len = 292300, overlap = 15.5
PHY-3002 : Step(217): len = 293891, overlap = 14.5
PHY-3002 : Step(218): len = 294903, overlap = 14.75
PHY-3002 : Step(219): len = 295241, overlap = 14.25
PHY-3002 : Step(220): len = 295258, overlap = 14.5
PHY-3002 : Step(221): len = 295479, overlap = 14
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00419585
PHY-3002 : Step(222): len = 296204, overlap = 14
PHY-3002 : Step(223): len = 297379, overlap = 13.75
PHY-3002 : Step(224): len = 298571, overlap = 14
PHY-3002 : Step(225): len = 299996, overlap = 13
PHY-3002 : Step(226): len = 301606, overlap = 12.75
PHY-3002 : Step(227): len = 303212, overlap = 12.75
PHY-3002 : Step(228): len = 304682, overlap = 12.5
PHY-3002 : Step(229): len = 305174, overlap = 12.75
PHY-3002 : Step(230): len = 305624, overlap = 12.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00698387
PHY-3002 : Step(231): len = 305963, overlap = 12.75
PHY-3002 : Step(232): len = 307019, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.896583s wall, 0.593750s user + 1.781250s system = 2.375000s CPU (264.9%)

PHY-3001 : Trial Legalized: Len = 314618
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 384600, over cnt = 405(1%), over = 620, worst = 8
PHY-1002 : len = 386376, over cnt = 236(0%), over = 323, worst = 7
PHY-1002 : len = 387952, over cnt = 108(0%), over = 138, worst = 3
PHY-1002 : len = 388800, over cnt = 37(0%), over = 50, worst = 3
PHY-1002 : len = 389400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.888233s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (156.6%)

PHY-1001 : Congestion index: top1 = 35.54, top5 = 29.85, top10 = 26.56, top15 = 24.53.
PHY-3001 : End congestion estimation;  1.037389s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (147.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155582s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151968
PHY-3002 : Step(233): len = 288237, overlap = 1
PHY-3002 : Step(234): len = 275184, overlap = 4.5
PHY-3002 : Step(235): len = 270271, overlap = 5.25
PHY-3002 : Step(236): len = 269220, overlap = 5.75
PHY-3002 : Step(237): len = 267173, overlap = 7.75
PHY-3002 : Step(238): len = 266550, overlap = 7.75
PHY-3002 : Step(239): len = 265747, overlap = 7.25
PHY-3002 : Step(240): len = 265569, overlap = 8
PHY-3002 : Step(241): len = 265519, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 269012, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020474s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-3001 : 30 instances has been re-located, deltaX = 3, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 269481, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24205, tnet num: 6012, tinst num: 3036, tnode num: 28955, tedge num: 41745.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.319162s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.5%)

RUN-1004 : used memory is 318 MB, reserved memory is 301 MB, peak memory is 328 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1333/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 338408, over cnt = 402(1%), over = 618, worst = 7
PHY-1002 : len = 340680, over cnt = 256(0%), over = 334, worst = 4
PHY-1002 : len = 343104, over cnt = 74(0%), over = 95, worst = 3
PHY-1002 : len = 343896, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 343976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.745926s wall, 1.078125s user + 0.093750s system = 1.171875s CPU (157.1%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.10, top10 = 25.11, top15 = 23.16.
PHY-1001 : End incremental global routing;  0.888767s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (147.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165707s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.175309s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (136.9%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 328.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040504s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.2%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.10, top10 = 25.11, top15 = 23.16.
OPT-1001 : End congestion update;  0.163224s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115792s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.5%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.279133s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.2%)

OPT-1001 : Current memory(MB): used = 324, reserve = 306, peak = 328.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116536s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040271s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.10, top10 = 25.11, top15 = 23.16.
PHY-1001 : End incremental global routing;  0.161257s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.152859s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5142/6014.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041676s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.5%)

PHY-1001 : Congestion index: top1 = 33.32, top5 = 28.10, top10 = 25.11, top15 = 23.16.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116220s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.532672s wall, 3.859375s user + 0.093750s system = 3.953125s CPU (111.9%)

RUN-1003 : finish command "place" in  22.965653s wall, 37.390625s user + 11.156250s system = 48.546875s CPU (211.4%)

RUN-1004 : used memory is 298 MB, reserved memory is 279 MB, peak memory is 328 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3038 instances
RUN-1001 : 1433 mslices, 1433 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6014 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3749 nets have 2 pins
RUN-1001 : 1442 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24205, tnet num: 6012, tinst num: 3036, tnode num: 28955, tedge num: 41745.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.249933s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.0%)

RUN-1004 : used memory is 315 MB, reserved memory is 297 MB, peak memory is 350 MB
PHY-1001 : 1433 mslices, 1433 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331184, over cnt = 443(1%), over = 740, worst = 8
PHY-1002 : len = 333816, over cnt = 279(0%), over = 419, worst = 7
PHY-1002 : len = 337544, over cnt = 58(0%), over = 79, worst = 5
PHY-1002 : len = 338168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.716155s wall, 1.171875s user + 0.078125s system = 1.250000s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 33.38, top5 = 27.98, top10 = 24.93, top15 = 23.05.
PHY-1001 : End global routing;  0.847462s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (164.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 347, reserve = 328, peak = 350.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 600, reserve = 584, peak = 600.
PHY-1001 : End build detailed router design. 3.934301s wall, 3.875000s user + 0.062500s system = 3.937500s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.249845s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 633, reserve = 618, peak = 633.
PHY-1001 : End phase 1; 4.256056s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2305 net; 2.910313s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (100.4%)

PHY-1022 : len = 854016, over cnt = 122(0%), over = 122, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 637, reserve = 622, peak = 637.
PHY-1001 : End initial routed; 12.290216s wall, 22.109375s user + 0.156250s system = 22.265625s CPU (181.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.570861s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 645, reserve = 631, peak = 645.
PHY-1001 : End phase 2; 13.861145s wall, 23.671875s user + 0.156250s system = 23.828125s CPU (171.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 854016, over cnt = 122(0%), over = 122, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024984s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 850328, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.143564s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (185.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 850216, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.075537s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 850216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.050802s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (123.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.566887s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.744000s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 678, reserve = 665, peak = 678.
PHY-1001 : End phase 3; 2.769908s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (104.9%)

PHY-1003 : Routed, final wirelength = 850216
PHY-1001 : Current memory(MB): used = 680, reserve = 667, peak = 680.
PHY-1001 : End export database. 0.022032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.9%)

PHY-1001 : End detail routing;  25.116363s wall, 34.968750s user + 0.234375s system = 35.203125s CPU (140.2%)

RUN-1003 : finish command "route" in  27.463658s wall, 37.765625s user + 0.312500s system = 38.078125s CPU (138.6%)

RUN-1004 : used memory is 635 MB, reserved memory is 623 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5009   out of  19600   25.56%
#reg                     1988   out of  19600   10.14%
#le                      5413
  #lut only              3425   out of   5413   63.27%
  #reg only               404   out of   5413    7.46%
  #lut&reg               1584   out of   5413   29.26%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             868
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          192
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q0                  22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q1                  18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f1     13
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/sel6_syn_1620.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5413   |3776    |1233    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |796    |533     |173     |395     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |42      |0       |0       |
|    control1                          |control_interface                          |100    |67      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |17     |17      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |63      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |63      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |25      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |18      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |79      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |79      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |33      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |22      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |588    |573     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |179    |179     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |47      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |3567   |2317    |980     |1346    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |113     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |156    |102     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |118     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |111     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |926    |642     |251     |243     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |167    |110     |45      |67      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |2       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |159    |108     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |753    |466     |235     |289     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |516    |326     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |95     |65      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |18      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |237    |140     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |748    |470     |235     |254     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |518    |328     |190     |119     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |92     |62      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |98     |68      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |142     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |83     |27      |14      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |356    |214     |92      |154     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |146    |98      |47      |41      |0       |0       |
|      u_three_martix_2                |three_martix                               |210    |116     |45      |113     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |60     |60      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |168    |150     |10      |33      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3668  
    #2          2       628   
    #3          3       566   
    #4          4       200   
    #5        5-10      655   
    #6        11-50     141   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.86            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3036
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6014, pip num: 58018
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3091 valid insts, and 175730 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.504703s wall, 70.062500s user + 0.750000s system = 70.812500s CPU (1286.4%)

RUN-1004 : used memory is 641 MB, reserved memory is 633 MB, peak memory is 818 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_193142.log"
