

================================================================
== Vitis HLS Report for 'getTanhDouble'
================================================================
* Date:           Sun Jun 23 03:39:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.338 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    35004|    35004|  0.175 ms|  0.175 ms|  35005|  35005|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |    35002|    35002|        38|         35|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     318|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|      830|     822|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     304|    -|
|Register             |        -|     -|      510|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|     1340|    1444|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U3     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U2   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|   8|  373|  121|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  830|  822|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_171_p2      |         +|   0|  0|  17|          10|           1|
    |and_ln20_fu_255_p2      |       and|   0|  0|   2|           1|           1|
    |ap_condition_270        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_198_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln17_fu_165_p2     |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln20_1_fu_231_p2   |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln20_fu_225_p2     |      icmp|   0|  0|  18|          11|           2|
    |or_ln20_fu_251_p2       |        or|   0|  0|   2|           1|           1|
    |A_d0                    |    select|   0|  0|  64|           1|          62|
    |reuse_select_fu_203_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 318|         153|         205|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_address0                       |   14|          3|   10|         30|
    |ap_NS_fsm                        |  161|         36|    1|         36|
    |ap_done_int                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |    9|          2|   10|         20|
    |ap_sig_allocacmp_reuse_reg_load  |    9|          2|   64|        128|
    |grp_fu_121_p1                    |   14|          3|   64|        192|
    |grp_fu_127_p0                    |   20|          4|   64|        256|
    |grp_fu_127_p1                    |   14|          3|   64|        192|
    |i_fu_70                          |    9|          2|   10|         20|
    |reuse_addr_reg_fu_62             |    9|          2|   64|        128|
    |reuse_reg_fu_66                  |    9|          2|   64|        128|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  304|         67|  419|       1138|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  35|   0|   35|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |beta_reg_338                 |  64|   0|   64|          0|
    |i_fu_70                      |  10|   0|   10|          0|
    |icmp_ln17_reg_299            |   1|   0|    1|          0|
    |icmp_ln20_1_reg_333          |   1|   0|    1|          0|
    |icmp_ln20_reg_328            |   1|   0|    1|          0|
    |reg_136                      |  64|   0|   64|          0|
    |reg_142                      |  64|   0|   64|          0|
    |reuse_addr_reg_fu_62         |  64|   0|   64|          0|
    |reuse_reg_fu_66              |  64|   0|   64|          0|
    |reuse_select_reg_323         |  64|   0|   64|          0|
    |tmp_1_reg_345                |   1|   0|    1|          0|
    |zext_ln17_reg_303            |  10|   0|   64|         54|
    |zext_ln18_reg_313            |  32|   0|   64|         32|
    |zext_ln31_reg_355            |  32|   0|   64|         32|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 510|   0|  628|        118|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  getTanhDouble|  return value|
|A_address0         |  out|   10|   ap_memory|              A|         array|
|A_ce0              |  out|    1|   ap_memory|              A|         array|
|A_we0              |  out|    1|   ap_memory|              A|         array|
|A_d0               |  out|   64|   ap_memory|              A|         array|
|A_q0               |   in|   64|   ap_memory|              A|         array|
|addr_in_address0   |  out|   10|   ap_memory|        addr_in|         array|
|addr_in_ce0        |  out|    1|   ap_memory|        addr_in|         array|
|addr_in_q0         |   in|   32|   ap_memory|        addr_in|         array|
|addr_out_address0  |  out|   10|   ap_memory|       addr_out|         array|
|addr_out_ce0       |  out|    1|   ap_memory|       addr_out|         array|
|addr_out_q0        |   in|   32|   ap_memory|       addr_out|         array|
+-------------------+-----+-----+------------+---------------+--------------+

