From cae55b2b683d5cbf370fbc8015eb306b2baa4335 Mon Sep 17 00:00:00 2001
From: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Date: Thu, 14 Dec 2017 22:59:52 +0900
Subject: [PATCH 136/909] clk: renesas: r8a77965: Add VCP4 clocks

commit d5d3e528faa5c5292252a7fa4c5ae9d86faccbab from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git

This patch adds VCP4(VCPLF), VCP4(VDPB) clocks to the R8A77965 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/clk/renesas/r8a77965-cpg-mssr.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/clk/renesas/r8a77965-cpg-mssr.c b/drivers/clk/renesas/r8a77965-cpg-mssr.c
index f271c81be06e..ccf023351ca0 100644
--- a/drivers/clk/renesas/r8a77965-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a77965-cpg-mssr.c
@@ -115,6 +115,8 @@ static const struct cpg_core_clk r8a77965_core_clks[] __initconst = {
 static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = {
 	DEF_MOD("3dge",			112,	R8A77965_CLK_ZG),
 	DEF_MOD("fdp1-0",		119,	R8A77965_CLK_S0D1),
+	DEF_MOD("vcplf",		130,	R8A77965_CLK_S0D2),
+	DEF_MOD("vdpb",			131,	R8A77965_CLK_S0D2),
 
 	DEF_MOD("scif5",		202,	R8A77965_CLK_S3D4),
 	DEF_MOD("scif4",		203,	R8A77965_CLK_S3D4),
-- 
2.17.1

