###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 18:56:01 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][6] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][6] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.200
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.724 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.765 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.810 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.817 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.962 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.020 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.032 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.185 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.250 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.282 | 
     | U11726                                | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.320 | 
     | U11848                                | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.397 | 
     | FE_OFC272_n11015                      | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.461 | 
     | FE_OFC273_n11015                      | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.503 | 
     | U4542                                 | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.681 | 
     | FE_OFC280_n11015                      | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.862 | 
     | FE_OFC371_n10988                      | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.033 | 
     | FE_OFC376_n10988                      | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.098 | 
     | FE_OFC377_n10988                      | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.191 | 
     | U11897                                | D ^ -> Y v      | AOI22X1 | 0.185 | 0.045 |   2.131 |    2.236 | 
     | U6386                                 | A v -> Y v      | BUFX2   | 0.041 | 0.069 |   2.200 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][6] | D v             | DFFSR   | 0.041 | 0.000 |   2.200 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.105 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.105 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][last_
bvalid][4] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.195
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.729 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.770 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.815 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.822 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.967 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.025 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.037 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.190 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.255 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.287 | 
     | U11726                                             | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.325 | 
     | U11848                                             | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.402 | 
     | FE_OFC272_n11015                                   | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.466 | 
     | FE_OFC273_n11015                                   | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.508 | 
     | U4542                                              | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.686 | 
     | FE_OFC280_n11015                                   | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.867 | 
     | FE_OFC371_n10988                                   | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.038 | 
     | FE_OFC376_n10988                                   | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.103 | 
     | FE_OFC377_n10988                                   | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.196 | 
     | U11938                                             | D ^ -> Y v      | AOI22X1 | 0.157 | 0.046 |   2.131 |    2.241 | 
     | U6412                                              | A v -> Y v      | BUFX2   | 0.033 | 0.063 |   2.195 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4 | D v             | DFFSR   | 0.033 | 0.000 |   2.195 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.110 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.110 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][QoS][6] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][QoS][6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                  (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.190
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                             | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.733 | 
     | U10795                                      | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.774 | 
     | U9066                                       | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.819 | 
     | U9067                                       | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.826 | 
     | U10796                                      | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.971 | 
     | U4464                                       | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.029 | 
     | U7675                                       | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.041 | 
     | U10802                                      | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.194 | 
     | U4550                                       | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.259 | 
     | U8798                                       | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.291 | 
     | U11726                                      | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.329 | 
     | U11848                                      | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.406 | 
     | FE_OFC272_n11015                            | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.471 | 
     | FE_OFC273_n11015                            | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.512 | 
     | U4542                                       | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.690 | 
     | FE_OFC280_n11015                            | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.871 | 
     | FE_OFC371_n10988                            | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.042 | 
     | FE_OFC376_n10988                            | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.108 | 
     | FE_OFC377_n10988                            | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.200 | 
     | U11948                                      | D ^ -> Y v      | AOI22X1 | 0.132 | 0.047 |   2.132 |    2.246 | 
     | U6418                                       | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.190 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][6] | D v             | DFFSR   | 0.027 | 0.000 |   2.190 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.114 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.114 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][31] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][31] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.189
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.735 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.776 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.821 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.828 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.972 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.031 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.043 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.196 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.261 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.292 | 
     | U11726                                 | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.331 | 
     | U11848                                 | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.408 | 
     | FE_OFC272_n11015                       | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.472 | 
     | FE_OFC273_n11015                       | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.514 | 
     | U4542                                  | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.692 | 
     | FE_OFC280_n11015                       | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.872 | 
     | FE_OFC371_n10988                       | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.043 | 
     | FE_OFC376_n10988                       | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.109 | 
     | FE_OFC377_n10988                       | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.202 | 
     | U11850                                 | D ^ -> Y v      | AOI22X1 | 0.132 | 0.045 |   2.131 |    2.247 | 
     | U6361                                  | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.189 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][31] | D v             | DFFSR   | 0.027 | 0.000 |   2.189 |    2.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.116 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.116 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_
data][reserved][1] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][reserved][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.188
= Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.735 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.776 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.821 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.828 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.973 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.031 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.043 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.196 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.261 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.293 | 
     | U11726                                           | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.331 | 
     | U11848                                           | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.408 | 
     | FE_OFC272_n11015                                 | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.472 | 
     | FE_OFC273_n11015                                 | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.514 | 
     | U4542                                            | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.692 | 
     | FE_OFC280_n11015                                 | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.873 | 
     | FE_OFC371_n10988                                 | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.044 | 
     | FE_OFC376_n10988                                 | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.109 | 
     | FE_OFC377_n10988                                 | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.202 | 
     | U11918                                           | D ^ -> Y v      | AOI22X1 | 0.120 | 0.047 |   2.132 |    2.249 | 
     | U6399                                            | A v -> Y v      | BUFX2   | 0.025 | 0.056 |   2.188 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][1] | D v             | DFFSR   | 0.025 | 0.000 |   2.188 |    2.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.116 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.116 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][0] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.188
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.736 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.777 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.822 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.829 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.973 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.032 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.044 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.197 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.262 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.293 | 
     | U11726                                | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.332 | 
     | U11848                                | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.408 | 
     | FE_OFC272_n11015                      | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.473 | 
     | FE_OFC273_n11015                      | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.515 | 
     | U4542                                 | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.692 | 
     | FE_OFC280_n11015                      | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.873 | 
     | FE_OFC371_n10988                      | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.044 | 
     | FE_OFC376_n10988                      | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.110 | 
     | FE_OFC377_n10988                      | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.202 | 
     | U11906                                | D ^ -> Y v      | AOI22X1 | 0.129 | 0.045 |   2.130 |    2.247 | 
     | U6392                                 | A v -> Y v      | BUFX2   | 0.026 | 0.057 |   2.188 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][0] | D v             | DFFSR   | 0.026 | 0.000 |   2.188 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.117 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][4] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.184
= Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.739 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.780 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.825 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.832 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.977 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.035 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.047 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.200 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.265 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.297 | 
     | U11726                                | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.336 | 
     | U11848                                | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.412 | 
     | FE_OFC272_n11015                      | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.477 | 
     | FE_OFC273_n11015                      | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.519 | 
     | U4542                                 | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.696 | 
     | FE_OFC280_n11015                      | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.877 | 
     | FE_OFC371_n10988                      | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.048 | 
     | FE_OFC376_n10988                      | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.114 | 
     | FE_OFC377_n10988                      | A v -> Y ^      | INVX2   | 0.106 | 0.092 |   2.086 |    2.206 | 
     | U11900                                | D ^ -> Y v      | AOI22X1 | 0.129 | 0.041 |   2.127 |    2.247 | 
     | U6388                                 | A v -> Y v      | BUFX2   | 0.027 | 0.057 |   2.184 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][4] | D v             | DFFSR   | 0.027 | 0.000 |   2.184 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.120 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.120 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \baddr_reg[reserved][8] /CLK 
Endpoint:   \baddr_reg[reserved][8] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.182
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                 |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                         | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.742 | 
     | U10795                  | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.783 | 
     | U9066                   | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.828 | 
     | U9067                   | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.835 | 
     | U10796                  | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.979 | 
     | U4464                   | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.037 | 
     | U7675                   | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.050 | 
     | U10802                  | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.202 | 
     | U4550                   | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.268 | 
     | U8798                   | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.299 | 
     | U4203                   | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.349 | 
     | U9579                   | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.393 | 
     | U9580                   | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.432 | 
     | U10804                  | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.493 | 
     | FE_OFC455_n10593        | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.521 | 
     | FE_OFC457_n10593        | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.581 | 
     | FE_OFC462_n10593        | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.664 | 
     | FE_OFC464_n10593        | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.713 | 
     | U4537                   | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.849 | 
     | FE_OFC691_n10582        | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.889 | 
     | FE_OFC692_n10582        | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.926 | 
     | FE_OFC696_n10582        | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    1.998 | 
     | FE_OFC697_n10582        | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.059 | 
     | FE_OFC700_n10582        | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.131 | 
     | FE_OFC702_n10582        | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.179 | 
     | U10932                  | D ^ -> Y v      | AOI22X1 | 0.146 | 0.065 |   2.121 |    2.244 | 
     | U5841                   | A v -> Y v      | BUFX2   | 0.030 | 0.061 |   2.182 |    2.305 | 
     | \baddr_reg[reserved][8] | D v             | DFFSR   | 0.030 | 0.000 |   2.182 |    2.305 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.123 | 
     | \baddr_reg[reserved][8] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.123 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_
data][reserved][3] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][reserved][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.181
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.742 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.783 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.828 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.835 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.980 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.038 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.050 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.203 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.268 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.300 | 
     | U11726                                           | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.338 | 
     | U11848                                           | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.415 | 
     | FE_OFC272_n11015                                 | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.480 | 
     | FE_OFC273_n11015                                 | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.522 | 
     | U4542                                            | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.699 | 
     | FE_OFC280_n11015                                 | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.880 | 
     | FE_OFC371_n10988                                 | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.051 | 
     | FE_OFC376_n10988                                 | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.117 | 
     | FE_OFC378_n10988                                 | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.171 | 
     | U11915                                           | D ^ -> Y v      | AOI22X1 | 0.131 | 0.076 |   2.123 |    2.247 | 
     | U6397                                            | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.181 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][3] | D v             | DFFSR   | 0.027 | 0.000 |   2.181 |    2.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.123 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.123 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][head_ptr][6] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][head_ptr][6] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.182
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.742 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.783 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.829 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.835 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.980 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.038 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.050 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.203 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.268 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.300 | 
     | U4203                                 | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.350 | 
     | U9579                                 | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.393 | 
     | U9580                                 | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.433 | 
     | U11057                                | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.394 |    1.518 | 
     | FE_OFC442_n10664                      | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.514 |    1.638 | 
     | U4539                                 | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.713 | 
     | FE_OFC676_n10652                      | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.735 | 
     | FE_OFC677_n10652                      | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.918 | 
     | FE_OFC680_n10652                      | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.035 | 
     | FE_OFC682_n10652                      | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.143 | 
     | U11102                                | D ^ -> Y v      | AOI22X1 | 0.186 | 0.093 |   2.113 |    2.237 | 
     | U5939                                 | A v -> Y v      | BUFX2   | 0.041 | 0.069 |   2.182 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][6] | D v             | DFFSR   | 0.041 | 0.000 |   2.182 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.124 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.124 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_
data][reserved][4] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][reserved][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.180
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.743 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.784 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.829 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.836 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.980 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.039 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.051 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.204 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.269 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.300 | 
     | U11726                                           | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.339 | 
     | U11848                                           | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.416 | 
     | FE_OFC272_n11015                                 | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.480 | 
     | FE_OFC273_n11015                                 | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.522 | 
     | U4542                                            | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.700 | 
     | FE_OFC280_n11015                                 | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.880 | 
     | FE_OFC371_n10988                                 | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.051 | 
     | FE_OFC376_n10988                                 | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.117 | 
     | FE_OFC378_n10988                                 | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.172 | 
     | U11913                                           | D ^ -> Y v      | AOI22X1 | 0.098 | 0.081 |   2.129 |    2.253 | 
     | U6396                                            | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.180 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][4] | D v             | DFFSR   | 0.020 | 0.000 |   2.180 |    2.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.124 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][reserved][4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.124 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][10] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.180
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.744 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.784 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.830 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.837 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.981 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.039 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.051 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.204 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.270 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.301 | 
     | U11726                                 | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.340 | 
     | U11848                                 | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.416 | 
     | FE_OFC272_n11015                       | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.481 | 
     | FE_OFC273_n11015                       | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.523 | 
     | U4542                                  | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.700 | 
     | FE_OFC280_n11015                       | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.881 | 
     | FE_OFC371_n10988                       | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.052 | 
     | FE_OFC376_n10988                       | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.118 | 
     | FE_OFC378_n10988                       | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.173 | 
     | U11889                                 | D ^ -> Y v      | AOI22X1 | 0.097 | 0.081 |   2.129 |    2.253 | 
     | U6382                                  | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.180 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][10] | D v             | DFFSR   | 0.020 | 0.000 |   2.180 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.125 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][10] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.125 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][QoS][3] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][QoS][3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                  (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.179
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                             | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.744 | 
     | U10795                                      | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.785 | 
     | U9066                                       | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.830 | 
     | U9067                                       | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.837 | 
     | U10796                                      | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.981 | 
     | U4464                                       | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.040 | 
     | U7675                                       | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.052 | 
     | U10802                                      | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.205 | 
     | U4550                                       | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.270 | 
     | U8798                                       | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.301 | 
     | U11726                                      | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.340 | 
     | U11848                                      | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.417 | 
     | FE_OFC272_n11015                            | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.481 | 
     | FE_OFC273_n11015                            | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.523 | 
     | U4542                                       | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.701 | 
     | FE_OFC280_n11015                            | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.882 | 
     | FE_OFC371_n10988                            | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.053 | 
     | FE_OFC376_n10988                            | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.118 | 
     | FE_OFC378_n10988                            | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.173 | 
     | U11952                                      | D ^ -> Y v      | AOI22X1 | 0.097 | 0.080 |   2.128 |    2.253 | 
     | U6421                                       | A v -> Y v      | BUFX2   | 0.021 | 0.051 |   2.179 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][3] | D v             | DFFSR   | 0.021 | 0.000 |   2.179 |    2.304 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.125 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.125 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \baddr_reg[addr][5] /CLK 
Endpoint:   \baddr_reg[addr][5] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.180
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |                 |         |       |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+-------+---------+----------| 
     |                     | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.744 | 
     | U10795              | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.785 | 
     | U9066               | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.830 | 
     | U9067               | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.837 | 
     | U10796              | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.982 | 
     | U4464               | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.040 | 
     | U7675               | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.052 | 
     | U10802              | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.205 | 
     | U4550               | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.270 | 
     | U8798               | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.302 | 
     | U4203               | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.351 | 
     | U9579               | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.395 | 
     | U9580               | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.435 | 
     | U10804              | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.496 | 
     | FE_OFC455_n10593    | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.524 | 
     | FE_OFC457_n10593    | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.584 | 
     | FE_OFC462_n10593    | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.666 | 
     | FE_OFC464_n10593    | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.715 | 
     | U4537               | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.852 | 
     | FE_OFC691_n10582    | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.892 | 
     | FE_OFC692_n10582    | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.929 | 
     | FE_OFC696_n10582    | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.001 | 
     | FE_OFC697_n10582    | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.062 | 
     | FE_OFC700_n10582    | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.134 | 
     | FE_OFC702_n10582    | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.181 | 
     | U10868              | D ^ -> Y v      | AOI22X1 | 0.154 | 0.061 |   2.117 |    2.242 | 
     | U5812               | A v -> Y v      | BUFX2   | 0.032 | 0.062 |   2.179 |    2.305 | 
     | \baddr_reg[addr][5] | D v             | DFFSR   | 0.032 | 0.000 |   2.180 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |              |       |       |       |  Time   |   Time   | 
     |---------------------+--------------+-------+-------+-------+---------+----------| 
     |                     | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.125 | 
     | \baddr_reg[addr][5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.125 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \baddr_reg[reserved][30] /CLK 
Endpoint:   \baddr_reg[reserved][30] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]               (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.179
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                 |         |       |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                          | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.744 | 
     | U10795                   | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.785 | 
     | U9066                    | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.830 | 
     | U9067                    | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.837 | 
     | U10796                   | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.982 | 
     | U4464                    | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.040 | 
     | U7675                    | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.052 | 
     | U10802                   | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.205 | 
     | U4550                    | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.270 | 
     | U8798                    | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.302 | 
     | U4203                    | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.352 | 
     | U9579                    | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.395 | 
     | U9580                    | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.435 | 
     | U10804                   | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.496 | 
     | FE_OFC455_n10593         | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.524 | 
     | FE_OFC457_n10593         | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.584 | 
     | FE_OFC462_n10593         | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.666 | 
     | FE_OFC464_n10593         | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.716 | 
     | U4537                    | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.852 | 
     | FE_OFC691_n10582         | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.892 | 
     | FE_OFC692_n10582         | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.929 | 
     | FE_OFC696_n10582         | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.001 | 
     | FE_OFC697_n10582         | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.062 | 
     | FE_OFC700_n10582         | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.134 | 
     | FE_OFC702_n10582         | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.182 | 
     | U10884                   | D ^ -> Y v      | AOI22X1 | 0.152 | 0.061 |   2.118 |    2.243 | 
     | U5819                    | A v -> Y v      | BUFX2   | 0.031 | 0.062 |   2.179 |    2.305 | 
     | \baddr_reg[reserved][30] | D v             | DFFSR   | 0.031 | 0.000 |   2.179 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |              |       |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.125 | 
     | \baddr_reg[reserved][30] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.125 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][25] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][25] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.179
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.744 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.785 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.831 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.837 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.982 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.040 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.052 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.205 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.270 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.302 | 
     | U11726                                 | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.341 | 
     | U11848                                 | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.417 | 
     | FE_OFC272_n11015                       | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.482 | 
     | FE_OFC273_n11015                       | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.524 | 
     | U4542                                  | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.701 | 
     | FE_OFC280_n11015                       | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.882 | 
     | FE_OFC371_n10988                       | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.053 | 
     | FE_OFC376_n10988                       | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.119 | 
     | FE_OFC378_n10988                       | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.173 | 
     | U11862                                 | D ^ -> Y v      | AOI22X1 | 0.135 | 0.073 |   2.121 |    2.246 | 
     | U6367                                  | A v -> Y v      | BUFX2   | 0.028 | 0.058 |   2.179 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][25] | D v             | DFFSR   | 0.028 | 0.000 |   2.179 |    2.305 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.125 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.125 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \baddr_reg[reserved][9] /CLK 
Endpoint:   \baddr_reg[reserved][9] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.179
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                 |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                         | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.745 | 
     | U10795                  | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.785 | 
     | U9066                   | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.831 | 
     | U9067                   | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.838 | 
     | U10796                  | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.982 | 
     | U4464                   | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.040 | 
     | U7675                   | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.052 | 
     | U10802                  | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.205 | 
     | U4550                   | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.271 | 
     | U8798                   | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.302 | 
     | U4203                   | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.352 | 
     | U9579                   | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.396 | 
     | U9580                   | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.435 | 
     | U10804                  | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.496 | 
     | FE_OFC455_n10593        | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.524 | 
     | FE_OFC457_n10593        | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.584 | 
     | FE_OFC462_n10593        | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.667 | 
     | FE_OFC464_n10593        | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.716 | 
     | U4537                   | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.852 | 
     | FE_OFC691_n10582        | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.892 | 
     | FE_OFC692_n10582        | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.929 | 
     | FE_OFC696_n10582        | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.001 | 
     | FE_OFC697_n10582        | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.062 | 
     | FE_OFC700_n10582        | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.134 | 
     | FE_OFC702_n10582        | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.182 | 
     | U10929                  | D ^ -> Y v      | AOI22X1 | 0.134 | 0.065 |   2.121 |    2.246 | 
     | U5840                   | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.179 |    2.305 | 
     | \baddr_reg[reserved][9] | D v             | DFFSR   | 0.027 | 0.000 |   2.179 |    2.305 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.126 | 
     | \baddr_reg[reserved][9] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.126 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][last_
bvalid][5] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.178
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.745 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.786 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.831 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.838 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.982 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.041 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.053 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.206 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.271 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.302 | 
     | U11726                                             | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.341 | 
     | U11848                                             | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.417 | 
     | FE_OFC272_n11015                                   | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.482 | 
     | FE_OFC273_n11015                                   | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.524 | 
     | U4542                                              | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.701 | 
     | FE_OFC280_n11015                                   | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.882 | 
     | FE_OFC371_n10988                                   | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.053 | 
     | FE_OFC376_n10988                                   | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.119 | 
     | FE_OFC378_n10988                                   | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.174 | 
     | U11936                                             | D ^ -> Y v      | AOI22X1 | 0.098 | 0.079 |   2.127 |    2.253 | 
     | U6411                                              | A v -> Y v      | BUFX2   | 0.021 | 0.051 |   2.178 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5 | D v             | DFFSR   | 0.021 | 0.000 |   2.178 |    2.304 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.126 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.126 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][QoS][5] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][QoS][5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                  (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.178
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                             | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.745 | 
     | U10795                                      | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.786 | 
     | U9066                                       | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.831 | 
     | U9067                                       | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.838 | 
     | U10796                                      | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.983 | 
     | U4464                                       | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.041 | 
     | U7675                                       | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.053 | 
     | U10802                                      | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.206 | 
     | U4550                                       | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.271 | 
     | U8798                                       | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.303 | 
     | U11726                                      | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.341 | 
     | U11848                                      | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.418 | 
     | FE_OFC272_n11015                            | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.483 | 
     | FE_OFC273_n11015                            | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.525 | 
     | U4542                                       | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.702 | 
     | FE_OFC280_n11015                            | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.883 | 
     | FE_OFC371_n10988                            | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.054 | 
     | FE_OFC376_n10988                            | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.120 | 
     | FE_OFC378_n10988                            | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.174 | 
     | U11950                                      | D ^ -> Y v      | AOI22X1 | 0.098 | 0.079 |   2.127 |    2.254 | 
     | U6419                                       | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.178 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][5] | D v             | DFFSR   | 0.020 | 0.000 |   2.178 |    2.304 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.126 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.126 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][QoS][2] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][QoS][2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                  (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.177
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                             | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.746 | 
     | U10795                                      | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.787 | 
     | U9066                                       | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.832 | 
     | U9067                                       | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.839 | 
     | U10796                                      | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.983 | 
     | U4464                                       | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.042 | 
     | U7675                                       | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.054 | 
     | U10802                                      | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.207 | 
     | U4550                                       | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.272 | 
     | U8798                                       | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.303 | 
     | U11726                                      | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.342 | 
     | U11848                                      | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.418 | 
     | FE_OFC272_n11015                            | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.483 | 
     | FE_OFC273_n11015                            | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.525 | 
     | U4542                                       | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.702 | 
     | FE_OFC280_n11015                            | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.883 | 
     | FE_OFC371_n10988                            | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.054 | 
     | FE_OFC376_n10988                            | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.120 | 
     | FE_OFC378_n10988                            | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.175 | 
     | U11954                                      | D ^ -> Y v      | AOI22X1 | 0.098 | 0.078 |   2.126 |    2.253 | 
     | U6422                                       | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.177 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][2] | D v             | DFFSR   | 0.020 | 0.000 |   2.177 |    2.304 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.127 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][QoS][2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.127 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \baddr_reg[reserved][25] /CLK 
Endpoint:   \baddr_reg[reserved][25] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]               (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.176
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                 |         |       |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                          | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.747 | 
     | U10795                   | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.788 | 
     | U9066                    | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.833 | 
     | U9067                    | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.840 | 
     | U10796                   | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.985 | 
     | U4464                    | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.043 | 
     | U7675                    | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.055 | 
     | U10802                   | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.208 | 
     | U4550                    | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.273 | 
     | U8798                    | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.305 | 
     | U4203                    | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.354 | 
     | U9579                    | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.398 | 
     | U9580                    | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.438 | 
     | U10804                   | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.498 | 
     | FE_OFC455_n10593         | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.527 | 
     | FE_OFC457_n10593         | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.587 | 
     | FE_OFC462_n10593         | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.669 | 
     | FE_OFC464_n10593         | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.718 | 
     | U4537                    | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.855 | 
     | FE_OFC691_n10582         | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.895 | 
     | FE_OFC692_n10582         | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.932 | 
     | FE_OFC696_n10582         | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.004 | 
     | FE_OFC697_n10582         | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.064 | 
     | FE_OFC700_n10582         | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.137 | 
     | FE_OFC702_n10582         | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.184 | 
     | U10894                   | D ^ -> Y v      | AOI22X1 | 0.121 | 0.065 |   2.121 |    2.249 | 
     | U5824                    | A v -> Y v      | BUFX2   | 0.025 | 0.055 |   2.176 |    2.305 | 
     | \baddr_reg[reserved][25] | D v             | DFFSR   | 0.025 | 0.000 |   2.176 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |              |       |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.128 | 
     | \baddr_reg[reserved][25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.128 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \baddr_reg[addr][7] /CLK 
Endpoint:   \baddr_reg[addr][7] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]          (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.176
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                     |                 |         |       |       |  Time   |   Time   | 
     |---------------------+-----------------+---------+-------+-------+---------+----------| 
     |                     | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.747 | 
     | U10795              | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.788 | 
     | U9066               | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.833 | 
     | U9067               | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.840 | 
     | U10796              | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.985 | 
     | U4464               | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.043 | 
     | U7675               | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.055 | 
     | U10802              | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.208 | 
     | U4550               | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.273 | 
     | U8798               | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.305 | 
     | U4203               | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.355 | 
     | U9579               | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.398 | 
     | U9580               | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.438 | 
     | U10804              | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.499 | 
     | FE_OFC455_n10593    | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.527 | 
     | FE_OFC457_n10593    | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.587 | 
     | FE_OFC462_n10593    | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.669 | 
     | FE_OFC464_n10593    | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.719 | 
     | U4537               | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.855 | 
     | FE_OFC691_n10582    | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.895 | 
     | FE_OFC692_n10582    | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.932 | 
     | FE_OFC696_n10582    | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.004 | 
     | FE_OFC697_n10582    | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.065 | 
     | FE_OFC700_n10582    | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.137 | 
     | FE_OFC702_n10582    | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.185 | 
     | U10863              | D ^ -> Y v      | AOI22X1 | 0.136 | 0.061 |   2.117 |    2.246 | 
     | U5810               | A v -> Y v      | BUFX2   | 0.028 | 0.059 |   2.176 |    2.305 | 
     | \baddr_reg[addr][7] | D v             | DFFSR   | 0.028 | 0.000 |   2.176 |    2.305 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                     |              |       |       |       |  Time   |   Time   | 
     |---------------------+--------------+-------+-------+-------+---------+----------| 
     |                     | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.128 | 
     | \baddr_reg[addr][7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.128 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][last_
bvalid][3] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.175
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.749 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.790 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.835 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.842 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.986 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.044 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.057 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.210 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.275 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.306 | 
     | U11726                                             | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.345 | 
     | U11848                                             | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.421 | 
     | FE_OFC272_n11015                                   | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.486 | 
     | FE_OFC273_n11015                                   | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.528 | 
     | U4542                                              | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.705 | 
     | FE_OFC280_n11015                                   | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.886 | 
     | FE_OFC371_n10988                                   | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.057 | 
     | FE_OFC376_n10988                                   | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.123 | 
     | FE_OFC378_n10988                                   | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.178 | 
     | U11940                                             | D ^ -> Y v      | AOI22X1 | 0.144 | 0.066 |   2.114 |    2.244 | 
     | U6413                                              | A v -> Y v      | BUFX2   | 0.030 | 0.060 |   2.175 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3 | D v             | DFFSR   | 0.030 | 0.000 |   2.175 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.130 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.130 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_data][last_
bvalid][4] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.175
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.749 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.790 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.835 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.842 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.986 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.045 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.057 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.210 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.275 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.306 | 
     | U4203                                              | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.356 | 
     | U9579                                              | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.400 | 
     | U9580                                              | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.439 | 
     | U11057                                             | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.394 |    1.524 | 
     | FE_OFC442_n10664                                   | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.514 |    1.644 | 
     | U4539                                              | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.720 | 
     | FE_OFC676_n10652                                   | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.741 | 
     | FE_OFC677_n10652                                   | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.925 | 
     | FE_OFC680_n10652                                   | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.042 | 
     | FE_OFC682_n10652                                   | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.150 | 
     | U11147                                             | D ^ -> Y v      | AOI22X1 | 0.156 | 0.092 |   2.112 |    2.242 | 
     | U5964                                              | A v -> Y v      | BUFX2   | 0.032 | 0.063 |   2.175 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4 | D v             | DFFSR   | 0.032 | 0.000 |   2.175 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.130 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.130 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][12] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.174
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.750 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.790 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.836 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.843 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.987 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.045 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.058 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.210 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.276 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.307 | 
     | U11726                                 | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.346 | 
     | U11848                                 | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.422 | 
     | FE_OFC272_n11015                       | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.487 | 
     | FE_OFC273_n11015                       | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.529 | 
     | U4542                                  | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.706 | 
     | FE_OFC280_n11015                       | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.887 | 
     | FE_OFC371_n10988                       | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.058 | 
     | FE_OFC376_n10988                       | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.124 | 
     | FE_OFC378_n10988                       | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.179 | 
     | U11885                                 | D ^ -> Y v      | AOI22X1 | 0.098 | 0.074 |   2.122 |    2.253 | 
     | U6380                                  | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.173 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][12] | D v             | DFFSR   | 0.020 | 0.000 |   2.174 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.131 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][12] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.131 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \baddr_reg[addr][21] /CLK 
Endpoint:   \baddr_reg[addr][21] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.171
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                 |         |       |       |  Time   |   Time   | 
     |----------------------+-----------------+---------+-------+-------+---------+----------| 
     |                      | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.752 | 
     | U10795               | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.793 | 
     | U9066                | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.838 | 
     | U9067                | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.845 | 
     | U10796               | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.989 | 
     | U4464                | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.048 | 
     | U7675                | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.060 | 
     | U10802               | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.213 | 
     | U4550                | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.278 | 
     | U8798                | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.309 | 
     | U4203                | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.359 | 
     | U9579                | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.403 | 
     | U9580                | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.442 | 
     | U10804               | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.503 | 
     | FE_OFC455_n10593     | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.531 | 
     | FE_OFC457_n10593     | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.592 | 
     | FE_OFC462_n10593     | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.674 | 
     | FE_OFC464_n10593     | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.723 | 
     | U4537                | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.859 | 
     | FE_OFC691_n10582     | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.900 | 
     | FE_OFC692_n10582     | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.937 | 
     | FE_OFC696_n10582     | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.009 | 
     | FE_OFC697_n10582     | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.069 | 
     | FE_OFC700_n10582     | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.141 | 
     | FE_OFC702_n10582     | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.189 | 
     | U10830               | D ^ -> Y v      | AOI22X1 | 0.111 | 0.062 |   2.118 |    2.251 | 
     | U5796                | A v -> Y v      | BUFX2   | 0.023 | 0.054 |   2.171 |    2.304 | 
     | \baddr_reg[addr][21] | D v             | DFFSR   | 0.023 | 0.000 |   2.171 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |              |       |       |       |  Time   |   Time   | 
     |----------------------+--------------+-------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.133 | 
     | \baddr_reg[addr][21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.133 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_data][QoS][6] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][QoS][6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                  (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.171
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                             | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.753 | 
     | U10795                                      | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.794 | 
     | U9066                                       | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.839 | 
     | U9067                                       | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.846 | 
     | U10796                                      | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.990 | 
     | U4464                                       | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.048 | 
     | U7675                                       | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.061 | 
     | U10802                                      | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.214 | 
     | U4550                                       | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.279 | 
     | U8798                                       | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.310 | 
     | U4203                                       | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.360 | 
     | U9579                                       | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.404 | 
     | U9580                                       | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.443 | 
     | U11057                                      | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.528 | 
     | FE_OFC442_n10664                            | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.648 | 
     | U4539                                       | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.724 | 
     | FE_OFC676_n10652                            | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.745 | 
     | FE_OFC677_n10652                            | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.929 | 
     | FE_OFC680_n10652                            | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.046 | 
     | FE_OFC682_n10652                            | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.154 | 
     | U11156                                      | D ^ -> Y v      | AOI22X1 | 0.133 | 0.093 |   2.113 |    2.247 | 
     | U5970                                       | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.171 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][QoS][6] | D v             | DFFSR   | 0.027 | 0.000 |   2.171 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.134 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][QoS][6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.134 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][frag_
length][6] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.170
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.753 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.794 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.839 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.846 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.991 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.049 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.061 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.214 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.279 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.311 | 
     | U11726                                             | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.349 | 
     | U11848                                             | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.426 | 
     | FE_OFC272_n11015                                   | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.491 | 
     | FE_OFC273_n11015                                   | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.532 | 
     | U4542                                              | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.710 | 
     | FE_OFC280_n11015                                   | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.891 | 
     | FE_OFC371_n10988                                   | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.062 | 
     | FE_OFC376_n10988                                   | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.128 | 
     | FE_OFC378_n10988                                   | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.182 | 
     | U11923                                             | D ^ -> Y v      | AOI22X1 | 0.123 | 0.066 |   2.114 |    2.248 | 
     | U6402                                              | A v -> Y v      | BUFX2   | 0.026 | 0.056 |   2.170 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][6 | D v             | DFFSR   | 0.026 | 0.000 |   2.170 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.134 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][6 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.134 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][8] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][8] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.170
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.753 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.794 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.839 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.846 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.991 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.049 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.061 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.214 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.279 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.311 | 
     | U11726                                | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.349 | 
     | U11848                                | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.426 | 
     | FE_OFC272_n11015                      | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.491 | 
     | FE_OFC273_n11015                      | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.533 | 
     | U4542                                 | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.710 | 
     | FE_OFC280_n11015                      | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.891 | 
     | FE_OFC371_n10988                      | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.062 | 
     | FE_OFC376_n10988                      | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.128 | 
     | FE_OFC378_n10988                      | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.182 | 
     | U11893                                | D ^ -> Y v      | AOI22X1 | 0.117 | 0.067 |   2.115 |    2.250 | 
     | U6384                                 | A v -> Y v      | BUFX2   | 0.024 | 0.055 |   2.170 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][8] | D v             | DFFSR   | 0.024 | 0.000 |   2.170 |    2.304 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.134 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][8] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.134 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_
data][reserved][6] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][reserved][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.168
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.756 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.796 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.842 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.849 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.993 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.051 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.064 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.216 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.282 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.313 | 
     | U4203                                            | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.363 | 
     | U9579                                            | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.407 | 
     | U9580                                            | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.446 | 
     | U11057                                           | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.531 | 
     | FE_OFC442_n10664                                 | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.651 | 
     | U4539                                            | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.726 | 
     | FE_OFC676_n10652                                 | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.748 | 
     | FE_OFC677_n10652                                 | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.932 | 
     | FE_OFC680_n10652                                 | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.048 | 
     | FE_OFC682_n10652                                 | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.157 | 
     | U11114                                           | D ^ -> Y v      | AOI22X1 | 0.154 | 0.086 |   2.106 |    2.243 | 
     | U5947                                            | A v -> Y v      | BUFX2   | 0.032 | 0.062 |   2.168 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][6] | D v             | DFFSR   | 0.032 | 0.000 |   2.168 |    2.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.137 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_
data][reserved][1] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][reserved][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.166
= Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.757 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.798 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.844 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.850 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.995 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.053 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.065 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.218 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.283 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.315 | 
     | U4203                                            | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.365 | 
     | U9579                                            | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.408 | 
     | U9580                                            | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.448 | 
     | U11057                                           | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.533 | 
     | FE_OFC442_n10664                                 | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.653 | 
     | U4539                                            | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.728 | 
     | FE_OFC676_n10652                                 | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.750 | 
     | FE_OFC677_n10652                                 | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.933 | 
     | FE_OFC680_n10652                                 | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.050 | 
     | FE_OFC682_n10652                                 | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.158 | 
     | U11122                                           | D ^ -> Y v      | AOI22X1 | 0.120 | 0.091 |   2.111 |    2.249 | 
     | U5952                                            | A v -> Y v      | BUFX2   | 0.025 | 0.055 |   2.166 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][1] | D v             | DFFSR   | 0.025 | 0.000 |   2.166 |    2.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.139 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.139 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_data][last_
bvalid][0] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.165
= Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.759 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.800 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.845 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.852 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.996 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.055 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.067 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.220 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.285 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.316 | 
     | U4203                                              | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.366 | 
     | U9579                                              | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.410 | 
     | U9580                                              | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.449 | 
     | U11057                                             | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.535 | 
     | FE_OFC442_n10664                                   | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.655 | 
     | U4539                                              | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.730 | 
     | FE_OFC676_n10652                                   | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.751 | 
     | FE_OFC677_n10652                                   | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.935 | 
     | FE_OFC680_n10652                                   | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.052 | 
     | FE_OFC682_n10652                                   | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.160 | 
     | U11152                                             | D ^ -> Y v      | AOI22X1 | 0.145 | 0.084 |   2.104 |    2.244 | 
     | U5968                                              | A v -> Y v      | BUFX2   | 0.030 | 0.061 |   2.165 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0 | D v             | DFFSR   | 0.030 | 0.000 |   2.165 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.140 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.140 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][head_ptr][9] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][head_ptr][9] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.164
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.760 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.801 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.846 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.853 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.997 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.056 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.068 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.221 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.286 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.317 | 
     | U11726                                | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.356 | 
     | U11848                                | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.432 | 
     | FE_OFC272_n11015                      | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.497 | 
     | FE_OFC273_n11015                      | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.539 | 
     | U4542                                 | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.716 | 
     | FE_OFC280_n11015                      | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.897 | 
     | FE_OFC371_n10988                      | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.068 | 
     | FE_OFC376_n10988                      | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.134 | 
     | FE_OFC378_n10988                      | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.189 | 
     | U11891                                | D ^ -> Y v      | AOI22X1 | 0.136 | 0.057 |   2.105 |    2.246 | 
     | U6383                                 | A v -> Y v      | BUFX2   | 0.028 | 0.059 |   2.164 |    2.305 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][9] | D v             | DFFSR   | 0.028 | 0.000 |   2.164 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.141 | 
     | \clink_ptr_reg[l_reg][8][head_ptr][9] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.141 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][head_ptr][21] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][head_ptr][21] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.162
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.761 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.802 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.848 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.854 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    0.999 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.057 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.069 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.222 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.287 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.319 | 
     | U4203                                  | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.369 | 
     | U9579                                  | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.412 | 
     | U9580                                  | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.452 | 
     | U11057                                 | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.537 | 
     | FE_OFC442_n10664                       | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.657 | 
     | U4539                                  | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.732 | 
     | FE_OFC676_n10652                       | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.754 | 
     | FE_OFC677_n10652                       | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.937 | 
     | FE_OFC680_n10652                       | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.054 | 
     | FE_OFC682_n10652                       | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.162 | 
     | U11077                                 | D ^ -> Y v      | AOI22X1 | 0.112 | 0.088 |   2.108 |    2.250 | 
     | U5924                                  | A v -> Y v      | BUFX2   | 0.023 | 0.054 |   2.162 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][21] | D v             | DFFSR   | 0.023 | 0.000 |   2.162 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.143 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.143 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][head_ptr][7] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][head_ptr][7] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                            (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.161
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                 |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                       | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.762 | 
     | U10795                                | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.803 | 
     | U9066                                 | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.848 | 
     | U9067                                 | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.855 | 
     | U10796                                | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.000 | 
     | U4464                                 | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.058 | 
     | U7675                                 | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.070 | 
     | U10802                                | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.223 | 
     | U4550                                 | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.288 | 
     | U8798                                 | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.320 | 
     | U4203                                 | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.370 | 
     | U9579                                 | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.413 | 
     | U9580                                 | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.453 | 
     | U11057                                | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.538 | 
     | FE_OFC442_n10664                      | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.658 | 
     | U4539                                 | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.733 | 
     | FE_OFC676_n10652                      | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.754 | 
     | FE_OFC677_n10652                      | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.938 | 
     | FE_OFC680_n10652                      | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.055 | 
     | FE_OFC682_n10652                      | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.163 | 
     | U11101                                | D ^ -> Y v      | AOI22X1 | 0.134 | 0.082 |   2.102 |    2.246 | 
     | U5938                                 | A v -> Y v      | BUFX2   | 0.028 | 0.059 |   2.161 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][7] | D v             | DFFSR   | 0.028 | 0.000 |   2.161 |    2.305 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.143 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.143 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \baddr_reg[addr][18] /CLK 
Endpoint:   \baddr_reg[addr][18] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.161
= Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                 |         |       |       |  Time   |   Time   | 
     |----------------------+-----------------+---------+-------+-------+---------+----------| 
     |                      | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.762 | 
     | U10795               | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.803 | 
     | U9066                | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.848 | 
     | U9067                | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.855 | 
     | U10796               | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.000 | 
     | U4464                | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.058 | 
     | U7675                | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.070 | 
     | U10802               | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.223 | 
     | U4550                | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.288 | 
     | U8798                | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.320 | 
     | U4203                | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.370 | 
     | U9579                | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.413 | 
     | U9580                | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.453 | 
     | U10804               | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.514 | 
     | FE_OFC455_n10593     | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.542 | 
     | FE_OFC457_n10593     | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.602 | 
     | FE_OFC462_n10593     | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.684 | 
     | FE_OFC464_n10593     | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.734 | 
     | U4537                | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.870 | 
     | FE_OFC691_n10582     | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.910 | 
     | FE_OFC692_n10582     | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.947 | 
     | FE_OFC696_n10582     | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.019 | 
     | FE_OFC697_n10582     | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.080 | 
     | FE_OFC700_n10582     | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.152 | 
     | FE_OFC702_n10582     | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.199 | 
     | U10838               | D ^ -> Y v      | AOI22X1 | 0.085 | 0.056 |   2.112 |    2.255 | 
     | U5799                | A v -> Y v      | BUFX2   | 0.018 | 0.049 |   2.161 |    2.304 | 
     | \baddr_reg[addr][18] | D v             | DFFSR   | 0.018 | 0.000 |   2.161 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |              |       |       |       |  Time   |   Time   | 
     |----------------------+--------------+-------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.143 | 
     | \baddr_reg[addr][18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.143 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_data][last_
bvalid][1] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.158
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.765 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.806 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.851 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.858 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.003 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.061 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.073 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.226 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.291 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.323 | 
     | U4203                                              | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.373 | 
     | U9579                                              | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.416 | 
     | U9580                                              | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.456 | 
     | U11057                                             | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.541 | 
     | FE_OFC442_n10664                                   | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.661 | 
     | U4539                                              | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.736 | 
     | FE_OFC676_n10652                                   | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.758 | 
     | FE_OFC677_n10652                                   | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.941 | 
     | FE_OFC680_n10652                                   | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.058 | 
     | FE_OFC682_n10652                                   | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.166 | 
     | U11151                                             | D ^ -> Y v      | AOI22X1 | 0.133 | 0.080 |   2.100 |    2.247 | 
     | U5967                                              | A v -> Y v      | BUFX2   | 0.027 | 0.058 |   2.158 |    2.305 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1 | D v             | DFFSR   | 0.027 | 0.000 |   2.158 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.146 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.146 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_
data][reserved][2] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][reserved][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.157
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.766 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.807 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.852 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.859 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.003 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.062 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.074 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.227 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.292 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.323 | 
     | U4203                                            | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.373 | 
     | U9579                                            | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.417 | 
     | U9580                                            | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.456 | 
     | U11057                                           | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.542 | 
     | FE_OFC442_n10664                                 | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.662 | 
     | U4539                                            | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.737 | 
     | FE_OFC676_n10652                                 | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.758 | 
     | FE_OFC677_n10652                                 | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.942 | 
     | FE_OFC680_n10652                                 | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.059 | 
     | FE_OFC682_n10652                                 | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.167 | 
     | U11121                                           | D ^ -> Y v      | AOI22X1 | 0.116 | 0.083 |   2.102 |    2.249 | 
     | U5951                                            | A v -> Y v      | BUFX2   | 0.024 | 0.055 |   2.157 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][2] | D v             | DFFSR   | 0.024 | 0.000 |   2.157 |    2.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.147 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.147 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \baddr_reg[addr][26] /CLK 
Endpoint:   \baddr_reg[addr][26] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.156
= Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                 |         |       |       |  Time   |   Time   | 
     |----------------------+-----------------+---------+-------+-------+---------+----------| 
     |                      | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.767 | 
     | U10795               | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.808 | 
     | U9066                | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.853 | 
     | U9067                | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.860 | 
     | U10796               | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.004 | 
     | U4464                | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.063 | 
     | U7675                | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.075 | 
     | U10802               | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.228 | 
     | U4550                | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.293 | 
     | U8798                | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.324 | 
     | U4203                | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.374 | 
     | U9579                | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.418 | 
     | U9580                | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.457 | 
     | U10804               | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.518 | 
     | FE_OFC455_n10593     | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.546 | 
     | FE_OFC457_n10593     | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.607 | 
     | FE_OFC462_n10593     | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.689 | 
     | FE_OFC464_n10593     | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.738 | 
     | U4537                | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.874 | 
     | FE_OFC691_n10582     | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.915 | 
     | FE_OFC692_n10582     | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.952 | 
     | FE_OFC696_n10582     | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.024 | 
     | FE_OFC697_n10582     | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.084 | 
     | FE_OFC700_n10582     | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.156 | 
     | FE_OFC702_n10582     | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.204 | 
     | U10818               | D ^ -> Y v      | AOI22X1 | 0.100 | 0.049 |   2.105 |    2.253 | 
     | U5791                | A v -> Y v      | BUFX2   | 0.021 | 0.051 |   2.156 |    2.304 | 
     | \baddr_reg[addr][26] | D v             | DFFSR   | 0.021 | 0.000 |   2.156 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |              |       |       |       |  Time   |   Time   | 
     |----------------------+--------------+-------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.148 | 
     | \baddr_reg[addr][26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.148 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][head_ptr][23] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][head_ptr][23] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.153
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.770 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.811 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.856 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.863 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.007 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.066 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.078 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.231 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.296 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.327 | 
     | U4203                                  | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.377 | 
     | U9579                                  | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.421 | 
     | U9580                                  | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.460 | 
     | U11057                                 | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.545 | 
     | FE_OFC442_n10664                       | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.665 | 
     | U4539                                  | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.741 | 
     | FE_OFC676_n10652                       | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.762 | 
     | FE_OFC677_n10652                       | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.946 | 
     | FE_OFC680_n10652                       | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.063 | 
     | FE_OFC682_n10652                       | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.171 | 
     | U11074                                 | D ^ -> Y v      | AOI22X1 | 0.109 | 0.081 |   2.100 |    2.251 | 
     | U5922                                  | A v -> Y v      | BUFX2   | 0.022 | 0.053 |   2.153 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][23] | D v             | DFFSR   | 0.022 | 0.000 |   2.153 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.151 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][23] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.151 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_data][frag_
length][4] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][frag_length][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.153
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.770 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.811 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.857 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.863 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.008 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.066 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.078 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.231 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.296 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.328 | 
     | U4203                                              | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.378 | 
     | U9579                                              | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.421 | 
     | U9580                                              | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.461 | 
     | U11057                                             | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.546 | 
     | FE_OFC442_n10664                                   | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.666 | 
     | U4539                                              | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.741 | 
     | FE_OFC676_n10652                                   | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.763 | 
     | FE_OFC677_n10652                                   | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.946 | 
     | FE_OFC680_n10652                                   | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.063 | 
     | FE_OFC682_n10652                                   | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.171 | 
     | U11133                                             | D ^ -> Y v      | AOI22X1 | 0.120 | 0.078 |   2.097 |    2.249 | 
     | U5956                                              | A v -> Y v      | BUFX2   | 0.025 | 0.056 |   2.153 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][frag_length][4 | D v             | DFFSR   | 0.025 | 0.000 |   2.153 |    2.305 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.152 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][frag_length][4 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.152 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \clink_ptr_reg[l_reg][3][head_ptr][22] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][3][head_ptr][22] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.152
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.771 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.812 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.857 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.864 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.009 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.067 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.079 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.232 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.297 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.329 | 
     | U4203                                  | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.379 | 
     | U8800                                  | B ^ -> Y ^      | OR2X2   | 0.009 | 0.046 |   1.273 |    1.425 | 
     | U8799                                  | A ^ -> Y v      | INVX1   | 0.037 | 0.033 |   1.306 |    1.458 | 
     | U5114                                  | B v -> Y v      | AND2X2  | 0.150 | 0.097 |   1.403 |    1.555 | 
     | U11292                                 | A v -> Y ^      | INVX2   | 0.441 | 0.282 |   1.685 |    1.837 | 
     | FE_OFC653_n10771                       | A ^ -> Y v      | INVX2   | 0.225 | 0.162 |   1.846 |    1.999 | 
     | FE_OFC654_n10771                       | A v -> Y ^      | INVX2   | 0.191 | 0.171 |   2.017 |    2.170 | 
     | U11313                                 | D ^ -> Y v      | AOI22X1 | 0.103 | 0.083 |   2.100 |    2.252 | 
     | U6050                                  | A v -> Y v      | BUFX2   | 0.021 | 0.052 |   2.152 |    2.304 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][22] | D v             | DFFSR   | 0.021 | 0.000 |   2.152 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.152 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][22] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.152 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][ctrl_
data][reserved][0] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][ctrl_data][reserved][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                       (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.151
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                 |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                  | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.772 | 
     | U10795                                           | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.812 | 
     | U9066                                            | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.858 | 
     | U9067                                            | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.865 | 
     | U10796                                           | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.009 | 
     | U4464                                            | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.067 | 
     | U7675                                            | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.080 | 
     | U10802                                           | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.232 | 
     | U4550                                            | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.298 | 
     | U8798                                            | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.329 | 
     | U4203                                            | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.379 | 
     | U9579                                            | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.423 | 
     | U9580                                            | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.462 | 
     | U11057                                           | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.547 | 
     | FE_OFC442_n10664                                 | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.667 | 
     | U4539                                            | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.742 | 
     | FE_OFC676_n10652                                 | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.764 | 
     | FE_OFC677_n10652                                 | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.948 | 
     | FE_OFC680_n10652                                 | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.064 | 
     | FE_OFC682_n10652                                 | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.173 | 
     | U11124                                           | D ^ -> Y v      | AOI22X1 | 0.097 | 0.081 |   2.101 |    2.254 | 
     | U5953                                            | A v -> Y v      | BUFX2   | 0.020 | 0.050 |   2.151 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][0] | D v             | DFFSR   | 0.020 | 0.000 |   2.151 |    2.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                  |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.153 | 
     | \clink_ptr_reg[l_reg][1][ctrl_data][reserved][0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.153 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \baddr_reg[addr][14] /CLK 
Endpoint:   \baddr_reg[addr][14] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.151
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                 |         |       |       |  Time   |   Time   | 
     |----------------------+-----------------+---------+-------+-------+---------+----------| 
     |                      | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.772 | 
     | U10795               | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.813 | 
     | U9066                | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.858 | 
     | U9067                | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.865 | 
     | U10796               | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.009 | 
     | U4464                | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.067 | 
     | U7675                | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.080 | 
     | U10802               | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.233 | 
     | U4550                | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.298 | 
     | U8798                | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.329 | 
     | U4203                | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.379 | 
     | U9579                | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.423 | 
     | U9580                | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.462 | 
     | U10804               | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.523 | 
     | FE_OFC455_n10593     | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.551 | 
     | FE_OFC457_n10593     | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.611 | 
     | FE_OFC462_n10593     | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.694 | 
     | FE_OFC464_n10593     | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.743 | 
     | U4537                | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.879 | 
     | FE_OFC691_n10582     | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.919 | 
     | FE_OFC692_n10582     | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.956 | 
     | FE_OFC696_n10582     | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.028 | 
     | FE_OFC697_n10582     | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.089 | 
     | FE_OFC700_n10582     | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.161 | 
     | FE_OFC702_n10582     | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.209 | 
     | U10847               | D ^ -> Y v      | AOI22X1 | 0.094 | 0.045 |   2.101 |    2.254 | 
     | U5803                | A v -> Y v      | BUFX2   | 0.020 | 0.051 |   2.151 |    2.304 | 
     | \baddr_reg[addr][14] | D v             | DFFSR   | 0.020 | 0.000 |   2.151 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |              |       |       |       |  Time   |   Time   | 
     |----------------------+--------------+-------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.153 | 
     | \baddr_reg[addr][14] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.153 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \baddr_reg[reserved][20] /CLK 
Endpoint:   \baddr_reg[reserved][20] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]               (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.150
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                 |         |       |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                          | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.773 | 
     | U10795                   | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.814 | 
     | U9066                    | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.860 | 
     | U9067                    | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.866 | 
     | U10796                   | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.011 | 
     | U4464                    | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.069 | 
     | U7675                    | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.081 | 
     | U10802                   | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.234 | 
     | U4550                    | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.299 | 
     | U8798                    | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.331 | 
     | U4203                    | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.381 | 
     | U9579                    | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.424 | 
     | U9580                    | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.464 | 
     | U10804                   | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.525 | 
     | FE_OFC455_n10593         | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.553 | 
     | FE_OFC457_n10593         | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.613 | 
     | FE_OFC462_n10593         | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.696 | 
     | FE_OFC464_n10593         | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.745 | 
     | U4537                    | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.881 | 
     | FE_OFC691_n10582         | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.921 | 
     | FE_OFC692_n10582         | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.958 | 
     | FE_OFC696_n10582         | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.030 | 
     | FE_OFC697_n10582         | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.091 | 
     | FE_OFC700_n10582         | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.163 | 
     | FE_OFC701_n10582         | A v -> Y ^      | INVX2   | 0.059 | 0.056 |   2.064 |    2.219 | 
     | U10903                   | D ^ -> Y v      | AOI22X1 | 0.121 | 0.030 |   2.094 |    2.248 | 
     | U5829                    | A v -> Y v      | BUFX2   | 0.025 | 0.056 |   2.150 |    2.304 | 
     | \baddr_reg[reserved][20] | D v             | DFFSR   | 0.025 | 0.000 |   2.150 |    2.305 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                          |              |       |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.155 | 
     | \baddr_reg[reserved][20] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.155 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \clink_ptr_reg[l_reg][3][head_ptr][19] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][3][head_ptr][19] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.149
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.774 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.815 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.860 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.867 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.012 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.070 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.082 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.235 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.300 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.332 | 
     | U4203                                  | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.381 | 
     | U8800                                  | B ^ -> Y ^      | OR2X2   | 0.009 | 0.046 |   1.273 |    1.428 | 
     | U8799                                  | A ^ -> Y v      | INVX1   | 0.037 | 0.033 |   1.306 |    1.461 | 
     | U5114                                  | B v -> Y v      | AND2X2  | 0.150 | 0.097 |   1.403 |    1.558 | 
     | U11292                                 | A v -> Y ^      | INVX2   | 0.441 | 0.282 |   1.685 |    1.840 | 
     | FE_OFC653_n10771                       | A ^ -> Y v      | INVX2   | 0.225 | 0.162 |   1.846 |    2.002 | 
     | FE_OFC654_n10771                       | A v -> Y ^      | INVX2   | 0.191 | 0.171 |   2.017 |    2.172 | 
     | U11319                                 | D ^ -> Y v      | AOI22X1 | 0.090 | 0.082 |   2.099 |    2.255 | 
     | U6053                                  | A v -> Y v      | BUFX2   | 0.019 | 0.049 |   2.149 |    2.304 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][19] | D v             | DFFSR   | 0.019 | 0.000 |   2.149 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.155 | 
     | \clink_ptr_reg[l_reg][3][head_ptr][19] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.155 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \clink_ptr_reg[l_reg][10][ctrl_data][QoS][7] /
CLK 
Endpoint:   \clink_ptr_reg[l_reg][10][ctrl_data][QoS][7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: slave_addr[8]                                   (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  2.149
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                              | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.775 | 
     | U10795                                       | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.815 | 
     | U9066                                        | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.861 | 
     | U9067                                        | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.868 | 
     | U10796                                       | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.012 | 
     | U4464                                        | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.070 | 
     | U7675                                        | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.082 | 
     | U10802                                       | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.235 | 
     | U4550                                        | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.301 | 
     | U8798                                        | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.332 | 
     | U11726                                       | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.371 | 
     | U12055                                       | A v -> Y v      | AND2X2  | 0.033 | 0.061 |   1.276 |    1.432 | 
     | FE_OFC255_n11093                             | A v -> Y v      | BUFX4   | 0.154 | 0.069 |   1.346 |    1.501 | 
     | U4544                                        | A v -> Y ^      | INVX2   | 0.145 | 0.189 |   1.535 |    1.690 | 
     | FE_OFC348_n11090                             | A ^ -> Y ^      | BUFX2   | 0.450 | 0.277 |   1.812 |    1.968 | 
     | FE_OFC353_n11090                             | A ^ -> Y v      | INVX2   | 0.186 | 0.102 |   1.914 |    2.070 | 
     | FE_OFC355_n11090                             | A v -> Y ^      | INVX8   | 0.124 | 0.092 |   2.006 |    2.161 | 
     | U12150                                       | D ^ -> Y v      | AOI22X1 | 0.139 | 0.084 |   2.090 |    2.245 | 
     | U6545                                        | A v -> Y v      | BUFX2   | 0.028 | 0.059 |   2.149 |    2.305 | 
     | \clink_ptr_reg[l_reg][10][ctrl_data][QoS][7] | D v             | DFFSR   | 0.028 | 0.000 |   2.149 |    2.305 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.156 | 
     | \clink_ptr_reg[l_reg][10][ctrl_data][QoS][7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.156 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \clink_ptr_reg[l_reg][8][ctrl_data][frag_
length][1] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: slave_addr[8]                                          (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.148
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                                    | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.775 | 
     | U10795                                             | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.816 | 
     | U9066                                              | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.861 | 
     | U9067                                              | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.868 | 
     | U10796                                             | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.012 | 
     | U4464                                              | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.070 | 
     | U7675                                              | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.083 | 
     | U10802                                             | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.236 | 
     | U4550                                              | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.301 | 
     | U8798                                              | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.332 | 
     | U11726                                             | C ^ -> Y v      | NOR3X1  | 0.051 | 0.039 |   1.215 |    1.371 | 
     | U11848                                             | A v -> Y v      | AND2X2  | 0.095 | 0.077 |   1.292 |    1.447 | 
     | FE_OFC272_n11015                                   | A v -> Y ^      | INVX2   | 0.056 | 0.065 |   1.356 |    1.512 | 
     | FE_OFC273_n11015                                   | A ^ -> Y v      | INVX8   | 0.128 | 0.042 |   1.398 |    1.554 | 
     | U4542                                              | A v -> Y ^      | INVX2   | 0.163 | 0.177 |   1.576 |    1.731 | 
     | FE_OFC280_n11015                                   | A ^ -> Y v      | INVX2   | 0.389 | 0.181 |   1.756 |    1.912 | 
     | FE_OFC371_n10988                                   | A v -> Y ^      | INVX4   | 0.239 | 0.171 |   1.927 |    2.083 | 
     | FE_OFC376_n10988                                   | A ^ -> Y v      | INVX2   | 0.095 | 0.066 |   1.993 |    2.149 | 
     | FE_OFC378_n10988                                   | A v -> Y ^      | INVX8   | 0.087 | 0.055 |   2.048 |    2.204 | 
     | U11930                                             | D ^ -> Y v      | AOI22X1 | 0.100 | 0.049 |   2.097 |    2.253 | 
     | U6407                                              | A v -> Y v      | BUFX2   | 0.021 | 0.052 |   2.148 |    2.304 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][1 | D v             | DFFSR   | 0.021 | 0.000 |   2.148 |    2.304 | 
     | ]                                                  |                 |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.156 | 
     | \clink_ptr_reg[l_reg][8][ctrl_data][frag_length][1 | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.156 | 
     | ]                                                  |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \baddr_reg[addr][11] /CLK 
Endpoint:   \baddr_reg[addr][11] /D (v) checked with  leading edge of 'clk'
Beginpoint: slave_addr[8]           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.149
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                 |         |       |       |  Time   |   Time   | 
     |----------------------+-----------------+---------+-------+-------+---------+----------| 
     |                      | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.775 | 
     | U10795               | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.816 | 
     | U9066                | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.861 | 
     | U9067                | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.868 | 
     | U10796               | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.012 | 
     | U4464                | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.070 | 
     | U7675                | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.083 | 
     | U10802               | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.236 | 
     | U4550                | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.301 | 
     | U8798                | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.332 | 
     | U4203                | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.382 | 
     | U9579                | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.426 | 
     | U9580                | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.465 | 
     | U10804               | A v -> Y v      | AND2X2  | 0.032 | 0.061 |   1.370 |    1.526 | 
     | FE_OFC455_n10593     | A v -> Y ^      | INVX2   | 0.015 | 0.028 |   1.398 |    1.554 | 
     | FE_OFC457_n10593     | A ^ -> Y v      | INVX4   | 0.148 | 0.060 |   1.459 |    1.614 | 
     | FE_OFC462_n10593     | A v -> Y ^      | INVX2   | 0.081 | 0.082 |   1.541 |    1.697 | 
     | FE_OFC464_n10593     | A ^ -> Y v      | INVX4   | 0.135 | 0.049 |   1.590 |    1.746 | 
     | U4537                | A v -> Y ^      | INVX2   | 0.098 | 0.136 |   1.726 |    1.882 | 
     | FE_OFC691_n10582     | A ^ -> Y v      | INVX2   | 0.052 | 0.040 |   1.767 |    1.922 | 
     | FE_OFC692_n10582     | A v -> Y ^      | INVX8   | 0.065 | 0.037 |   1.804 |    1.959 | 
     | FE_OFC696_n10582     | A ^ -> Y v      | INVX1   | 0.018 | 0.072 |   1.876 |    2.031 | 
     | FE_OFC697_n10582     | A v -> Y ^      | INVX4   | 0.151 | 0.061 |   1.936 |    2.092 | 
     | FE_OFC700_n10582     | A ^ -> Y v      | INVX2   | 0.074 | 0.072 |   2.008 |    2.164 | 
     | FE_OFC702_n10582     | A v -> Y ^      | INVX8   | 0.075 | 0.048 |   2.056 |    2.212 | 
     | U10853               | D ^ -> Y v      | AOI22X1 | 0.110 | 0.039 |   2.095 |    2.251 | 
     | U5806                | A v -> Y v      | BUFX2   | 0.023 | 0.053 |   2.148 |    2.304 | 
     | \baddr_reg[addr][11] | D v             | DFFSR   | 0.023 | 0.000 |   2.149 |    2.304 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                      |              |       |       |       |  Time   |   Time   | 
     |----------------------+--------------+-------+-------+-------+---------+----------| 
     |                      | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.156 | 
     | \baddr_reg[addr][11] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.156 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \clink_ptr_reg[l_reg][1][head_ptr][18] /CLK 
Endpoint:   \clink_ptr_reg[l_reg][1][head_ptr][18] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: slave_addr[8]                             (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  2.148
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                 |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                        | slave_addr[8] ^ |         | 0.012 |       |   0.619 |    0.775 | 
     | U10795                                 | A ^ -> Y v      | NOR3X1  | 0.035 | 0.041 |   0.660 |    0.816 | 
     | U9066                                  | B v -> Y v      | AND2X2  | 0.009 | 0.045 |   0.705 |    0.861 | 
     | U9067                                  | A v -> Y ^      | INVX1   | 0.478 | 0.007 |   0.712 |    0.868 | 
     | U10796                                 | C ^ -> Y v      | NOR3X1  | 0.108 | 0.144 |   0.856 |    1.013 | 
     | U4464                                  | A v -> Y v      | AND2X2  | 0.028 | 0.058 |   0.915 |    1.071 | 
     | U7675                                  | A v -> Y ^      | INVX1   | 0.478 | 0.012 |   0.927 |    1.083 | 
     | U10802                                 | B ^ -> Y v      | NOR3X1  | 0.104 | 0.153 |   1.080 |    1.236 | 
     | U4550                                  | B v -> Y v      | AND2X2  | 0.027 | 0.065 |   1.145 |    1.301 | 
     | U8798                                  | A v -> Y ^      | INVX1   | 0.017 | 0.032 |   1.176 |    1.333 | 
     | U4203                                  | B ^ -> Y ^      | OR2X2   | 0.017 | 0.050 |   1.226 |    1.382 | 
     | U9579                                  | B ^ -> Y ^      | OR2X2   | 0.010 | 0.044 |   1.270 |    1.426 | 
     | U9580                                  | A ^ -> Y v      | INVX1   | 0.046 | 0.039 |   1.309 |    1.466 | 
     | U11057                                 | A v -> Y v      | AND2X2  | 0.072 | 0.085 |   1.395 |    1.551 | 
     | FE_OFC442_n10664                       | A v -> Y v      | BUFX2   | 0.156 | 0.120 |   1.515 |    1.671 | 
     | U4539                                  | A v -> Y ^      | INVX2   | 0.072 | 0.075 |   1.590 |    1.746 | 
     | FE_OFC676_n10652                       | A ^ -> Y v      | INVX2   | 0.027 | 0.021 |   1.611 |    1.767 | 
     | FE_OFC677_n10652                       | A v -> Y ^      | INVX2   | 0.463 | 0.184 |   1.795 |    1.951 | 
     | FE_OFC680_n10652                       | A ^ -> Y v      | INVX2   | 0.191 | 0.117 |   1.912 |    2.068 | 
     | FE_OFC682_n10652                       | A v -> Y ^      | INVX8   | 0.157 | 0.108 |   2.020 |    2.176 | 
     | U11083                                 | D ^ -> Y v      | AOI22X1 | 0.086 | 0.079 |   2.099 |    2.255 | 
     | U5927                                  | A v -> Y v      | BUFX2   | 0.018 | 0.049 |   2.148 |    2.304 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][18] | D v             | DFFSR   | 0.018 | 0.000 |   2.148 |    2.304 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.156 | 
     | \clink_ptr_reg[l_reg][1][head_ptr][18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.156 | 
     +----------------------------------------------------------------------------------------------------+ 

