<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='232' type='unsigned int llvm::SIInstrInfo::getMovOpcode(const llvm::TargetRegisterClass * DstRC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='229'>// Returns an opcode that can be used to move a value to a \p DstRC
  // register.  If there is no hardware instruction that can store to \p
  // DstRC, then AMDGPU::COPY is returned.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='497' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='838' ll='848' type='unsigned int llvm::SIInstrInfo::getMovOpcode(const llvm::TargetRegisterClass * DstRC) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='850' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv'/>
