{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755875596293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755875596293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 22 16:13:16 2025 " "Processing started: Fri Aug 22 16:13:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755875596293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875596293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875596293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755875596598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755875596598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic/synthesis/cordic.v" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/cordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic/synthesis/cordic.v" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/cordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cordic/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic) " "Found design unit 1: dspba_library_package (cordic)" {  } { { "cordic/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cordic/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/cordic_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic/synthesis/submodules/cordic_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_CORDIC_0-normal " "Found design unit 1: cordic_CORDIC_0-normal" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602309 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_CORDIC_0 " "Found entity 1: cordic_CORDIC_0" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "" { Text "C:/repos/fpga_dsp/delaytesting/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_reading.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_reading.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reading " "Found entity 1: memory_reading" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writing " "Found entity 1: memory_writing" {  } { { "memory_write.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/pulse_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/sincos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875602403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_reading " "Elaborating entity \"memory_reading\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755875602552 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "650400 0 1023 memory_reading.sv(10) " "Verilog HDL warning at memory_reading.sv(10): number of words (650400) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1) " "Verilog HDL assignment warning at data.mem(1): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(2) " "Verilog HDL assignment warning at data.mem(2): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(3) " "Verilog HDL assignment warning at data.mem(3): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(4) " "Verilog HDL assignment warning at data.mem(4): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(5) " "Verilog HDL assignment warning at data.mem(5): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(6) " "Verilog HDL assignment warning at data.mem(6): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602753 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(7) " "Verilog HDL assignment warning at data.mem(7): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(8) " "Verilog HDL assignment warning at data.mem(8): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(9) " "Verilog HDL assignment warning at data.mem(9): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(10) " "Verilog HDL assignment warning at data.mem(10): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(11) " "Verilog HDL assignment warning at data.mem(11): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(12) " "Verilog HDL assignment warning at data.mem(12): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(13) " "Verilog HDL assignment warning at data.mem(13): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(14) " "Verilog HDL assignment warning at data.mem(14): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(15) " "Verilog HDL assignment warning at data.mem(15): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(16) " "Verilog HDL assignment warning at data.mem(16): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(17) " "Verilog HDL assignment warning at data.mem(17): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(18) " "Verilog HDL assignment warning at data.mem(18): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(19) " "Verilog HDL assignment warning at data.mem(19): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(20) " "Verilog HDL assignment warning at data.mem(20): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(21) " "Verilog HDL assignment warning at data.mem(21): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(22) " "Verilog HDL assignment warning at data.mem(22): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(23) " "Verilog HDL assignment warning at data.mem(23): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(24) " "Verilog HDL assignment warning at data.mem(24): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(25) " "Verilog HDL assignment warning at data.mem(25): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602754 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(26) " "Verilog HDL assignment warning at data.mem(26): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(27) " "Verilog HDL assignment warning at data.mem(27): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(28) " "Verilog HDL assignment warning at data.mem(28): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(29) " "Verilog HDL assignment warning at data.mem(29): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(30) " "Verilog HDL assignment warning at data.mem(30): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(31) " "Verilog HDL assignment warning at data.mem(31): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(32) " "Verilog HDL assignment warning at data.mem(32): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(33) " "Verilog HDL assignment warning at data.mem(33): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(34) " "Verilog HDL assignment warning at data.mem(34): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(35) " "Verilog HDL assignment warning at data.mem(35): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(36) " "Verilog HDL assignment warning at data.mem(36): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(37) " "Verilog HDL assignment warning at data.mem(37): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(38) " "Verilog HDL assignment warning at data.mem(38): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(39) " "Verilog HDL assignment warning at data.mem(39): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(40) " "Verilog HDL assignment warning at data.mem(40): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(41) " "Verilog HDL assignment warning at data.mem(41): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(42) " "Verilog HDL assignment warning at data.mem(42): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(43) " "Verilog HDL assignment warning at data.mem(43): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(44) " "Verilog HDL assignment warning at data.mem(44): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(45) " "Verilog HDL assignment warning at data.mem(45): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(46) " "Verilog HDL assignment warning at data.mem(46): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(47) " "Verilog HDL assignment warning at data.mem(47): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(48) " "Verilog HDL assignment warning at data.mem(48): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(49) " "Verilog HDL assignment warning at data.mem(49): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(50) " "Verilog HDL assignment warning at data.mem(50): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(51) " "Verilog HDL assignment warning at data.mem(51): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(52) " "Verilog HDL assignment warning at data.mem(52): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(53) " "Verilog HDL assignment warning at data.mem(53): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(54) " "Verilog HDL assignment warning at data.mem(54): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(55) " "Verilog HDL assignment warning at data.mem(55): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(56) " "Verilog HDL assignment warning at data.mem(56): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(57) " "Verilog HDL assignment warning at data.mem(57): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(58) " "Verilog HDL assignment warning at data.mem(58): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(59) " "Verilog HDL assignment warning at data.mem(59): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(60) " "Verilog HDL assignment warning at data.mem(60): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(61) " "Verilog HDL assignment warning at data.mem(61): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(62) " "Verilog HDL assignment warning at data.mem(62): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(63) " "Verilog HDL assignment warning at data.mem(63): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602755 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(64) " "Verilog HDL assignment warning at data.mem(64): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(65) " "Verilog HDL assignment warning at data.mem(65): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(66) " "Verilog HDL assignment warning at data.mem(66): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(67) " "Verilog HDL assignment warning at data.mem(67): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(68) " "Verilog HDL assignment warning at data.mem(68): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(69) " "Verilog HDL assignment warning at data.mem(69): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(70) " "Verilog HDL assignment warning at data.mem(70): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(71) " "Verilog HDL assignment warning at data.mem(71): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(72) " "Verilog HDL assignment warning at data.mem(72): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(73) " "Verilog HDL assignment warning at data.mem(73): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(74) " "Verilog HDL assignment warning at data.mem(74): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(75) " "Verilog HDL assignment warning at data.mem(75): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(76) " "Verilog HDL assignment warning at data.mem(76): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(77) " "Verilog HDL assignment warning at data.mem(77): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(78) " "Verilog HDL assignment warning at data.mem(78): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(79) " "Verilog HDL assignment warning at data.mem(79): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(80) " "Verilog HDL assignment warning at data.mem(80): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(81) " "Verilog HDL assignment warning at data.mem(81): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(82) " "Verilog HDL assignment warning at data.mem(82): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(83) " "Verilog HDL assignment warning at data.mem(83): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(84) " "Verilog HDL assignment warning at data.mem(84): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(85) " "Verilog HDL assignment warning at data.mem(85): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(86) " "Verilog HDL assignment warning at data.mem(86): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(87) " "Verilog HDL assignment warning at data.mem(87): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(88) " "Verilog HDL assignment warning at data.mem(88): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(89) " "Verilog HDL assignment warning at data.mem(89): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602756 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(90) " "Verilog HDL assignment warning at data.mem(90): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(91) " "Verilog HDL assignment warning at data.mem(91): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(92) " "Verilog HDL assignment warning at data.mem(92): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(93) " "Verilog HDL assignment warning at data.mem(93): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(94) " "Verilog HDL assignment warning at data.mem(94): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(95) " "Verilog HDL assignment warning at data.mem(95): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(96) " "Verilog HDL assignment warning at data.mem(96): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(97) " "Verilog HDL assignment warning at data.mem(97): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(98) " "Verilog HDL assignment warning at data.mem(98): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(99) " "Verilog HDL assignment warning at data.mem(99): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(100) " "Verilog HDL assignment warning at data.mem(100): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(101) " "Verilog HDL assignment warning at data.mem(101): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(102) " "Verilog HDL assignment warning at data.mem(102): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(103) " "Verilog HDL assignment warning at data.mem(103): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(104) " "Verilog HDL assignment warning at data.mem(104): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(105) " "Verilog HDL assignment warning at data.mem(105): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(106) " "Verilog HDL assignment warning at data.mem(106): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(107) " "Verilog HDL assignment warning at data.mem(107): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(108) " "Verilog HDL assignment warning at data.mem(108): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(109) " "Verilog HDL assignment warning at data.mem(109): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(110) " "Verilog HDL assignment warning at data.mem(110): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(111) " "Verilog HDL assignment warning at data.mem(111): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(112) " "Verilog HDL assignment warning at data.mem(112): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(113) " "Verilog HDL assignment warning at data.mem(113): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(114) " "Verilog HDL assignment warning at data.mem(114): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(115) " "Verilog HDL assignment warning at data.mem(115): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(116) " "Verilog HDL assignment warning at data.mem(116): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(117) " "Verilog HDL assignment warning at data.mem(117): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(118) " "Verilog HDL assignment warning at data.mem(118): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(119) " "Verilog HDL assignment warning at data.mem(119): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(120) " "Verilog HDL assignment warning at data.mem(120): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(121) " "Verilog HDL assignment warning at data.mem(121): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602757 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(122) " "Verilog HDL assignment warning at data.mem(122): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(123) " "Verilog HDL assignment warning at data.mem(123): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(124) " "Verilog HDL assignment warning at data.mem(124): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(125) " "Verilog HDL assignment warning at data.mem(125): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(126) " "Verilog HDL assignment warning at data.mem(126): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(127) " "Verilog HDL assignment warning at data.mem(127): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(128) " "Verilog HDL assignment warning at data.mem(128): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(129) " "Verilog HDL assignment warning at data.mem(129): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(130) " "Verilog HDL assignment warning at data.mem(130): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(131) " "Verilog HDL assignment warning at data.mem(131): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(132) " "Verilog HDL assignment warning at data.mem(132): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(133) " "Verilog HDL assignment warning at data.mem(133): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(134) " "Verilog HDL assignment warning at data.mem(134): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(135) " "Verilog HDL assignment warning at data.mem(135): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(136) " "Verilog HDL assignment warning at data.mem(136): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(137) " "Verilog HDL assignment warning at data.mem(137): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(138) " "Verilog HDL assignment warning at data.mem(138): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(139) " "Verilog HDL assignment warning at data.mem(139): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(140) " "Verilog HDL assignment warning at data.mem(140): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(141) " "Verilog HDL assignment warning at data.mem(141): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(142) " "Verilog HDL assignment warning at data.mem(142): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(143) " "Verilog HDL assignment warning at data.mem(143): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(144) " "Verilog HDL assignment warning at data.mem(144): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(145) " "Verilog HDL assignment warning at data.mem(145): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(146) " "Verilog HDL assignment warning at data.mem(146): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(147) " "Verilog HDL assignment warning at data.mem(147): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(148) " "Verilog HDL assignment warning at data.mem(148): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(149) " "Verilog HDL assignment warning at data.mem(149): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(150) " "Verilog HDL assignment warning at data.mem(150): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(151) " "Verilog HDL assignment warning at data.mem(151): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(152) " "Verilog HDL assignment warning at data.mem(152): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(153) " "Verilog HDL assignment warning at data.mem(153): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(154) " "Verilog HDL assignment warning at data.mem(154): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(155) " "Verilog HDL assignment warning at data.mem(155): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(156) " "Verilog HDL assignment warning at data.mem(156): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(157) " "Verilog HDL assignment warning at data.mem(157): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(158) " "Verilog HDL assignment warning at data.mem(158): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(159) " "Verilog HDL assignment warning at data.mem(159): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(160) " "Verilog HDL assignment warning at data.mem(160): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(161) " "Verilog HDL assignment warning at data.mem(161): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(162) " "Verilog HDL assignment warning at data.mem(162): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(163) " "Verilog HDL assignment warning at data.mem(163): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(164) " "Verilog HDL assignment warning at data.mem(164): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(165) " "Verilog HDL assignment warning at data.mem(165): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602758 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(166) " "Verilog HDL assignment warning at data.mem(166): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(167) " "Verilog HDL assignment warning at data.mem(167): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(168) " "Verilog HDL assignment warning at data.mem(168): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(169) " "Verilog HDL assignment warning at data.mem(169): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(170) " "Verilog HDL assignment warning at data.mem(170): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(171) " "Verilog HDL assignment warning at data.mem(171): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(172) " "Verilog HDL assignment warning at data.mem(172): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(173) " "Verilog HDL assignment warning at data.mem(173): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(174) " "Verilog HDL assignment warning at data.mem(174): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(175) " "Verilog HDL assignment warning at data.mem(175): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(176) " "Verilog HDL assignment warning at data.mem(176): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(177) " "Verilog HDL assignment warning at data.mem(177): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(178) " "Verilog HDL assignment warning at data.mem(178): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(179) " "Verilog HDL assignment warning at data.mem(179): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(180) " "Verilog HDL assignment warning at data.mem(180): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(181) " "Verilog HDL assignment warning at data.mem(181): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(182) " "Verilog HDL assignment warning at data.mem(182): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(183) " "Verilog HDL assignment warning at data.mem(183): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(184) " "Verilog HDL assignment warning at data.mem(184): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(185) " "Verilog HDL assignment warning at data.mem(185): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(186) " "Verilog HDL assignment warning at data.mem(186): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(187) " "Verilog HDL assignment warning at data.mem(187): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(188) " "Verilog HDL assignment warning at data.mem(188): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(189) " "Verilog HDL assignment warning at data.mem(189): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(190) " "Verilog HDL assignment warning at data.mem(190): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(191) " "Verilog HDL assignment warning at data.mem(191): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(192) " "Verilog HDL assignment warning at data.mem(192): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(193) " "Verilog HDL assignment warning at data.mem(193): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(194) " "Verilog HDL assignment warning at data.mem(194): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(195) " "Verilog HDL assignment warning at data.mem(195): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(196) " "Verilog HDL assignment warning at data.mem(196): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(197) " "Verilog HDL assignment warning at data.mem(197): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(198) " "Verilog HDL assignment warning at data.mem(198): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(199) " "Verilog HDL assignment warning at data.mem(199): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(200) " "Verilog HDL assignment warning at data.mem(200): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(201) " "Verilog HDL assignment warning at data.mem(201): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(202) " "Verilog HDL assignment warning at data.mem(202): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(203) " "Verilog HDL assignment warning at data.mem(203): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(204) " "Verilog HDL assignment warning at data.mem(204): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602760 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(205) " "Verilog HDL assignment warning at data.mem(205): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(206) " "Verilog HDL assignment warning at data.mem(206): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(207) " "Verilog HDL assignment warning at data.mem(207): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(208) " "Verilog HDL assignment warning at data.mem(208): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(209) " "Verilog HDL assignment warning at data.mem(209): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(210) " "Verilog HDL assignment warning at data.mem(210): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(211) " "Verilog HDL assignment warning at data.mem(211): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(212) " "Verilog HDL assignment warning at data.mem(212): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(213) " "Verilog HDL assignment warning at data.mem(213): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(214) " "Verilog HDL assignment warning at data.mem(214): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(215) " "Verilog HDL assignment warning at data.mem(215): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(216) " "Verilog HDL assignment warning at data.mem(216): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(217) " "Verilog HDL assignment warning at data.mem(217): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(218) " "Verilog HDL assignment warning at data.mem(218): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(219) " "Verilog HDL assignment warning at data.mem(219): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(220) " "Verilog HDL assignment warning at data.mem(220): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(221) " "Verilog HDL assignment warning at data.mem(221): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(222) " "Verilog HDL assignment warning at data.mem(222): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(223) " "Verilog HDL assignment warning at data.mem(223): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(224) " "Verilog HDL assignment warning at data.mem(224): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(225) " "Verilog HDL assignment warning at data.mem(225): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(226) " "Verilog HDL assignment warning at data.mem(226): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(227) " "Verilog HDL assignment warning at data.mem(227): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(228) " "Verilog HDL assignment warning at data.mem(228): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(229) " "Verilog HDL assignment warning at data.mem(229): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(230) " "Verilog HDL assignment warning at data.mem(230): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(231) " "Verilog HDL assignment warning at data.mem(231): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(232) " "Verilog HDL assignment warning at data.mem(232): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(233) " "Verilog HDL assignment warning at data.mem(233): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(234) " "Verilog HDL assignment warning at data.mem(234): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(235) " "Verilog HDL assignment warning at data.mem(235): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(236) " "Verilog HDL assignment warning at data.mem(236): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(237) " "Verilog HDL assignment warning at data.mem(237): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(238) " "Verilog HDL assignment warning at data.mem(238): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(239) " "Verilog HDL assignment warning at data.mem(239): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(240) " "Verilog HDL assignment warning at data.mem(240): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(241) " "Verilog HDL assignment warning at data.mem(241): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(242) " "Verilog HDL assignment warning at data.mem(242): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(243) " "Verilog HDL assignment warning at data.mem(243): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602761 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(244) " "Verilog HDL assignment warning at data.mem(244): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(245) " "Verilog HDL assignment warning at data.mem(245): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(246) " "Verilog HDL assignment warning at data.mem(246): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(247) " "Verilog HDL assignment warning at data.mem(247): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(248) " "Verilog HDL assignment warning at data.mem(248): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(249) " "Verilog HDL assignment warning at data.mem(249): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(250) " "Verilog HDL assignment warning at data.mem(250): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(251) " "Verilog HDL assignment warning at data.mem(251): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(252) " "Verilog HDL assignment warning at data.mem(252): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(253) " "Verilog HDL assignment warning at data.mem(253): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(254) " "Verilog HDL assignment warning at data.mem(254): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(255) " "Verilog HDL assignment warning at data.mem(255): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(256) " "Verilog HDL assignment warning at data.mem(256): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(257) " "Verilog HDL assignment warning at data.mem(257): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(258) " "Verilog HDL assignment warning at data.mem(258): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(259) " "Verilog HDL assignment warning at data.mem(259): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(260) " "Verilog HDL assignment warning at data.mem(260): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(261) " "Verilog HDL assignment warning at data.mem(261): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(262) " "Verilog HDL assignment warning at data.mem(262): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(263) " "Verilog HDL assignment warning at data.mem(263): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(264) " "Verilog HDL assignment warning at data.mem(264): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(265) " "Verilog HDL assignment warning at data.mem(265): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(266) " "Verilog HDL assignment warning at data.mem(266): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(267) " "Verilog HDL assignment warning at data.mem(267): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(268) " "Verilog HDL assignment warning at data.mem(268): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(269) " "Verilog HDL assignment warning at data.mem(269): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(270) " "Verilog HDL assignment warning at data.mem(270): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(271) " "Verilog HDL assignment warning at data.mem(271): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(272) " "Verilog HDL assignment warning at data.mem(272): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(273) " "Verilog HDL assignment warning at data.mem(273): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(274) " "Verilog HDL assignment warning at data.mem(274): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(275) " "Verilog HDL assignment warning at data.mem(275): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(276) " "Verilog HDL assignment warning at data.mem(276): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(277) " "Verilog HDL assignment warning at data.mem(277): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(278) " "Verilog HDL assignment warning at data.mem(278): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(279) " "Verilog HDL assignment warning at data.mem(279): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(280) " "Verilog HDL assignment warning at data.mem(280): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(281) " "Verilog HDL assignment warning at data.mem(281): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(282) " "Verilog HDL assignment warning at data.mem(282): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(283) " "Verilog HDL assignment warning at data.mem(283): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(284) " "Verilog HDL assignment warning at data.mem(284): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602762 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(285) " "Verilog HDL assignment warning at data.mem(285): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(286) " "Verilog HDL assignment warning at data.mem(286): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(287) " "Verilog HDL assignment warning at data.mem(287): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(288) " "Verilog HDL assignment warning at data.mem(288): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(289) " "Verilog HDL assignment warning at data.mem(289): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(290) " "Verilog HDL assignment warning at data.mem(290): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(291) " "Verilog HDL assignment warning at data.mem(291): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(292) " "Verilog HDL assignment warning at data.mem(292): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(293) " "Verilog HDL assignment warning at data.mem(293): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(294) " "Verilog HDL assignment warning at data.mem(294): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(295) " "Verilog HDL assignment warning at data.mem(295): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(296) " "Verilog HDL assignment warning at data.mem(296): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(297) " "Verilog HDL assignment warning at data.mem(297): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(298) " "Verilog HDL assignment warning at data.mem(298): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(299) " "Verilog HDL assignment warning at data.mem(299): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(300) " "Verilog HDL assignment warning at data.mem(300): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(301) " "Verilog HDL assignment warning at data.mem(301): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(302) " "Verilog HDL assignment warning at data.mem(302): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(303) " "Verilog HDL assignment warning at data.mem(303): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(304) " "Verilog HDL assignment warning at data.mem(304): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(305) " "Verilog HDL assignment warning at data.mem(305): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(306) " "Verilog HDL assignment warning at data.mem(306): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(307) " "Verilog HDL assignment warning at data.mem(307): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(308) " "Verilog HDL assignment warning at data.mem(308): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(309) " "Verilog HDL assignment warning at data.mem(309): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(310) " "Verilog HDL assignment warning at data.mem(310): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(311) " "Verilog HDL assignment warning at data.mem(311): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(312) " "Verilog HDL assignment warning at data.mem(312): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(313) " "Verilog HDL assignment warning at data.mem(313): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(314) " "Verilog HDL assignment warning at data.mem(314): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602763 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(315) " "Verilog HDL assignment warning at data.mem(315): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(316) " "Verilog HDL assignment warning at data.mem(316): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(317) " "Verilog HDL assignment warning at data.mem(317): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(318) " "Verilog HDL assignment warning at data.mem(318): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(319) " "Verilog HDL assignment warning at data.mem(319): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(320) " "Verilog HDL assignment warning at data.mem(320): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(321) " "Verilog HDL assignment warning at data.mem(321): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(322) " "Verilog HDL assignment warning at data.mem(322): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(323) " "Verilog HDL assignment warning at data.mem(323): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(324) " "Verilog HDL assignment warning at data.mem(324): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(325) " "Verilog HDL assignment warning at data.mem(325): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(326) " "Verilog HDL assignment warning at data.mem(326): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(327) " "Verilog HDL assignment warning at data.mem(327): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(328) " "Verilog HDL assignment warning at data.mem(328): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(329) " "Verilog HDL assignment warning at data.mem(329): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(330) " "Verilog HDL assignment warning at data.mem(330): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(331) " "Verilog HDL assignment warning at data.mem(331): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(332) " "Verilog HDL assignment warning at data.mem(332): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(333) " "Verilog HDL assignment warning at data.mem(333): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(334) " "Verilog HDL assignment warning at data.mem(334): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(335) " "Verilog HDL assignment warning at data.mem(335): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(336) " "Verilog HDL assignment warning at data.mem(336): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(337) " "Verilog HDL assignment warning at data.mem(337): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(338) " "Verilog HDL assignment warning at data.mem(338): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(339) " "Verilog HDL assignment warning at data.mem(339): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(340) " "Verilog HDL assignment warning at data.mem(340): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(341) " "Verilog HDL assignment warning at data.mem(341): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(342) " "Verilog HDL assignment warning at data.mem(342): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(343) " "Verilog HDL assignment warning at data.mem(343): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602764 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(344) " "Verilog HDL assignment warning at data.mem(344): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(345) " "Verilog HDL assignment warning at data.mem(345): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(346) " "Verilog HDL assignment warning at data.mem(346): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(347) " "Verilog HDL assignment warning at data.mem(347): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(348) " "Verilog HDL assignment warning at data.mem(348): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(349) " "Verilog HDL assignment warning at data.mem(349): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(350) " "Verilog HDL assignment warning at data.mem(350): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(351) " "Verilog HDL assignment warning at data.mem(351): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(352) " "Verilog HDL assignment warning at data.mem(352): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(353) " "Verilog HDL assignment warning at data.mem(353): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(354) " "Verilog HDL assignment warning at data.mem(354): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(355) " "Verilog HDL assignment warning at data.mem(355): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(356) " "Verilog HDL assignment warning at data.mem(356): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(357) " "Verilog HDL assignment warning at data.mem(357): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(358) " "Verilog HDL assignment warning at data.mem(358): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(359) " "Verilog HDL assignment warning at data.mem(359): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(360) " "Verilog HDL assignment warning at data.mem(360): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(361) " "Verilog HDL assignment warning at data.mem(361): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(362) " "Verilog HDL assignment warning at data.mem(362): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(363) " "Verilog HDL assignment warning at data.mem(363): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(364) " "Verilog HDL assignment warning at data.mem(364): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(365) " "Verilog HDL assignment warning at data.mem(365): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(366) " "Verilog HDL assignment warning at data.mem(366): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(367) " "Verilog HDL assignment warning at data.mem(367): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(368) " "Verilog HDL assignment warning at data.mem(368): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(369) " "Verilog HDL assignment warning at data.mem(369): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(370) " "Verilog HDL assignment warning at data.mem(370): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(371) " "Verilog HDL assignment warning at data.mem(371): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(372) " "Verilog HDL assignment warning at data.mem(372): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(373) " "Verilog HDL assignment warning at data.mem(373): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602765 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(374) " "Verilog HDL assignment warning at data.mem(374): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(375) " "Verilog HDL assignment warning at data.mem(375): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(376) " "Verilog HDL assignment warning at data.mem(376): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(377) " "Verilog HDL assignment warning at data.mem(377): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(378) " "Verilog HDL assignment warning at data.mem(378): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(379) " "Verilog HDL assignment warning at data.mem(379): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(380) " "Verilog HDL assignment warning at data.mem(380): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(381) " "Verilog HDL assignment warning at data.mem(381): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(382) " "Verilog HDL assignment warning at data.mem(382): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(383) " "Verilog HDL assignment warning at data.mem(383): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(384) " "Verilog HDL assignment warning at data.mem(384): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(385) " "Verilog HDL assignment warning at data.mem(385): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(386) " "Verilog HDL assignment warning at data.mem(386): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(387) " "Verilog HDL assignment warning at data.mem(387): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(388) " "Verilog HDL assignment warning at data.mem(388): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(389) " "Verilog HDL assignment warning at data.mem(389): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(390) " "Verilog HDL assignment warning at data.mem(390): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(391) " "Verilog HDL assignment warning at data.mem(391): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(392) " "Verilog HDL assignment warning at data.mem(392): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(393) " "Verilog HDL assignment warning at data.mem(393): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(394) " "Verilog HDL assignment warning at data.mem(394): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(395) " "Verilog HDL assignment warning at data.mem(395): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(396) " "Verilog HDL assignment warning at data.mem(396): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(397) " "Verilog HDL assignment warning at data.mem(397): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(398) " "Verilog HDL assignment warning at data.mem(398): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(399) " "Verilog HDL assignment warning at data.mem(399): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(400) " "Verilog HDL assignment warning at data.mem(400): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(401) " "Verilog HDL assignment warning at data.mem(401): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(402) " "Verilog HDL assignment warning at data.mem(402): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(403) " "Verilog HDL assignment warning at data.mem(403): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(404) " "Verilog HDL assignment warning at data.mem(404): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(405) " "Verilog HDL assignment warning at data.mem(405): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602766 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(406) " "Verilog HDL assignment warning at data.mem(406): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(407) " "Verilog HDL assignment warning at data.mem(407): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(408) " "Verilog HDL assignment warning at data.mem(408): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(409) " "Verilog HDL assignment warning at data.mem(409): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(410) " "Verilog HDL assignment warning at data.mem(410): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(411) " "Verilog HDL assignment warning at data.mem(411): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(412) " "Verilog HDL assignment warning at data.mem(412): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(413) " "Verilog HDL assignment warning at data.mem(413): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(414) " "Verilog HDL assignment warning at data.mem(414): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(415) " "Verilog HDL assignment warning at data.mem(415): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(416) " "Verilog HDL assignment warning at data.mem(416): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(417) " "Verilog HDL assignment warning at data.mem(417): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(418) " "Verilog HDL assignment warning at data.mem(418): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(419) " "Verilog HDL assignment warning at data.mem(419): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(420) " "Verilog HDL assignment warning at data.mem(420): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(421) " "Verilog HDL assignment warning at data.mem(421): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(422) " "Verilog HDL assignment warning at data.mem(422): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(423) " "Verilog HDL assignment warning at data.mem(423): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(424) " "Verilog HDL assignment warning at data.mem(424): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(425) " "Verilog HDL assignment warning at data.mem(425): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(426) " "Verilog HDL assignment warning at data.mem(426): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(427) " "Verilog HDL assignment warning at data.mem(427): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(428) " "Verilog HDL assignment warning at data.mem(428): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(429) " "Verilog HDL assignment warning at data.mem(429): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(430) " "Verilog HDL assignment warning at data.mem(430): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(431) " "Verilog HDL assignment warning at data.mem(431): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(432) " "Verilog HDL assignment warning at data.mem(432): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(433) " "Verilog HDL assignment warning at data.mem(433): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(434) " "Verilog HDL assignment warning at data.mem(434): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(435) " "Verilog HDL assignment warning at data.mem(435): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(436) " "Verilog HDL assignment warning at data.mem(436): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(437) " "Verilog HDL assignment warning at data.mem(437): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602767 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(438) " "Verilog HDL assignment warning at data.mem(438): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(439) " "Verilog HDL assignment warning at data.mem(439): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(440) " "Verilog HDL assignment warning at data.mem(440): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(441) " "Verilog HDL assignment warning at data.mem(441): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(442) " "Verilog HDL assignment warning at data.mem(442): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(443) " "Verilog HDL assignment warning at data.mem(443): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(444) " "Verilog HDL assignment warning at data.mem(444): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(445) " "Verilog HDL assignment warning at data.mem(445): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(446) " "Verilog HDL assignment warning at data.mem(446): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(447) " "Verilog HDL assignment warning at data.mem(447): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(448) " "Verilog HDL assignment warning at data.mem(448): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(449) " "Verilog HDL assignment warning at data.mem(449): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(450) " "Verilog HDL assignment warning at data.mem(450): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(451) " "Verilog HDL assignment warning at data.mem(451): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(452) " "Verilog HDL assignment warning at data.mem(452): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(453) " "Verilog HDL assignment warning at data.mem(453): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(454) " "Verilog HDL assignment warning at data.mem(454): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(455) " "Verilog HDL assignment warning at data.mem(455): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(456) " "Verilog HDL assignment warning at data.mem(456): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(457) " "Verilog HDL assignment warning at data.mem(457): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(458) " "Verilog HDL assignment warning at data.mem(458): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(459) " "Verilog HDL assignment warning at data.mem(459): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(460) " "Verilog HDL assignment warning at data.mem(460): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(461) " "Verilog HDL assignment warning at data.mem(461): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(462) " "Verilog HDL assignment warning at data.mem(462): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(463) " "Verilog HDL assignment warning at data.mem(463): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(464) " "Verilog HDL assignment warning at data.mem(464): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(465) " "Verilog HDL assignment warning at data.mem(465): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602768 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(466) " "Verilog HDL assignment warning at data.mem(466): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(467) " "Verilog HDL assignment warning at data.mem(467): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(468) " "Verilog HDL assignment warning at data.mem(468): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(469) " "Verilog HDL assignment warning at data.mem(469): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(470) " "Verilog HDL assignment warning at data.mem(470): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(471) " "Verilog HDL assignment warning at data.mem(471): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(472) " "Verilog HDL assignment warning at data.mem(472): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(473) " "Verilog HDL assignment warning at data.mem(473): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(474) " "Verilog HDL assignment warning at data.mem(474): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(475) " "Verilog HDL assignment warning at data.mem(475): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(476) " "Verilog HDL assignment warning at data.mem(476): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(477) " "Verilog HDL assignment warning at data.mem(477): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(478) " "Verilog HDL assignment warning at data.mem(478): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(479) " "Verilog HDL assignment warning at data.mem(479): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(480) " "Verilog HDL assignment warning at data.mem(480): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(481) " "Verilog HDL assignment warning at data.mem(481): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(482) " "Verilog HDL assignment warning at data.mem(482): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(483) " "Verilog HDL assignment warning at data.mem(483): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(484) " "Verilog HDL assignment warning at data.mem(484): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(485) " "Verilog HDL assignment warning at data.mem(485): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(486) " "Verilog HDL assignment warning at data.mem(486): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(487) " "Verilog HDL assignment warning at data.mem(487): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(488) " "Verilog HDL assignment warning at data.mem(488): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(489) " "Verilog HDL assignment warning at data.mem(489): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(490) " "Verilog HDL assignment warning at data.mem(490): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(491) " "Verilog HDL assignment warning at data.mem(491): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(492) " "Verilog HDL assignment warning at data.mem(492): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(493) " "Verilog HDL assignment warning at data.mem(493): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(494) " "Verilog HDL assignment warning at data.mem(494): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(495) " "Verilog HDL assignment warning at data.mem(495): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(496) " "Verilog HDL assignment warning at data.mem(496): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(497) " "Verilog HDL assignment warning at data.mem(497): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(498) " "Verilog HDL assignment warning at data.mem(498): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(499) " "Verilog HDL assignment warning at data.mem(499): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(500) " "Verilog HDL assignment warning at data.mem(500): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(501) " "Verilog HDL assignment warning at data.mem(501): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(502) " "Verilog HDL assignment warning at data.mem(502): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(503) " "Verilog HDL assignment warning at data.mem(503): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602769 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(504) " "Verilog HDL assignment warning at data.mem(504): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(505) " "Verilog HDL assignment warning at data.mem(505): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(506) " "Verilog HDL assignment warning at data.mem(506): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(507) " "Verilog HDL assignment warning at data.mem(507): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(508) " "Verilog HDL assignment warning at data.mem(508): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(509) " "Verilog HDL assignment warning at data.mem(509): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(510) " "Verilog HDL assignment warning at data.mem(510): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(511) " "Verilog HDL assignment warning at data.mem(511): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(512) " "Verilog HDL assignment warning at data.mem(512): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(513) " "Verilog HDL assignment warning at data.mem(513): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(514) " "Verilog HDL assignment warning at data.mem(514): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(515) " "Verilog HDL assignment warning at data.mem(515): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(516) " "Verilog HDL assignment warning at data.mem(516): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(517) " "Verilog HDL assignment warning at data.mem(517): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(518) " "Verilog HDL assignment warning at data.mem(518): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(519) " "Verilog HDL assignment warning at data.mem(519): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(520) " "Verilog HDL assignment warning at data.mem(520): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(521) " "Verilog HDL assignment warning at data.mem(521): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(522) " "Verilog HDL assignment warning at data.mem(522): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(523) " "Verilog HDL assignment warning at data.mem(523): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(524) " "Verilog HDL assignment warning at data.mem(524): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(525) " "Verilog HDL assignment warning at data.mem(525): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(526) " "Verilog HDL assignment warning at data.mem(526): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(527) " "Verilog HDL assignment warning at data.mem(527): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(528) " "Verilog HDL assignment warning at data.mem(528): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(529) " "Verilog HDL assignment warning at data.mem(529): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(530) " "Verilog HDL assignment warning at data.mem(530): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(531) " "Verilog HDL assignment warning at data.mem(531): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(532) " "Verilog HDL assignment warning at data.mem(532): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(533) " "Verilog HDL assignment warning at data.mem(533): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(534) " "Verilog HDL assignment warning at data.mem(534): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(535) " "Verilog HDL assignment warning at data.mem(535): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(536) " "Verilog HDL assignment warning at data.mem(536): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(537) " "Verilog HDL assignment warning at data.mem(537): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(538) " "Verilog HDL assignment warning at data.mem(538): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(539) " "Verilog HDL assignment warning at data.mem(539): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(540) " "Verilog HDL assignment warning at data.mem(540): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(541) " "Verilog HDL assignment warning at data.mem(541): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(542) " "Verilog HDL assignment warning at data.mem(542): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602770 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(543) " "Verilog HDL assignment warning at data.mem(543): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(544) " "Verilog HDL assignment warning at data.mem(544): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(545) " "Verilog HDL assignment warning at data.mem(545): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(546) " "Verilog HDL assignment warning at data.mem(546): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(547) " "Verilog HDL assignment warning at data.mem(547): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(548) " "Verilog HDL assignment warning at data.mem(548): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(549) " "Verilog HDL assignment warning at data.mem(549): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(550) " "Verilog HDL assignment warning at data.mem(550): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(551) " "Verilog HDL assignment warning at data.mem(551): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(552) " "Verilog HDL assignment warning at data.mem(552): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(553) " "Verilog HDL assignment warning at data.mem(553): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(554) " "Verilog HDL assignment warning at data.mem(554): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(555) " "Verilog HDL assignment warning at data.mem(555): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(556) " "Verilog HDL assignment warning at data.mem(556): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(557) " "Verilog HDL assignment warning at data.mem(557): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(558) " "Verilog HDL assignment warning at data.mem(558): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(559) " "Verilog HDL assignment warning at data.mem(559): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(560) " "Verilog HDL assignment warning at data.mem(560): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(561) " "Verilog HDL assignment warning at data.mem(561): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(562) " "Verilog HDL assignment warning at data.mem(562): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(563) " "Verilog HDL assignment warning at data.mem(563): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(564) " "Verilog HDL assignment warning at data.mem(564): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(565) " "Verilog HDL assignment warning at data.mem(565): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(566) " "Verilog HDL assignment warning at data.mem(566): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(567) " "Verilog HDL assignment warning at data.mem(567): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(568) " "Verilog HDL assignment warning at data.mem(568): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(569) " "Verilog HDL assignment warning at data.mem(569): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(570) " "Verilog HDL assignment warning at data.mem(570): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(571) " "Verilog HDL assignment warning at data.mem(571): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(572) " "Verilog HDL assignment warning at data.mem(572): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(573) " "Verilog HDL assignment warning at data.mem(573): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602771 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(574) " "Verilog HDL assignment warning at data.mem(574): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(575) " "Verilog HDL assignment warning at data.mem(575): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(576) " "Verilog HDL assignment warning at data.mem(576): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(577) " "Verilog HDL assignment warning at data.mem(577): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(578) " "Verilog HDL assignment warning at data.mem(578): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(579) " "Verilog HDL assignment warning at data.mem(579): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(580) " "Verilog HDL assignment warning at data.mem(580): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(581) " "Verilog HDL assignment warning at data.mem(581): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(582) " "Verilog HDL assignment warning at data.mem(582): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(583) " "Verilog HDL assignment warning at data.mem(583): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(584) " "Verilog HDL assignment warning at data.mem(584): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(585) " "Verilog HDL assignment warning at data.mem(585): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(586) " "Verilog HDL assignment warning at data.mem(586): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(587) " "Verilog HDL assignment warning at data.mem(587): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(588) " "Verilog HDL assignment warning at data.mem(588): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(589) " "Verilog HDL assignment warning at data.mem(589): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(590) " "Verilog HDL assignment warning at data.mem(590): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(591) " "Verilog HDL assignment warning at data.mem(591): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(592) " "Verilog HDL assignment warning at data.mem(592): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(593) " "Verilog HDL assignment warning at data.mem(593): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(594) " "Verilog HDL assignment warning at data.mem(594): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(595) " "Verilog HDL assignment warning at data.mem(595): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(596) " "Verilog HDL assignment warning at data.mem(596): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(597) " "Verilog HDL assignment warning at data.mem(597): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(598) " "Verilog HDL assignment warning at data.mem(598): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(599) " "Verilog HDL assignment warning at data.mem(599): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(600) " "Verilog HDL assignment warning at data.mem(600): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(601) " "Verilog HDL assignment warning at data.mem(601): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(602) " "Verilog HDL assignment warning at data.mem(602): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(603) " "Verilog HDL assignment warning at data.mem(603): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(604) " "Verilog HDL assignment warning at data.mem(604): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(605) " "Verilog HDL assignment warning at data.mem(605): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(606) " "Verilog HDL assignment warning at data.mem(606): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(607) " "Verilog HDL assignment warning at data.mem(607): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(608) " "Verilog HDL assignment warning at data.mem(608): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(609) " "Verilog HDL assignment warning at data.mem(609): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(610) " "Verilog HDL assignment warning at data.mem(610): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(611) " "Verilog HDL assignment warning at data.mem(611): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(612) " "Verilog HDL assignment warning at data.mem(612): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(613) " "Verilog HDL assignment warning at data.mem(613): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602772 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(614) " "Verilog HDL assignment warning at data.mem(614): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(615) " "Verilog HDL assignment warning at data.mem(615): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(616) " "Verilog HDL assignment warning at data.mem(616): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(617) " "Verilog HDL assignment warning at data.mem(617): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(618) " "Verilog HDL assignment warning at data.mem(618): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(619) " "Verilog HDL assignment warning at data.mem(619): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(620) " "Verilog HDL assignment warning at data.mem(620): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(621) " "Verilog HDL assignment warning at data.mem(621): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(622) " "Verilog HDL assignment warning at data.mem(622): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(623) " "Verilog HDL assignment warning at data.mem(623): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(624) " "Verilog HDL assignment warning at data.mem(624): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(625) " "Verilog HDL assignment warning at data.mem(625): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(626) " "Verilog HDL assignment warning at data.mem(626): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(627) " "Verilog HDL assignment warning at data.mem(627): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(628) " "Verilog HDL assignment warning at data.mem(628): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(629) " "Verilog HDL assignment warning at data.mem(629): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(630) " "Verilog HDL assignment warning at data.mem(630): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(631) " "Verilog HDL assignment warning at data.mem(631): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(632) " "Verilog HDL assignment warning at data.mem(632): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(633) " "Verilog HDL assignment warning at data.mem(633): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(634) " "Verilog HDL assignment warning at data.mem(634): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(635) " "Verilog HDL assignment warning at data.mem(635): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(636) " "Verilog HDL assignment warning at data.mem(636): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(637) " "Verilog HDL assignment warning at data.mem(637): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(638) " "Verilog HDL assignment warning at data.mem(638): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(639) " "Verilog HDL assignment warning at data.mem(639): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(640) " "Verilog HDL assignment warning at data.mem(640): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(641) " "Verilog HDL assignment warning at data.mem(641): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(642) " "Verilog HDL assignment warning at data.mem(642): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(643) " "Verilog HDL assignment warning at data.mem(643): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(644) " "Verilog HDL assignment warning at data.mem(644): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(645) " "Verilog HDL assignment warning at data.mem(645): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(646) " "Verilog HDL assignment warning at data.mem(646): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(647) " "Verilog HDL assignment warning at data.mem(647): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(648) " "Verilog HDL assignment warning at data.mem(648): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(649) " "Verilog HDL assignment warning at data.mem(649): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(650) " "Verilog HDL assignment warning at data.mem(650): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(651) " "Verilog HDL assignment warning at data.mem(651): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(652) " "Verilog HDL assignment warning at data.mem(652): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(653) " "Verilog HDL assignment warning at data.mem(653): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602773 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(654) " "Verilog HDL assignment warning at data.mem(654): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(655) " "Verilog HDL assignment warning at data.mem(655): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(656) " "Verilog HDL assignment warning at data.mem(656): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(657) " "Verilog HDL assignment warning at data.mem(657): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(658) " "Verilog HDL assignment warning at data.mem(658): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(659) " "Verilog HDL assignment warning at data.mem(659): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(660) " "Verilog HDL assignment warning at data.mem(660): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(661) " "Verilog HDL assignment warning at data.mem(661): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(662) " "Verilog HDL assignment warning at data.mem(662): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(663) " "Verilog HDL assignment warning at data.mem(663): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(664) " "Verilog HDL assignment warning at data.mem(664): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(665) " "Verilog HDL assignment warning at data.mem(665): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(666) " "Verilog HDL assignment warning at data.mem(666): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(667) " "Verilog HDL assignment warning at data.mem(667): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(668) " "Verilog HDL assignment warning at data.mem(668): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(669) " "Verilog HDL assignment warning at data.mem(669): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(670) " "Verilog HDL assignment warning at data.mem(670): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(671) " "Verilog HDL assignment warning at data.mem(671): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(672) " "Verilog HDL assignment warning at data.mem(672): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(673) " "Verilog HDL assignment warning at data.mem(673): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(674) " "Verilog HDL assignment warning at data.mem(674): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(675) " "Verilog HDL assignment warning at data.mem(675): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(676) " "Verilog HDL assignment warning at data.mem(676): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(677) " "Verilog HDL assignment warning at data.mem(677): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(678) " "Verilog HDL assignment warning at data.mem(678): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(679) " "Verilog HDL assignment warning at data.mem(679): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(680) " "Verilog HDL assignment warning at data.mem(680): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(681) " "Verilog HDL assignment warning at data.mem(681): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(682) " "Verilog HDL assignment warning at data.mem(682): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(683) " "Verilog HDL assignment warning at data.mem(683): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(684) " "Verilog HDL assignment warning at data.mem(684): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(685) " "Verilog HDL assignment warning at data.mem(685): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(686) " "Verilog HDL assignment warning at data.mem(686): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(687) " "Verilog HDL assignment warning at data.mem(687): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(688) " "Verilog HDL assignment warning at data.mem(688): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(689) " "Verilog HDL assignment warning at data.mem(689): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(690) " "Verilog HDL assignment warning at data.mem(690): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(691) " "Verilog HDL assignment warning at data.mem(691): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(692) " "Verilog HDL assignment warning at data.mem(692): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602774 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(693) " "Verilog HDL assignment warning at data.mem(693): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(694) " "Verilog HDL assignment warning at data.mem(694): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(695) " "Verilog HDL assignment warning at data.mem(695): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(696) " "Verilog HDL assignment warning at data.mem(696): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(697) " "Verilog HDL assignment warning at data.mem(697): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(698) " "Verilog HDL assignment warning at data.mem(698): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(699) " "Verilog HDL assignment warning at data.mem(699): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(700) " "Verilog HDL assignment warning at data.mem(700): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(701) " "Verilog HDL assignment warning at data.mem(701): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(702) " "Verilog HDL assignment warning at data.mem(702): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(703) " "Verilog HDL assignment warning at data.mem(703): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(704) " "Verilog HDL assignment warning at data.mem(704): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(705) " "Verilog HDL assignment warning at data.mem(705): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(706) " "Verilog HDL assignment warning at data.mem(706): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(707) " "Verilog HDL assignment warning at data.mem(707): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(708) " "Verilog HDL assignment warning at data.mem(708): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(709) " "Verilog HDL assignment warning at data.mem(709): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(710) " "Verilog HDL assignment warning at data.mem(710): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(711) " "Verilog HDL assignment warning at data.mem(711): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(712) " "Verilog HDL assignment warning at data.mem(712): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(713) " "Verilog HDL assignment warning at data.mem(713): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(714) " "Verilog HDL assignment warning at data.mem(714): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(715) " "Verilog HDL assignment warning at data.mem(715): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(716) " "Verilog HDL assignment warning at data.mem(716): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(717) " "Verilog HDL assignment warning at data.mem(717): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(718) " "Verilog HDL assignment warning at data.mem(718): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(719) " "Verilog HDL assignment warning at data.mem(719): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(720) " "Verilog HDL assignment warning at data.mem(720): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(721) " "Verilog HDL assignment warning at data.mem(721): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(722) " "Verilog HDL assignment warning at data.mem(722): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(723) " "Verilog HDL assignment warning at data.mem(723): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(724) " "Verilog HDL assignment warning at data.mem(724): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(725) " "Verilog HDL assignment warning at data.mem(725): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(726) " "Verilog HDL assignment warning at data.mem(726): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(727) " "Verilog HDL assignment warning at data.mem(727): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(728) " "Verilog HDL assignment warning at data.mem(728): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(729) " "Verilog HDL assignment warning at data.mem(729): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602775 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(730) " "Verilog HDL assignment warning at data.mem(730): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(731) " "Verilog HDL assignment warning at data.mem(731): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(732) " "Verilog HDL assignment warning at data.mem(732): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(733) " "Verilog HDL assignment warning at data.mem(733): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(734) " "Verilog HDL assignment warning at data.mem(734): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(735) " "Verilog HDL assignment warning at data.mem(735): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(736) " "Verilog HDL assignment warning at data.mem(736): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(737) " "Verilog HDL assignment warning at data.mem(737): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(738) " "Verilog HDL assignment warning at data.mem(738): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(739) " "Verilog HDL assignment warning at data.mem(739): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(740) " "Verilog HDL assignment warning at data.mem(740): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(741) " "Verilog HDL assignment warning at data.mem(741): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(742) " "Verilog HDL assignment warning at data.mem(742): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(743) " "Verilog HDL assignment warning at data.mem(743): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(744) " "Verilog HDL assignment warning at data.mem(744): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(745) " "Verilog HDL assignment warning at data.mem(745): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(746) " "Verilog HDL assignment warning at data.mem(746): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(747) " "Verilog HDL assignment warning at data.mem(747): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(748) " "Verilog HDL assignment warning at data.mem(748): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(749) " "Verilog HDL assignment warning at data.mem(749): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(750) " "Verilog HDL assignment warning at data.mem(750): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(751) " "Verilog HDL assignment warning at data.mem(751): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(752) " "Verilog HDL assignment warning at data.mem(752): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(753) " "Verilog HDL assignment warning at data.mem(753): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(754) " "Verilog HDL assignment warning at data.mem(754): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(755) " "Verilog HDL assignment warning at data.mem(755): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(756) " "Verilog HDL assignment warning at data.mem(756): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(757) " "Verilog HDL assignment warning at data.mem(757): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(758) " "Verilog HDL assignment warning at data.mem(758): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(759) " "Verilog HDL assignment warning at data.mem(759): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(760) " "Verilog HDL assignment warning at data.mem(760): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(761) " "Verilog HDL assignment warning at data.mem(761): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(762) " "Verilog HDL assignment warning at data.mem(762): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(763) " "Verilog HDL assignment warning at data.mem(763): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(764) " "Verilog HDL assignment warning at data.mem(764): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(765) " "Verilog HDL assignment warning at data.mem(765): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(766) " "Verilog HDL assignment warning at data.mem(766): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(767) " "Verilog HDL assignment warning at data.mem(767): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(768) " "Verilog HDL assignment warning at data.mem(768): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602776 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(769) " "Verilog HDL assignment warning at data.mem(769): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(770) " "Verilog HDL assignment warning at data.mem(770): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(771) " "Verilog HDL assignment warning at data.mem(771): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(772) " "Verilog HDL assignment warning at data.mem(772): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(773) " "Verilog HDL assignment warning at data.mem(773): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(774) " "Verilog HDL assignment warning at data.mem(774): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(775) " "Verilog HDL assignment warning at data.mem(775): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(776) " "Verilog HDL assignment warning at data.mem(776): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(777) " "Verilog HDL assignment warning at data.mem(777): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(778) " "Verilog HDL assignment warning at data.mem(778): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(779) " "Verilog HDL assignment warning at data.mem(779): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(780) " "Verilog HDL assignment warning at data.mem(780): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(781) " "Verilog HDL assignment warning at data.mem(781): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(782) " "Verilog HDL assignment warning at data.mem(782): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(783) " "Verilog HDL assignment warning at data.mem(783): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(784) " "Verilog HDL assignment warning at data.mem(784): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(785) " "Verilog HDL assignment warning at data.mem(785): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(786) " "Verilog HDL assignment warning at data.mem(786): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(787) " "Verilog HDL assignment warning at data.mem(787): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(788) " "Verilog HDL assignment warning at data.mem(788): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(789) " "Verilog HDL assignment warning at data.mem(789): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(790) " "Verilog HDL assignment warning at data.mem(790): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(791) " "Verilog HDL assignment warning at data.mem(791): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(792) " "Verilog HDL assignment warning at data.mem(792): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(793) " "Verilog HDL assignment warning at data.mem(793): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(794) " "Verilog HDL assignment warning at data.mem(794): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(795) " "Verilog HDL assignment warning at data.mem(795): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(796) " "Verilog HDL assignment warning at data.mem(796): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(797) " "Verilog HDL assignment warning at data.mem(797): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(798) " "Verilog HDL assignment warning at data.mem(798): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(799) " "Verilog HDL assignment warning at data.mem(799): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(800) " "Verilog HDL assignment warning at data.mem(800): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(801) " "Verilog HDL assignment warning at data.mem(801): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(802) " "Verilog HDL assignment warning at data.mem(802): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(803) " "Verilog HDL assignment warning at data.mem(803): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(804) " "Verilog HDL assignment warning at data.mem(804): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(805) " "Verilog HDL assignment warning at data.mem(805): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602777 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(806) " "Verilog HDL assignment warning at data.mem(806): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(807) " "Verilog HDL assignment warning at data.mem(807): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(808) " "Verilog HDL assignment warning at data.mem(808): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(809) " "Verilog HDL assignment warning at data.mem(809): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(810) " "Verilog HDL assignment warning at data.mem(810): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(811) " "Verilog HDL assignment warning at data.mem(811): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(812) " "Verilog HDL assignment warning at data.mem(812): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(813) " "Verilog HDL assignment warning at data.mem(813): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(814) " "Verilog HDL assignment warning at data.mem(814): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(815) " "Verilog HDL assignment warning at data.mem(815): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(816) " "Verilog HDL assignment warning at data.mem(816): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(817) " "Verilog HDL assignment warning at data.mem(817): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(818) " "Verilog HDL assignment warning at data.mem(818): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(819) " "Verilog HDL assignment warning at data.mem(819): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(820) " "Verilog HDL assignment warning at data.mem(820): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(821) " "Verilog HDL assignment warning at data.mem(821): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(822) " "Verilog HDL assignment warning at data.mem(822): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(823) " "Verilog HDL assignment warning at data.mem(823): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(824) " "Verilog HDL assignment warning at data.mem(824): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(825) " "Verilog HDL assignment warning at data.mem(825): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(826) " "Verilog HDL assignment warning at data.mem(826): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(827) " "Verilog HDL assignment warning at data.mem(827): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(828) " "Verilog HDL assignment warning at data.mem(828): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(829) " "Verilog HDL assignment warning at data.mem(829): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(830) " "Verilog HDL assignment warning at data.mem(830): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(831) " "Verilog HDL assignment warning at data.mem(831): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(832) " "Verilog HDL assignment warning at data.mem(832): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(833) " "Verilog HDL assignment warning at data.mem(833): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(834) " "Verilog HDL assignment warning at data.mem(834): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(835) " "Verilog HDL assignment warning at data.mem(835): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(836) " "Verilog HDL assignment warning at data.mem(836): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(837) " "Verilog HDL assignment warning at data.mem(837): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(838) " "Verilog HDL assignment warning at data.mem(838): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(839) " "Verilog HDL assignment warning at data.mem(839): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(840) " "Verilog HDL assignment warning at data.mem(840): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(841) " "Verilog HDL assignment warning at data.mem(841): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(842) " "Verilog HDL assignment warning at data.mem(842): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(843) " "Verilog HDL assignment warning at data.mem(843): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(844) " "Verilog HDL assignment warning at data.mem(844): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602778 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(845) " "Verilog HDL assignment warning at data.mem(845): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(846) " "Verilog HDL assignment warning at data.mem(846): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(847) " "Verilog HDL assignment warning at data.mem(847): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(848) " "Verilog HDL assignment warning at data.mem(848): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(849) " "Verilog HDL assignment warning at data.mem(849): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(850) " "Verilog HDL assignment warning at data.mem(850): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(851) " "Verilog HDL assignment warning at data.mem(851): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(852) " "Verilog HDL assignment warning at data.mem(852): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(853) " "Verilog HDL assignment warning at data.mem(853): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(854) " "Verilog HDL assignment warning at data.mem(854): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(855) " "Verilog HDL assignment warning at data.mem(855): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(856) " "Verilog HDL assignment warning at data.mem(856): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(857) " "Verilog HDL assignment warning at data.mem(857): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(858) " "Verilog HDL assignment warning at data.mem(858): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(859) " "Verilog HDL assignment warning at data.mem(859): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(860) " "Verilog HDL assignment warning at data.mem(860): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(861) " "Verilog HDL assignment warning at data.mem(861): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(862) " "Verilog HDL assignment warning at data.mem(862): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(863) " "Verilog HDL assignment warning at data.mem(863): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(864) " "Verilog HDL assignment warning at data.mem(864): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(865) " "Verilog HDL assignment warning at data.mem(865): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(866) " "Verilog HDL assignment warning at data.mem(866): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(867) " "Verilog HDL assignment warning at data.mem(867): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(868) " "Verilog HDL assignment warning at data.mem(868): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(869) " "Verilog HDL assignment warning at data.mem(869): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(870) " "Verilog HDL assignment warning at data.mem(870): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(871) " "Verilog HDL assignment warning at data.mem(871): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(872) " "Verilog HDL assignment warning at data.mem(872): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(873) " "Verilog HDL assignment warning at data.mem(873): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(874) " "Verilog HDL assignment warning at data.mem(874): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(875) " "Verilog HDL assignment warning at data.mem(875): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(876) " "Verilog HDL assignment warning at data.mem(876): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(877) " "Verilog HDL assignment warning at data.mem(877): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(878) " "Verilog HDL assignment warning at data.mem(878): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(879) " "Verilog HDL assignment warning at data.mem(879): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(880) " "Verilog HDL assignment warning at data.mem(880): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(881) " "Verilog HDL assignment warning at data.mem(881): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602779 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(882) " "Verilog HDL assignment warning at data.mem(882): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(883) " "Verilog HDL assignment warning at data.mem(883): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(884) " "Verilog HDL assignment warning at data.mem(884): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(885) " "Verilog HDL assignment warning at data.mem(885): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(886) " "Verilog HDL assignment warning at data.mem(886): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(887) " "Verilog HDL assignment warning at data.mem(887): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(888) " "Verilog HDL assignment warning at data.mem(888): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(889) " "Verilog HDL assignment warning at data.mem(889): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(890) " "Verilog HDL assignment warning at data.mem(890): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(891) " "Verilog HDL assignment warning at data.mem(891): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(892) " "Verilog HDL assignment warning at data.mem(892): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(893) " "Verilog HDL assignment warning at data.mem(893): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(894) " "Verilog HDL assignment warning at data.mem(894): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(895) " "Verilog HDL assignment warning at data.mem(895): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(896) " "Verilog HDL assignment warning at data.mem(896): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(897) " "Verilog HDL assignment warning at data.mem(897): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(898) " "Verilog HDL assignment warning at data.mem(898): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(899) " "Verilog HDL assignment warning at data.mem(899): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(900) " "Verilog HDL assignment warning at data.mem(900): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(901) " "Verilog HDL assignment warning at data.mem(901): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602780 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(902) " "Verilog HDL assignment warning at data.mem(902): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(903) " "Verilog HDL assignment warning at data.mem(903): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(904) " "Verilog HDL assignment warning at data.mem(904): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(905) " "Verilog HDL assignment warning at data.mem(905): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(906) " "Verilog HDL assignment warning at data.mem(906): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(907) " "Verilog HDL assignment warning at data.mem(907): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(908) " "Verilog HDL assignment warning at data.mem(908): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(909) " "Verilog HDL assignment warning at data.mem(909): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(910) " "Verilog HDL assignment warning at data.mem(910): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(911) " "Verilog HDL assignment warning at data.mem(911): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(912) " "Verilog HDL assignment warning at data.mem(912): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(913) " "Verilog HDL assignment warning at data.mem(913): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(914) " "Verilog HDL assignment warning at data.mem(914): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(915) " "Verilog HDL assignment warning at data.mem(915): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(916) " "Verilog HDL assignment warning at data.mem(916): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(917) " "Verilog HDL assignment warning at data.mem(917): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602781 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(918) " "Verilog HDL assignment warning at data.mem(918): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(919) " "Verilog HDL assignment warning at data.mem(919): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(920) " "Verilog HDL assignment warning at data.mem(920): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(921) " "Verilog HDL assignment warning at data.mem(921): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(922) " "Verilog HDL assignment warning at data.mem(922): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(923) " "Verilog HDL assignment warning at data.mem(923): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(924) " "Verilog HDL assignment warning at data.mem(924): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(925) " "Verilog HDL assignment warning at data.mem(925): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(926) " "Verilog HDL assignment warning at data.mem(926): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(927) " "Verilog HDL assignment warning at data.mem(927): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(928) " "Verilog HDL assignment warning at data.mem(928): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(929) " "Verilog HDL assignment warning at data.mem(929): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(930) " "Verilog HDL assignment warning at data.mem(930): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(931) " "Verilog HDL assignment warning at data.mem(931): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(932) " "Verilog HDL assignment warning at data.mem(932): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(933) " "Verilog HDL assignment warning at data.mem(933): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(934) " "Verilog HDL assignment warning at data.mem(934): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(935) " "Verilog HDL assignment warning at data.mem(935): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(936) " "Verilog HDL assignment warning at data.mem(936): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(937) " "Verilog HDL assignment warning at data.mem(937): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(938) " "Verilog HDL assignment warning at data.mem(938): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(939) " "Verilog HDL assignment warning at data.mem(939): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(940) " "Verilog HDL assignment warning at data.mem(940): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(941) " "Verilog HDL assignment warning at data.mem(941): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(942) " "Verilog HDL assignment warning at data.mem(942): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(943) " "Verilog HDL assignment warning at data.mem(943): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(944) " "Verilog HDL assignment warning at data.mem(944): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(945) " "Verilog HDL assignment warning at data.mem(945): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(946) " "Verilog HDL assignment warning at data.mem(946): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(947) " "Verilog HDL assignment warning at data.mem(947): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(948) " "Verilog HDL assignment warning at data.mem(948): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602782 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(949) " "Verilog HDL assignment warning at data.mem(949): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(950) " "Verilog HDL assignment warning at data.mem(950): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(951) " "Verilog HDL assignment warning at data.mem(951): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(952) " "Verilog HDL assignment warning at data.mem(952): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(953) " "Verilog HDL assignment warning at data.mem(953): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(954) " "Verilog HDL assignment warning at data.mem(954): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(955) " "Verilog HDL assignment warning at data.mem(955): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(956) " "Verilog HDL assignment warning at data.mem(956): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(957) " "Verilog HDL assignment warning at data.mem(957): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(958) " "Verilog HDL assignment warning at data.mem(958): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(959) " "Verilog HDL assignment warning at data.mem(959): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(960) " "Verilog HDL assignment warning at data.mem(960): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(961) " "Verilog HDL assignment warning at data.mem(961): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(962) " "Verilog HDL assignment warning at data.mem(962): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(963) " "Verilog HDL assignment warning at data.mem(963): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(964) " "Verilog HDL assignment warning at data.mem(964): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(965) " "Verilog HDL assignment warning at data.mem(965): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(966) " "Verilog HDL assignment warning at data.mem(966): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(967) " "Verilog HDL assignment warning at data.mem(967): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(968) " "Verilog HDL assignment warning at data.mem(968): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(969) " "Verilog HDL assignment warning at data.mem(969): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(970) " "Verilog HDL assignment warning at data.mem(970): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(971) " "Verilog HDL assignment warning at data.mem(971): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(972) " "Verilog HDL assignment warning at data.mem(972): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(973) " "Verilog HDL assignment warning at data.mem(973): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(974) " "Verilog HDL assignment warning at data.mem(974): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(975) " "Verilog HDL assignment warning at data.mem(975): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(976) " "Verilog HDL assignment warning at data.mem(976): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(977) " "Verilog HDL assignment warning at data.mem(977): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(978) " "Verilog HDL assignment warning at data.mem(978): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(979) " "Verilog HDL assignment warning at data.mem(979): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602783 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(980) " "Verilog HDL assignment warning at data.mem(980): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(981) " "Verilog HDL assignment warning at data.mem(981): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(982) " "Verilog HDL assignment warning at data.mem(982): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(983) " "Verilog HDL assignment warning at data.mem(983): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(984) " "Verilog HDL assignment warning at data.mem(984): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(985) " "Verilog HDL assignment warning at data.mem(985): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(986) " "Verilog HDL assignment warning at data.mem(986): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(987) " "Verilog HDL assignment warning at data.mem(987): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(988) " "Verilog HDL assignment warning at data.mem(988): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(989) " "Verilog HDL assignment warning at data.mem(989): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(990) " "Verilog HDL assignment warning at data.mem(990): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(991) " "Verilog HDL assignment warning at data.mem(991): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(992) " "Verilog HDL assignment warning at data.mem(992): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(993) " "Verilog HDL assignment warning at data.mem(993): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(994) " "Verilog HDL assignment warning at data.mem(994): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(995) " "Verilog HDL assignment warning at data.mem(995): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(996) " "Verilog HDL assignment warning at data.mem(996): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(997) " "Verilog HDL assignment warning at data.mem(997): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(998) " "Verilog HDL assignment warning at data.mem(998): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(999) " "Verilog HDL assignment warning at data.mem(999): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1000) " "Verilog HDL assignment warning at data.mem(1000): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602784 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1001) " "Verilog HDL assignment warning at data.mem(1001): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1002) " "Verilog HDL assignment warning at data.mem(1002): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1003) " "Verilog HDL assignment warning at data.mem(1003): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1004) " "Verilog HDL assignment warning at data.mem(1004): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1005) " "Verilog HDL assignment warning at data.mem(1005): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1006) " "Verilog HDL assignment warning at data.mem(1006): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1007) " "Verilog HDL assignment warning at data.mem(1007): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1008) " "Verilog HDL assignment warning at data.mem(1008): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1009) " "Verilog HDL assignment warning at data.mem(1009): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1010) " "Verilog HDL assignment warning at data.mem(1010): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1011) " "Verilog HDL assignment warning at data.mem(1011): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1012) " "Verilog HDL assignment warning at data.mem(1012): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1013) " "Verilog HDL assignment warning at data.mem(1013): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1014) " "Verilog HDL assignment warning at data.mem(1014): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1015) " "Verilog HDL assignment warning at data.mem(1015): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1016) " "Verilog HDL assignment warning at data.mem(1016): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1017) " "Verilog HDL assignment warning at data.mem(1017): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1018) " "Verilog HDL assignment warning at data.mem(1018): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1019) " "Verilog HDL assignment warning at data.mem(1019): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1020) " "Verilog HDL assignment warning at data.mem(1020): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1021) " "Verilog HDL assignment warning at data.mem(1021): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1022) " "Verilog HDL assignment warning at data.mem(1022): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602785 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1023) " "Verilog HDL assignment warning at data.mem(1023): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602786 "|memory_reading"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 data.mem(1024) " "Verilog HDL assignment warning at data.mem(1024): truncated value with size 16 to match size of target (8)" {  } { { "data.mem" "" { Text "C:/repos/fpga_dsp/delaytesting/data.mem" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755875602786 "|memory_reading"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[0\] = 00 memory_reading.sv(16) " "Verilog HDL Display System Task info at memory_reading.sv(16): mem\[0\] = 00" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602832 "|memory_reading"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[1\] = 00 memory_reading.sv(16) " "Verilog HDL Display System Task info at memory_reading.sv(16): mem\[1\] = 00" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602833 "|memory_reading"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[2\] = 00 memory_reading.sv(16) " "Verilog HDL Display System Task info at memory_reading.sv(16): mem\[2\] = 00" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602833 "|memory_reading"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "mem\[3\] = 00 memory_reading.sv(16) " "Verilog HDL Display System Task info at memory_reading.sv(16): mem\[3\] = 00" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875602833 "|memory_reading"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 memory_reading.sv(7) " "Net \"mem_array.data_a\" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755875602834 "|memory_reading"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 memory_reading.sv(7) " "Net \"mem_array.waddr_a\" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755875602834 "|memory_reading"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 memory_reading.sv(7) " "Net \"mem_array.we_a\" at memory_reading.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "memory_reading.sv" "" { Text "C:/repos/fpga_dsp/delaytesting/memory_reading.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755875602834 "|memory_reading"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/memory.ram0_memory_reading_7d243dd4.hdl.mif " "Parameter INIT_FILE set to db/memory.ram0_memory_reading_7d243dd4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755875603175 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755875603175 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755875603175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755875603665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/memory.ram0_memory_reading_7d243dd4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/memory.ram0_memory_reading_7d243dd4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755875603665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755875603665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sd1 " "Found entity 1: altsyncram_4sd1" {  } { { "db/altsyncram_4sd1.tdf" "" { Text "C:/repos/fpga_dsp/delaytesting/db/altsyncram_4sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755875603764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875603764 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cordic 19 " "Ignored 19 assignments for entity \"cordic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1755875603952 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cordic_CORDIC_0 38 " "Ignored 38 assignments for entity \"cordic_CORDIC_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1755875603952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755875604248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755875604248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755875604495 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755875604495 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755875604495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755875604495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1031 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1031 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755875604527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 22 16:13:24 2025 " "Processing ended: Fri Aug 22 16:13:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755875604527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755875604527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755875604527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755875604527 ""}
