# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/7dbb/bytelink_gulf_v2/bytelink_gulf_v2.srcs/sources_1/imports/src/UtilityPkg.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/7dbb/bytelink_gulf_v2/bytelink_gulf_v2.srcs/sources_1/imports/src/Encode8b10b.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/7dbb/bytelink_gulf_v2/bytelink_gulf_v2.srcs/sources_1/imports/src/ByteLinkGulf.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/7dbb/bytelink_gulf_v2/bytelink_gulf_v2.srcs/sources_1/imports/src/K7SerialInterfaceOut.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/7dbb/bytelink_gulf_v2/bytelink_gulf_v2.srcs/sources_1/imports/src/TopBytelink.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ip/design_1_ByteLinkGulfv2_0_1/sim/design_1_ByteLinkGulfv2_0_1.vhd" \

vhdl fifo_generator_v13_2_2  \
"../../../../bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_bytelink_0_0/src/SerializationFifo/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/dce0/src/Decode8b10b.vhd" \

vhdl xil_defaultlib  \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/dce0/src/ByteLink.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/dce0/src/K7SerialInterfaceIn.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ipshared/dce0/src/TopBytelink.vhd" \
"../../../../bytelink_test.ip_user_files/bd/design_1/ip/design_1_bytelink_0_0/sim/design_1_bytelink_0_0.vhd" \
"../../../../bytelink_test.srcs/sources_1/imports/new/qbl_tb.vhd" \

# Do not sort compile order
nosort
