============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           Dec 26 2025  10:39:34 pm
  Module:                 PE
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5124 ps) Setup Check with Pin D_reg_reg[30]/CK->D
          Group: main_clk
     Startpoint: (R) Weight_reg_reg/CK
          Clock: (R) main_clk
       Endpoint: (R) D_reg_reg[30]/D
          Clock: (R) main_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      35                  
     Required Time:=    9965                  
      Launch Clock:-       0                  
         Data Path:-    4841                  
             Slack:=    5124                  

#-------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  Weight_reg_reg/CK                               -       -      R     (arrival)     69    -     0     0       0    (-,-) 
  Weight_reg_reg/Q                                -       CK->Q  R     DFF_X1         2  4.5    14    91      91    (-,-) 
  g16481__7410/Z                                  -       A->Z   R     XOR2_X1        2  3.3    29    74     165    (-,-) 
  g16474/ZN                                       -       A->ZN  F     INV_X1         2  3.0    10    27     192    (-,-) 
  g16456__8428/Z                                  -       A->Z   F     MUX2_X1       15 43.4    51   130     323    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g913/ZN       -       A->ZN  R     INV_X1        15 45.3   106   164     486    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g912__5526/ZN -       A2->ZN F     NOR2_X1        2  4.6    26    48     535    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g882__5526/ZN -       A2->ZN R     NAND2_X1       2  4.6    18    46     581    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g880__8428/ZN -       A1->ZN F     NOR2_X1        2  4.3    13    29     610    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g878/ZN       -       A->ZN  R     INV_X1         1  2.0     9    30     640    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g877__4319/ZN -       A1->ZN F     NOR2_X1        1  3.0    13    21     661    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g875__5107/CO -       CI->CO F     FA_X1          1  3.0    15    90     752    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g874__2398/CO -       CI->CO F     FA_X1          1  3.0    15    91     842    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g873__5477/CO -       CI->CO F     FA_X1          1  3.0    15    91     933    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g872__6417/CO -       CI->CO F     FA_X1          1  3.0    15    91    1024    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g871__7410/CO -       CI->CO F     FA_X1          1  3.0    15    91    1115    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g870__1666/CO -       CI->CO F     FA_X1          1  3.0    15    91    1206    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g869__2346/CO -       CI->CO F     FA_X1          1  3.0    15    91    1297    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g868__2883/CO -       CI->CO F     FA_X1          1  3.0    15    91    1388    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g867__9945/CO -       CI->CO F     FA_X1          1  3.0    15    91    1479    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g866__9315/CO -       CI->CO F     FA_X1          1  3.0    15    91    1570    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g865__6161/CO -       CI->CO F     FA_X1          1  3.0    15    91    1660    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g864__4733/CO -       CI->CO F     FA_X1          1  3.0    15    91    1751    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g863__7482/CO -       CI->CO F     FA_X1          1  3.0    15    91    1842    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g862__5115/CO -       CI->CO F     FA_X1          1  3.0    15    91    1933    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g861__1881/CO -       CI->CO F     FA_X1          1  3.0    15    91    2024    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g860__6131/CO -       CI->CO F     FA_X1          1  3.0    15    91    2115    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g859__7098/CO -       CI->CO F     FA_X1          1  3.0    15    91    2206    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g858__8246/CO -       CI->CO F     FA_X1          1  3.0    15    91    2297    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g857__5122/CO -       CI->CO F     FA_X1          1  3.0    15    91    2388    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g856__1705/CO -       CI->CO F     FA_X1          1  3.0    15    91    2479    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g855__2802/CO -       CI->CO F     FA_X1          1  3.0    15    91    2570    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g854__1617/CO -       CI->CO F     FA_X1          1  3.0    15    91    2660    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g853__3680/CO -       CI->CO F     FA_X1          1  3.0    15    91    2751    (-,-) 
  add32_sub_73_28_Y_add32_add_72_28_g852__6783/S  -       CI->S  R     FA_X1          5  9.0    26   148    2899    (-,-) 
  g11196__6783/ZN                                 -       A1->ZN R     OR3_X1         3  6.0    17    51    2951    (-,-) 
  g10541/ZN                                       -       A->ZN  F     INV_X1        25 56.9    61    94    3045    (-,-) 
  add32_sll_117_39_g2484/ZN                       -       A->ZN  R     INV_X1        24 55.5   129   201    3246    (-,-) 
  add32_sll_117_39_g2446__4319/ZN                 -       A1->ZN F     AOI22_X1       2  3.6    40    63    3309    (-,-) 
  add32_sll_117_39_g2418__2802/ZN                 -       A1->ZN R     OAI22_X1       3  5.9    52    77    3385    (-,-) 
  add32_sll_117_39_g2401__2346/ZN                 -       A1->ZN F     NAND2_X1       2  3.6    19    42    3427    (-,-) 
  add32_sll_117_39_g2381__5526/ZN                 -       A1->ZN R     OAI22_X1       2  4.0    45    57    3484    (-,-) 
  g11622__6783/ZN                                 -       B2->ZN F     OAI21_X1       1  1.7    20    38    3523    (-,-) 
  g11574__2802/ZN                                 -       B1->ZN R     AOI21_X1       2  4.5    35    56    3579    (-,-) 
  inc_add32_add_132_59_g408__6417/ZN              -       A1->ZN F     NAND2_X1       2  3.5    15    38    3616    (-,-) 
  inc_add32_add_132_59_g398__6161/ZN              -       A1->ZN R     NOR2_X1        4  8.6    48    75    3691    (-,-) 
  inc_add32_add_132_59_g394__7482/ZN              -       A1->ZN F     NAND3_X1       3  6.1    27    60    3752    (-,-) 
  inc_add32_add_132_59_g393/ZN                    -       A->ZN  R     INV_X1         2  3.8    14    42    3793    (-,-) 
  inc_add32_add_132_59_g390__1881/ZN              -       A1->ZN F     NAND4_X1       3  6.1    30    55    3848    (-,-) 
  inc_add32_add_132_59_g389/ZN                    -       A->ZN  R     INV_X1         2  3.8    15    43    3892    (-,-) 
  inc_add32_add_132_59_g385__5122/ZN              -       A1->ZN F     NAND4_X1       3  6.1    30    56    3947    (-,-) 
  inc_add32_add_132_59_g384/ZN                    -       A->ZN  R     INV_X1         2  3.2    14    41    3988    (-,-) 
  inc_add32_add_132_59_g378__5526/ZN              -       A1->ZN R     AND4_X1        3  5.8    21    74    4062    (-,-) 
  inc_add32_add_132_59_g364__9315/ZN              -       A1->ZN R     AND3_X1        1  3.5    14    60    4122    (-,-) 
  inc_add32_add_132_59_g350__2802/CO              -       A->CO  R     HA_X1          3  7.2    20    67    4190    (-,-) 
  g13245__4733/CO                                 -       CI->CO R     FA_X1          1  2.0    12    72    4262    (-,-) 
  g13244/ZN                                       -       A->ZN  F     INV_X1         1  3.0     6    22    4284    (-,-) 
  g13206__7098/CO                                 -       CI->CO F     FA_X1          1  3.0    15    88    4371    (-,-) 
  g13162__5107/CO                                 -       CI->CO F     FA_X1          1  3.0    15    91    4462    (-,-) 
  g13107__4319/CO                                 -       CI->CO F     FA_X1          1  3.0    15    91    4553    (-,-) 
  g13104__5107/CO                                 -       CI->CO F     FA_X1          2  4.3    17    94    4647    (-,-) 
  g13101__6417/ZN                                 -       B1->ZN R     OAI21_X1       2  4.5    31    58    4705    (-,-) 
  g13097__2346/ZN                                 -       B1->ZN F     AOI21_X1       1  2.4    13    34    4740    (-,-) 
  g13095__2883/ZN                                 -       A->ZN  F     XNOR2_X1       1  1.8    12    55    4794    (-,-) 
  g13092__9315/ZN                                 -       B1->ZN R     OAI21_X1       1  1.4    22    38    4832    (-,-) 
  D_reg_reg[30]/D                                 <<<     -      R     DFF_X1         1    -     -     9    4841    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

