{"Source Block": ["hdl/projects/daq1/cpld/daq1_cpld.v@177:201@HdlStmProcess", "  assign fmc_spi_sdio = fpga_to_cpld ? 1'bZ : cpld_rdata_s;\n  assign cpld_rdata_s = cpld_spicsn ? sdio : cpld_rdata_bit;\n\n  assign rdnwr = ~fmc_cpld_addr[7];\n\n  always @(negedge fmc_spi_sclk or posedge fmc_spi_csn) begin\n    if (fmc_spi_csn == 1'b1) begin\n      fmc_spi_counter <= 6'h0;\n      fpga_to_cpld <= 1'b1;\n      fmc_spi_csn_enb <= 1'b1;\n    end else begin\n      fmc_spi_counter <= fmc_spi_counter + 1;\n      fmc_spi_csn_enb <= (fmc_spi_counter <= 7) ? 1'b1 : 1'b0;\n      if (adc_spicsn & clk_spicsn) begin\n        fpga_to_cpld <= (fmc_spi_counter >= 15) ? rdnwr : 1'b1;\n      end else begin\n        fpga_to_cpld <= (fmc_spi_counter >= 23) ? rdnwr : 1'b1;\n      end\n    end\n  end\n\n  // Internal register read access\n\n  always @(fmc_cpld_addr) begin\n    case (fmc_cpld_addr[6:0])\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[189, "      fmc_spi_csn_enb <= (fmc_spi_counter <= 7) ? 1'b1 : 1'b0;\n"]], "Add": [[189, "      fmc_spi_csn_enb <= (fmc_spi_counter < 7) ? 1'b1 : 1'b0;\n"]]}}