library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;
use ieee.std_logic_textio.all;

-----------------------------------------------------------
entity Uart_Test is
	generic (
		Clk_fr     : integer := 50000000;
		Baudrate   : integer := 115200;
		Parity     : integer := 0;
		Stop_bit   : integer := 1;
		Data_width : integer := 8
	);
	port (
		clk      : in  std_logic;
		RX_I     : in  std_logic;
		TX_O     : out std_logic );
end entity Uart_Test;

-----------------------------------------------------------

architecture testbench of Uart_Top_tb is
rst      :  std_logic:='0';
Enable_I :  std_logic:='0';
T_Data_w :  std_logic_vector(7 downto 0);
En_Data_Re_r  :  std_logic;
Busy_O  :  std_logic;

begin

	DUT : entity work.Uart_Top
		generic map (
			Clk_fr     => Clk_fr,
			Baudrate   => Baudrate,
			Parity     => Parity,
			Stop_bit   => Stop_bit,
			Data_width => Data_width
		)
		port map (
			clk      => clk,
			RX_I     => RX_I,
			rst      => rst,
			Data_I   => T_Data_w,
			Enable_I => En_Data_Re_r,
			Busy_O   => Busy_O,
			Ready_O  => En_Data_Re_r,
			Data_O   => T_Data_w,
			TX_O     => TX_O
		);

end architecture testbench;