{
  "module_name": "icssg_config.h",
  "hash_id": "6217b9540edb6ec9963eee55a02bd374e7ebdb37df22bc1c65889c1d42e7b7d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/icssg/icssg_config.h",
  "human_readable_source": " \n \n\n#ifndef __NET_TI_ICSSG_CONFIG_H\n#define __NET_TI_ICSSG_CONFIG_H\n\nstruct icssg_buffer_pool_cfg {\n\t__le32\taddr;\n\t__le32\tlen;\n} __packed;\n\nstruct icssg_flow_cfg {\n\t__le16 rx_base_flow;\n\t__le16 mgm_base_flow;\n} __packed;\n\n#define PRUETH_PKT_TYPE_CMD\t0x10\n#define PRUETH_NAV_PS_DATA_SIZE\t16\t \n#define PRUETH_NAV_SW_DATA_SIZE\t16\t \n#define PRUETH_MAX_TX_DESC\t512\n#define PRUETH_MAX_RX_DESC\t512\n#define PRUETH_MAX_RX_FLOWS\t1\t \n#define PRUETH_RX_FLOW_DATA\t0\n\n#define PRUETH_EMAC_BUF_POOL_SIZE\tSZ_8K\n#define PRUETH_EMAC_POOLS_PER_SLICE\t24\n#define PRUETH_EMAC_BUF_POOL_START\t8\n#define PRUETH_NUM_BUF_POOLS\t8\n#define PRUETH_EMAC_RX_CTX_BUF_SIZE\tSZ_16K\t \n#define MSMC_RAM_SIZE\t\\\n\t(2 * (PRUETH_EMAC_BUF_POOL_SIZE * PRUETH_NUM_BUF_POOLS + \\\n\t PRUETH_EMAC_RX_CTX_BUF_SIZE * 2))\n\nstruct icssg_rxq_ctx {\n\t__le32 start[3];\n\t__le32 end;\n} __packed;\n\n \n\n#define ICSSG_FW_MGMT_CMD_HEADER\t0x81\n#define ICSSG_FW_MGMT_FDB_CMD_TYPE\t0x03\n#define ICSSG_FW_MGMT_CMD_TYPE\t\t0x04\n#define ICSSG_FW_MGMT_PKT\t\t0x80000000\n\nstruct icssg_r30_cmd {\n\tu32 cmd[4];\n} __packed;\n\nenum icssg_port_state_cmd {\n\tICSSG_EMAC_PORT_DISABLE = 0,\n\tICSSG_EMAC_PORT_BLOCK,\n\tICSSG_EMAC_PORT_FORWARD,\n\tICSSG_EMAC_PORT_FORWARD_WO_LEARNING,\n\tICSSG_EMAC_PORT_ACCEPT_ALL,\n\tICSSG_EMAC_PORT_ACCEPT_TAGGED,\n\tICSSG_EMAC_PORT_ACCEPT_UNTAGGED_N_PRIO,\n\tICSSG_EMAC_PORT_TAS_TRIGGER,\n\tICSSG_EMAC_PORT_TAS_ENABLE,\n\tICSSG_EMAC_PORT_TAS_RESET,\n\tICSSG_EMAC_PORT_TAS_DISABLE,\n\tICSSG_EMAC_PORT_UC_FLOODING_ENABLE,\n\tICSSG_EMAC_PORT_UC_FLOODING_DISABLE,\n\tICSSG_EMAC_PORT_MC_FLOODING_ENABLE,\n\tICSSG_EMAC_PORT_MC_FLOODING_DISABLE,\n\tICSSG_EMAC_PORT_PREMPT_TX_ENABLE,\n\tICSSG_EMAC_PORT_PREMPT_TX_DISABLE,\n\tICSSG_EMAC_PORT_VLAN_AWARE_ENABLE,\n\tICSSG_EMAC_PORT_VLAN_AWARE_DISABLE,\n\tICSSG_EMAC_PORT_MAX_COMMANDS\n};\n\n#define EMAC_NONE           0xffff0000\n#define EMAC_PRU0_P_DI      0xffff0004\n#define EMAC_PRU1_P_DI      0xffff0040\n#define EMAC_TX_P_DI        0xffff0100\n\n#define EMAC_PRU0_P_EN      0xfffb0000\n#define EMAC_PRU1_P_EN      0xffbf0000\n#define EMAC_TX_P_EN        0xfeff0000\n\n#define EMAC_P_BLOCK        0xffff0040\n#define EMAC_TX_P_BLOCK     0xffff0200\n#define EMAC_P_UNBLOCK      0xffbf0000\n#define EMAC_TX_P_UNBLOCK   0xfdff0000\n#define EMAC_LEAN_EN        0xfff70000\n#define EMAC_LEAN_DI        0xffff0008\n\n#define EMAC_ACCEPT_ALL     0xffff0001\n#define EMAC_ACCEPT_TAG     0xfffe0002\n#define EMAC_ACCEPT_PRIOR   0xfffc0000\n\n \n#define ICSSG_CONFIG_OFFSET\t0x0\n\n \n#define ICSSG_CONFIG_OFFSET_SLICE0   0\n#define ICSSG_CONFIG_OFFSET_SLICE1   0x8000\n\n#define ICSSG_NUM_NORMAL_PDS\t64\n#define ICSSG_NUM_SPECIAL_PDS\t16\n\n#define ICSSG_NORMAL_PD_SIZE\t8\n#define ICSSG_SPECIAL_PD_SIZE\t20\n\n#define ICSSG_FLAG_MASK\t\t0xff00ffff\n\nstruct icssg_setclock_desc {\n\tu8 request;\n\tu8 restore;\n\tu8 acknowledgment;\n\tu8 cmp_status;\n\tu32 margin;\n\tu32 cyclecounter0_set;\n\tu32 cyclecounter1_set;\n\tu32 iepcount_set;\n\tu32 rsvd1;\n\tu32 rsvd2;\n\tu32 CMP0_current;\n\tu32 iepcount_current;\n\tu32 difference;\n\tu32 cyclecounter0_new;\n\tu32 cyclecounter1_new;\n\tu32 CMP0_new;\n} __packed;\n\n#define ICSSG_CMD_POP_SLICE0\t56\n#define ICSSG_CMD_POP_SLICE1\t60\n\n#define ICSSG_CMD_PUSH_SLICE0\t57\n#define ICSSG_CMD_PUSH_SLICE1\t61\n\n#define ICSSG_RSP_POP_SLICE0\t58\n#define ICSSG_RSP_POP_SLICE1\t62\n\n#define ICSSG_RSP_PUSH_SLICE0\t56\n#define ICSSG_RSP_PUSH_SLICE1\t60\n\n#define ICSSG_TS_POP_SLICE0\t59\n#define ICSSG_TS_POP_SLICE1\t63\n\n#define ICSSG_TS_PUSH_SLICE0\t40\n#define ICSSG_TS_PUSH_SLICE1\t41\n\n \n \n#define ICSSG_FDB_ENTRY_P0_MEMBERSHIP         BIT(0)\n \n#define ICSSG_FDB_ENTRY_P1_MEMBERSHIP         BIT(1)\n \n#define ICSSG_FDB_ENTRY_P2_MEMBERSHIP         BIT(2)\n \n#define ICSSG_FDB_ENTRY_AGEABLE               BIT(3)\n \n#define ICSSG_FDB_ENTRY_BLOCK                 BIT(4)\n \n#define ICSSG_FDB_ENTRY_SECURE                BIT(5)\n \n#define ICSSG_FDB_ENTRY_TOUCHED               BIT(6)\n \n#define ICSSG_FDB_ENTRY_VALID                 BIT(7)\n\n \nstruct prueth_vlan_tbl {\n\tu8 fid_c1;\n\tu8 fid;\n} __packed;\n\n \nstruct prueth_fdb_slot {\n\tu8 mac[ETH_ALEN];\n\tu8 fid;\n\tu8 fid_c2;\n} __packed;\n\nenum icssg_ietfpe_verify_states {\n\tICSSG_IETFPE_STATE_UNKNOWN = 0,\n\tICSSG_IETFPE_STATE_INITIAL,\n\tICSSG_IETFPE_STATE_VERIFYING,\n\tICSSG_IETFPE_STATE_SUCCEEDED,\n\tICSSG_IETFPE_STATE_FAILED,\n\tICSSG_IETFPE_STATE_DISABLED\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}