ptrsStructLRU

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000199                       # Number of seconds simulated
sim_ticks                                   199008000                       # Number of ticks simulated
final_tick                                  199008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347258                       # Simulator instruction rate (inst/s)
host_op_rate                                   346839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8880717569                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484352                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        7764                       # Number of instructions simulated
sim_ops                                          7764                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    199008000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                4218                       # Number of hits
system.cache.misses                              6120                       # Number of misses
system.cache.missLatency::samples                6120                       # Ticks for misses to the cache
system.cache.missLatency::mean           30828.431373                       # Ticks for misses to the cache
system.cache.missLatency::gmean          27542.691513                       # Ticks for misses to the cache
system.cache.missLatency::stdev          24371.766036                       # Ticks for misses to the cache
system.cache.missLatency::0-65535                5842     95.46%     95.46% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            233      3.81%     99.26% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            28      0.46%     99.72% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             1      0.02%     99.74% # Ticks for misses to the cache
system.cache.missLatency::262144-327679             8      0.13%     99.87% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             5      0.08%     99.95% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             1      0.02%     99.97% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             2      0.03%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  6120                       # Ticks for misses to the cache
system.cache.hitRatio                        0.408009                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        18344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       782336                       # Cumulative packet size per connected master and slave (bytes)
