--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6051 paths analyzed, 902 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.043ns.
--------------------------------------------------------------------------------
Slack:                  14.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd14 (FF)
  Destination:          game_FSM/M_check_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.321 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd14 to game_FSM/M_check_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y36.CQ       Tcko                  0.430   game_FSM/M_state_q_FSM_FFd14
                                                       game_FSM/M_state_q_FSM_FFd14
    SLICE_X12Y38.B4      net (fanout=4)        1.370   game_FSM/M_state_q_FSM_FFd14
    SLICE_X12Y38.B       Tilo                  0.254   game_FSM/M_state_q__n0453<0>111
                                                       game_FSM/M_state_q__n0453<0>111_1
    SLICE_X7Y38.A6       net (fanout=1)        0.929   game_FSM/M_state_q__n0453<0>111
    SLICE_X7Y38.A        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D3       net (fanout=3)        0.397   game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/Mmux__n0690111
    SLICE_X6Y40.C2       net (fanout=1)        0.736   game_FSM/_n0690[2]
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_2_rstpot
                                                       game_FSM/M_check_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (1.551ns logic, 3.432ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_check_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.321 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_check_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DMUX     Tshcko                0.518   game_FSM/M_state_q_FSM_FFd5
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X12Y38.B5      net (fanout=4)        1.140   game_FSM/M_state_q_FSM_FFd6
    SLICE_X12Y38.B       Tilo                  0.254   game_FSM/M_state_q__n0453<0>111
                                                       game_FSM/M_state_q__n0453<0>111_1
    SLICE_X7Y38.A6       net (fanout=1)        0.929   game_FSM/M_state_q__n0453<0>111
    SLICE_X7Y38.A        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D3       net (fanout=3)        0.397   game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/Mmux__n0690111
    SLICE_X6Y40.C2       net (fanout=1)        0.736   game_FSM/_n0690[2]
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_2_rstpot
                                                       game_FSM/M_check_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.841ns (1.639ns logic, 3.202ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd31 (FF)
  Destination:          game_FSM/M_check_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd31 to game_FSM/M_check_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.DQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd31
    SLICE_X12Y38.B3      net (fanout=11)       1.185   M_game_FSM_led_out[3]
    SLICE_X12Y38.B       Tilo                  0.254   game_FSM/M_state_q__n0453<0>111
                                                       game_FSM/M_state_q__n0453<0>111_1
    SLICE_X7Y38.A6       net (fanout=1)        0.929   game_FSM/M_state_q__n0453<0>111
    SLICE_X7Y38.A        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D3       net (fanout=3)        0.397   game_FSM/M_state_q_M_cow_count_d<0>11
    SLICE_X7Y38.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/Mmux__n0690111
    SLICE_X6Y40.C2       net (fanout=1)        0.736   game_FSM/_n0690[2]
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_2_rstpot
                                                       game_FSM/M_check_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.597ns logic, 3.247ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X11Y43.D1      net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X4Y39.B2       net (fanout=22)       1.806   M_edge_dt_btn_2_out
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.309ns logic, 3.522ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X11Y43.D2      net (fanout=2)        0.936   btn_cond_2/M_ctr_q[16]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X4Y39.B2       net (fanout=22)       1.806   M_edge_dt_btn_2_out
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (1.309ns logic, 3.518ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.330 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X2Y38.C1       net (fanout=39)       1.487   game_FSM/M_state_q<2>_inv_inv
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.333ns logic, 3.501ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_check_state_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_check_state_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X7Y38.C4       net (fanout=6)        0.858   game_FSM/M_state_q_M_state_q[2]
    SLICE_X7Y38.C        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X7Y38.D5       net (fanout=1)        0.234   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X7Y38.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd22-In
                                                       game_FSM/Mmux__n0690111
    SLICE_X6Y40.C2       net (fanout=1)        0.736   game_FSM/_n0690[2]
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_2_rstpot
                                                       game_FSM/M_check_state_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (1.597ns logic, 3.222ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X11Y43.D1      net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X2Y38.B2       net (fanout=22)       1.726   M_edge_dt_btn_2_out
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.319ns logic, 3.442ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X11Y43.D2      net (fanout=2)        0.936   btn_cond_2/M_ctr_q[16]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X2Y38.B2       net (fanout=22)       1.726   M_edge_dt_btn_2_out
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.319ns logic, 3.438ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  15.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_temp_ans_cow_q_11 (FF)
  Destination:          game_FSM/M_cow_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.326 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_temp_ans_cow_q_11 to game_FSM/M_cow_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.BQ       Tcko                  0.476   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_temp_ans_cow_q_11
    SLICE_X6Y37.A2       net (fanout=5)        1.386   game_FSM/M_temp_ans_cow_q[11]
    SLICE_X6Y37.A        Tilo                  0.235   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[11]_equal_87_o51
    SLICE_X6Y37.B4       net (fanout=2)        0.428   game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[11]_equal_87_o
    SLICE_X6Y37.B        Tilo                  0.235   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q__n0685_inv101
    SLICE_X4Y37.D1       net (fanout=2)        0.808   game_FSM/M_state_q__n0685_inv10
    SLICE_X4Y37.D        Tilo                  0.254   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_state_q__n0685_inv2
    SLICE_X4Y37.B1       net (fanout=3)        0.547   game_FSM/M_state_q__n0685_inv1
    SLICE_X4Y37.CLK      Tas                   0.339   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_cow_count_q_1_rstpot
                                                       game_FSM/M_cow_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.539ns logic, 3.169ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_check_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_check_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X6Y40.B3       net (fanout=39)       1.362   game_FSM/M_state_q<2>_inv_inv
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_1_rstpot
                                                       game_FSM/M_check_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.333ns logic, 3.376ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X11Y43.D3      net (fanout=2)        0.800   btn_cond_2/M_ctr_q[19]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X4Y39.B2       net (fanout=22)       1.806   M_edge_dt_btn_2_out
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (1.309ns logic, 3.382ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_temp_input_cow_q_8 (FF)
  Destination:          game_FSM/M_cow_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.326 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_temp_input_cow_q_8 to game_FSM/M_cow_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.CQ       Tcko                  0.476   game_FSM/M_temp_input_cow_q[9]
                                                       game_FSM/M_temp_input_cow_q_8
    SLICE_X5Y34.B1       net (fanout=6)        1.589   game_FSM/M_temp_input_cow_q[8]
    SLICE_X5Y34.B        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd10
                                                       game_FSM/M_temp_input_cow_q[11]_M_temp_ans_cow_q[7]_equal_98_o51
    SLICE_X4Y34.B5       net (fanout=2)        0.217   game_FSM/M_temp_input_cow_q[11]_M_temp_ans_cow_q[7]_equal_98_o
    SLICE_X4Y34.B        Tilo                  0.254   game_FSM/M_state_q_FSM_FFd9
                                                       game_FSM/M_state_q__n0685_inv131
    SLICE_X4Y37.D4       net (fanout=2)        0.713   game_FSM/M_state_q__n0685_inv13
    SLICE_X4Y37.D        Tilo                  0.254   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_state_q__n0685_inv2
    SLICE_X4Y37.B1       net (fanout=3)        0.547   game_FSM/M_state_q__n0685_inv1
    SLICE_X4Y37.CLK      Tas                   0.339   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_cow_count_q_1_rstpot
                                                       game_FSM/M_cow_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.582ns logic, 3.066ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  15.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_temp_input_cow_q_4 (FF)
  Destination:          game_FSM/M_cow_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.326 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_temp_input_cow_q_4 to game_FSM/M_cow_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   game_FSM/M_temp_input_cow_q[5]
                                                       game_FSM/M_temp_input_cow_q_4
    SLICE_X7Y37.A2       net (fanout=6)        1.166   game_FSM/M_temp_input_cow_q[4]
    SLICE_X7Y37.A        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd11
                                                       game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[7]_equal_83_o51
    SLICE_X6Y37.B2       net (fanout=2)        0.550   game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[7]_equal_83_o
    SLICE_X6Y37.B        Tilo                  0.235   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q__n0685_inv101
    SLICE_X4Y37.D1       net (fanout=2)        0.808   game_FSM/M_state_q__n0685_inv10
    SLICE_X4Y37.D        Tilo                  0.254   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_state_q__n0685_inv2
    SLICE_X4Y37.B1       net (fanout=3)        0.547   game_FSM/M_state_q__n0685_inv1
    SLICE_X4Y37.CLK      Tas                   0.339   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_cow_count_q_1_rstpot
                                                       game_FSM/M_cow_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (1.563ns logic, 3.071ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_check_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_18 to game_FSM/M_check_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_18
    SLICE_X7Y43.D4       net (fanout=2)        0.966   btn_cond_1/M_ctr_q[18]
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd29
                                                       btn_cond_1/out2
    SLICE_X7Y43.B2       net (fanout=3)        0.549   out1_1
    SLICE_X7Y43.B        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd29
                                                       edge_dt_btn_1/out1
    SLICE_X6Y40.D2       net (fanout=21)       0.975   M_edge_dt_btn_1_out
    SLICE_X6Y40.D        Tilo                  0.235   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q__n0734_inv1
    SLICE_X6Y40.B1       net (fanout=3)        0.556   game_FSM/_n0734_inv
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_1_rstpot
                                                       game_FSM/M_check_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.578ns logic, 3.046ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.330 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X2Y38.D3       net (fanout=39)       1.291   game_FSM/M_state_q<2>_inv_inv
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15_dpot
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.333ns logic, 3.305ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X7Y39.B1       net (fanout=39)       1.257   game_FSM/M_state_q<2>_inv_inv
    SLICE_X7Y39.CLK      Tas                   0.373   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_1_dpot
                                                       game_FSM/M_user_input_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.357ns logic, 3.271ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_temp_ans_cow_q_10 (FF)
  Destination:          game_FSM/M_cow_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.326 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_temp_ans_cow_q_10 to game_FSM/M_cow_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   game_FSM/M_temp_ans_cow_q[15]
                                                       game_FSM/M_temp_ans_cow_q_10
    SLICE_X6Y37.A3       net (fanout=5)        1.284   game_FSM/M_temp_ans_cow_q[10]
    SLICE_X6Y37.A        Tilo                  0.235   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[11]_equal_87_o51
    SLICE_X6Y37.B4       net (fanout=2)        0.428   game_FSM/M_temp_input_cow_q[7]_M_temp_ans_cow_q[11]_equal_87_o
    SLICE_X6Y37.B        Tilo                  0.235   game_FSM/M_state_q_FSM_FFd13
                                                       game_FSM/M_state_q__n0685_inv101
    SLICE_X4Y37.D1       net (fanout=2)        0.808   game_FSM/M_state_q__n0685_inv10
    SLICE_X4Y37.D        Tilo                  0.254   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_state_q__n0685_inv2
    SLICE_X4Y37.B1       net (fanout=3)        0.547   game_FSM/M_state_q__n0685_inv1
    SLICE_X4Y37.CLK      Tas                   0.339   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_cow_count_q_1_rstpot
                                                       game_FSM/M_cow_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.539ns logic, 3.067ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X11Y43.D3      net (fanout=2)        0.800   btn_cond_2/M_ctr_q[19]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X2Y38.B2       net (fanout=22)       1.726   M_edge_dt_btn_2_out
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.319ns logic, 3.302ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_temp_input_cow_q_9 (FF)
  Destination:          game_FSM/M_cow_count_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.326 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_temp_input_cow_q_9 to game_FSM/M_cow_count_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   game_FSM/M_temp_input_cow_q[9]
                                                       game_FSM/M_temp_input_cow_q_9
    SLICE_X5Y34.A3       net (fanout=5)        1.237   game_FSM/M_temp_input_cow_q[9]
    SLICE_X5Y34.A        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd10
                                                       game_FSM/M_temp_input_cow_q[11]_M_temp_ans_cow_q[3]_equal_94_o51
    SLICE_X4Y34.B2       net (fanout=2)        0.530   game_FSM/M_temp_input_cow_q[11]_M_temp_ans_cow_q[3]_equal_94_o
    SLICE_X4Y34.B        Tilo                  0.254   game_FSM/M_state_q_FSM_FFd9
                                                       game_FSM/M_state_q__n0685_inv131
    SLICE_X4Y37.D4       net (fanout=2)        0.713   game_FSM/M_state_q__n0685_inv13
    SLICE_X4Y37.D        Tilo                  0.254   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_state_q__n0685_inv2
    SLICE_X4Y37.B1       net (fanout=3)        0.547   game_FSM/M_state_q__n0685_inv1
    SLICE_X4Y37.CLK      Tas                   0.339   M_game_FSM_led_out_2[2]
                                                       game_FSM/M_cow_count_q_1_rstpot
                                                       game_FSM/M_cow_count_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.582ns logic, 3.027ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X4Y39.C4       net (fanout=39)       1.283   game_FSM/M_state_q<2>_inv_inv
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.323ns logic, 3.297ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X11Y43.D1      net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X2Y38.C3       net (fanout=22)       1.571   M_edge_dt_btn_2_out
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.319ns logic, 3.287ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  15.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_1/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_check_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.184 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_1/M_ctr_q_19 to game_FSM/M_check_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.DQ       Tcko                  0.476   btn_cond_1/M_ctr_q[19]
                                                       btn_cond_1/M_ctr_q_19
    SLICE_X7Y43.D2       net (fanout=2)        0.937   btn_cond_1/M_ctr_q[19]
    SLICE_X7Y43.D        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd29
                                                       btn_cond_1/out2
    SLICE_X7Y43.B2       net (fanout=3)        0.549   out1_1
    SLICE_X7Y43.B        Tilo                  0.259   game_FSM/M_state_q_FSM_FFd29
                                                       edge_dt_btn_1/out1
    SLICE_X6Y40.D2       net (fanout=21)       0.975   M_edge_dt_btn_1_out
    SLICE_X6Y40.D        Tilo                  0.235   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q__n0734_inv1
    SLICE_X6Y40.B1       net (fanout=3)        0.556   game_FSM/_n0734_inv
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_1_rstpot
                                                       game_FSM/M_check_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (1.578ns logic, 3.017ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.AQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X11Y43.D2      net (fanout=2)        0.936   btn_cond_2/M_ctr_q[16]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X2Y38.C3       net (fanout=22)       1.571   M_edge_dt_btn_2_out
    SLICE_X2Y38.CLK      Tas                   0.349   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.602ns (1.319ns logic, 3.283ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_17 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.BQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_17
    SLICE_X11Y43.D4      net (fanout=2)        0.699   btn_cond_2/M_ctr_q[17]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X10Y41.B1      net (fanout=4)        0.776   out1_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X4Y39.B2       net (fanout=22)       1.806   M_edge_dt_btn_2_out
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.309ns logic, 3.281ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X4Y39.D4       net (fanout=39)       1.262   game_FSM/M_state_q<2>_inv_inv
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7_dpot
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.323ns logic, 3.276ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  15.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_temp_input_cow_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.333 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_temp_input_cow_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X2Y37.B2       net (fanout=39)       1.262   game_FSM/M_state_q<2>_inv_inv
    SLICE_X2Y37.CLK      Tas                   0.349   game_FSM/M_temp_input_cow_q[9]
                                                       game_FSM/M_state_q__n0525<7>1
                                                       game_FSM/M_temp_input_cow_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.333ns logic, 3.276ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_check_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_check_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.476   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X11Y43.D1      net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X11Y43.D       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X11Y43.B2      net (fanout=4)        0.564   out1_0
    SLICE_X11Y43.B       Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1_1
    SLICE_X6Y40.D5       net (fanout=1)        0.946   out1_2
    SLICE_X6Y40.D        Tilo                  0.235   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q__n0734_inv1
    SLICE_X6Y40.B1       net (fanout=3)        0.556   game_FSM/_n0734_inv
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_1_rstpot
                                                       game_FSM/M_check_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.578ns logic, 3.006ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.321 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.476   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X11Y44.A2      net (fanout=2)        0.751   btn_cond_2/M_ctr_q[8]
    SLICE_X11Y44.A       Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X10Y41.B4      net (fanout=4)        0.720   out2_0
    SLICE_X10Y41.B       Tilo                  0.235   M_game_FSM_led_out[3]
                                                       edge_dt_btn_2/out1
    SLICE_X4Y39.B2       net (fanout=22)       1.806   M_edge_dt_btn_2_out
    SLICE_X4Y39.CLK      Tas                   0.339   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.309ns logic, 3.277ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X8Y37.B2       net (fanout=10)       1.394   M_game_FSM_led_out[2]
    SLICE_X8Y37.B        Tilo                  0.254   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X8Y36.B3       net (fanout=6)        0.620   game_FSM/M_state_q_M_state_q[2]
    SLICE_X8Y36.B        Tilo                  0.254   M_game_FSM_led_out_1[2]
                                                       game_FSM/M_state_q_M_state_q<2>3
    SLICE_X6Y40.A4       net (fanout=39)       1.247   game_FSM/M_state_q<2>_inv_inv
    SLICE_X6Y40.CLK      Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.333ns logic, 3.261ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_0/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_1/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_2/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_3/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_4/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_5/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_6/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_7/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_8/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_9/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_10/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_11/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_12/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_13/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_14/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_15/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_16/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_17/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_18/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_19/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd9/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_temp_input_cow_q[15]/CLK
  Logical resource: game_FSM/M_temp_input_cow_q_14/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_temp_input_cow_q[15]/CLK
  Logical resource: game_FSM/M_temp_input_cow_q_15/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_game_FSM_led_out_2[2]/CLK
  Logical resource: game_FSM/M_cow_count_q_0/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_game_FSM_led_out_2[2]/CLK
  Logical resource: game_FSM/M_cow_count_q_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_game_FSM_led_out_2[2]/CLK
  Logical resource: game_FSM/M_cow_count_q_2/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.043|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6051 paths, 0 nets, and 1081 connections

Design statistics:
   Minimum period:   5.043ns{1}   (Maximum frequency: 198.295MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 15:56:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4552 MB



