[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of BQ24060DRCT production of TEXAS INSTRUMENTS from the text:www .ti.com \n FEATURES\nDESCRIPTION\nAPPLICATIONS\nIN\nSTAT1 CE\n6STAT2\nVSS ISETPGTMR BATbq24061\n10\n9\n8\n7\n51\n2\n3\n4OUT\nIN\nSTAT1 CEOUT\nSTAT2\nISETPGTMR1\n2\n3\n4\n5 678910\nBATInput□Power\nVSS4.7 F/c109\n1.5□k /c871.5□k /c87 4.7 F/c10949.9□k /c87+\nPack-Pack+\nCharge□Enable□and\nInput□Power□StatusLi-lon□or□Li-Pol\nBattery□Pack bq24061\nR\n1.13□kSET\n/c87RTMR\nTypical Application□for□Charging□Between□350□mA and□1 A.\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\n1A\nSINGLE-CHIP\nLi-Ion/Li-Pol\nCHARGE\nMANAGEMENT\nIC\nWITH\nTHERMAL\nREGULATION\n•\nIdeal\nfor\nLow-Dropout\nDesigns\nfor\nSingle-Cell\nThe\nbq2406x\nseries\nare\nhighly\nintegrated\nLi-Ion\nand\nLi-Ion\nor\nLi-Pol\nPacks\nin\nSpace\nLimited\nLi-Pol\nlinear\nchargers,\ntargeted\nat\nspace-limited\nApplications\nportable\napplications.\nThe\nbq2406x\nseries\noffers\na\nvariety\nof\nsafety\nfeatures\nand\nfunctional\noptions,\n•\nIntegrated\nPower\nFET\nand\nCurrent\nSensor\nfor\nwhile\nstill\nimplementing\na\ncomplete\ncharging\nsystem\nup\nto\n1-A\nCharge\nApplications\nin\na\nsmall\npackage.\nThe\nbattery\nis\ncharged\nin\nthree\n•\nReverse\nLeakage\nProtection\nPrevents\nBattery\nphases:\nconditioning,\nconstant\nor\nthermally\nregulated\nDrainage\ncurrent,\nand\nconstant\nvoltage.\nCharge\nis\nterminated\nbased\non\nminimum\ncurrent.\nAn\ninternal\n•\n±\n0.5%\nVoltage\nRegulation\nAccuracy\nprogrammable\ncharge\ntimer\nprovides\na\nbackup\n•\nThermal\nRegulation\nMaximizes\nCharge\nRate\nsafety\nfeature\nfor\ncharge\ntermination\nand\nis\n•\nCharge\nTermination\nby\nMinimum\nCurrent\nand\ndynamically\nadjusted\nduring\nthe\nthermal\nregulation\nTime\nphase.\nThe\nbq2406x\nautomatically\nre-starts\nthe\ncharge\nif\nthe\nbattery\nvoltage\nfalls\nbelow\nan\ninternal\n•\nPrecharge\nConditioning\nWith\nSafety\nTimer\nthreshold;\nsleep\nmode\nis\nset\nwhen\nthe\nexternal\ninput\n•\nStatus\nOutputs\nfor\nLED\nor\nSystem\nInterface\nsupply\nis\nremoved.\nMultiple\nversions\nof\nthis\ndevice\nIndicate\nCharge,\nFault,\nand\nPower\nGood\nfamily\nenable\neasy\ndesign\nof\nthe\nbq2406x\nin\ncradle\nOutputs\nchargers\nor\nin\nthe\nend\nequipment,\nwhile\nusing\nlow\n•\nShort-Circuit\nand\nThermal\nProtection\ncost\nor\nhigh-end\nAC\nadapters.\n•\nAutomatic\nSleep\nMode\nfor\nLow\nPower\nPin\nOut\nConsumption\n(Top\nView)\n•\nSmall\n3\n×\n3\nmm\nMLP\nPackage\n•\nSelectable\nBattery\nInsertion\nand\nBattery\nAbsent\nDetection\n•\nInput\nOvervoltage\nProtection\n–\n6.5\nV\nand\n10.5\nV\nOptions\n•\nPDA,\nMP3\nPlayers,\nDigital\nCameras\n•\nInternet\nAppliances\nand\nHandheld\nDevices\nTYPICAL\nAPPLICATION\nCIRCUIT\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\nUNLESS\nOTHERWISE\nNOTED\nthis\ndocument\ncontains\nCopyright\n©\n2006,\nTexas\nInstruments\nIncorporated\nPRODUCTION\nDATA\ninformation\ncurrent\nas\nof\npublication\ndate.\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nwww .ti.com\n \n ABSOLUTE\nMAXIMUM\nRATINGS\n(1)\nRECOMMENDED\nOPERATING\nCONDITIONS\nDISSIPATION\nRATINGS\n(1)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nThese\ndevices\nhave\nlimited\nbuilt-in\nESD\nprotection.\nThe\nleads\nshould\nbe\nshorted\ntogether\nor\nthe\ndevice\nplaced\nin\nconductive\nfoam\nduring\nstorage\nor\nhandling\nto\nprevent\nelectrostatic\ndamage\nto\nthe\nMOS\ngates.\nAVAILABLE\nOPTIONS\nSafety\nPower\nPack\nVoltage\nCharge\nInput\nOver\nTermination\nIC\nPack\nTimer\nGood\nDetection\nDevices\n(1)\n(2)\n(3)\nMarking\nVoltage\nVoltage\nEnable\nEnable\nTemp\nEnable\nStatus\n(Absent)\nWith\ntimer\n4.2\nV\n6.5\nV\nTMR\npin\nTMR\npin\nPG\npin\nNo\nTS\npin\nbq24060\nBPG\nenabled\nWith\ntimer\n4.2\nV\n6.5\nV\nTMR\npin\nTMR\npin\nPG\npin\nCE\npin\nNo\nbq24061\nBPH\nenabled\nWith\ntermination\n4.2\nV\n6.5\nV\nTE\npin\nTMR\npin\nNo\nCE\npin\nNo\nbq24063\nPreview\nenabled\nWith\ntimer\n4.2\nV\n10.5\nV\nTMR\npin\nTMR\npin\nPG\npin\nNo\nTS\npin\nbq24064\nBSA\nenabled\n(1)\nThe\nbq2406x\nare\nonly\navailable\ntaped\nand\nreeled.\nAdd\nsuffix\nR\nto\nthe\npart\nnumber\nfor\nquantities\nof\n3,000\ndevices\nper\nreel\n(e.g.,\nbq24060BPGR).\nAdd\nsuffix\nT\nto\nthe\npart\nnumber\nfor\nquantities\nof\n250\ndevices\nper\nreel\n(e.g.,\nbq24060DRCT).\n(2)\nThis\nproduct\nis\nRoHS\ncompatible,\nincluding\na\nlead\nconcentration\nthat\ndoes\nnot\nexceed\n0.1%\nof\ntotal\nproduct\nweight,\nand\nis\nsuitable\nfor\nuse\nin\nspecified\nlead-free\nsoldering\nprocesses.\nIn\naddition,\nthis\nproduct\nuses\npackage\nmaterials\nthat\ndo\nnot\ncontain\nhalogens,\nincluding\nbromine\n(Br)\nor\nantimony\n(Sb)\nabove\n0.1%\nof\ntotal\nproduct\nweight.\n(3)\nFor\nthe\nmost\ncurrent\npackage\nand\nordering\ninformation,\nsee\nthe\nPackage\nOption\nAddendum\nat\nthe\nend\nof\nthis\ndocument,\nor\nsee\nthe\nTI\nWeb\nsite\nat\nwww.ti.com\n.\nbq2406x\nSupply\nvoltage\n(IN\nwith\nrespect\nto\nVss)\n–\n0.3\nV\nto\n18\nV\n(2)\nInput\nvoltage\non\nIN,\nSTATx,\nPG\n,\nTS,\nCE\n,\nTE\n,\nTMR\n(all\nwith\nrespect\nto\nVss)\n–\n0.3\nV\nto\nV(IN)\nInput\nvoltage\non\nOUT,\nBAT,\nISET\n(all\nwith\nrespect\nto\nVss)\n–\n0.3\nV\nto\n7\nV\nOutput\nsink\ncurrent\n(STATx)\n+\nPG\n15\nmA\nOutput\ncurrent\n(OUT\npin)\n1.5\nA\nT\nA\nOperating\nfree-air\ntemperature\nrange\n–\n40\n°\nC\nto\n155\n°\nC\nT\nstg\nStorage\ntemperature\nrange\n–\n65\n°\nC\nto\n150\n°\nC\nT\nJ\nJunction\ntemperature\nrange\n–\n40\n°\nC\nto\n150\n°\nC\n(1)\nStresses\nbeyond\nthose\nlisted\nunder\nabsolute\nmaximum\nratings\nmay\ncause\npermanent\ndamage\nto\nthe\ndevice.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nindicated\nunder\nrecommended\noperating\nconditions\nis\nnot\nimplied.\nExposure\nto\nabsolute\n–\nmaximum\n–\nrated\nconditions\nfor\nextended\nperiods\nmay\naffect\ndevice\nreliability\n(2)\nThe\nbq2406x\ndevice\ncan\nwithstand\nup\nto\n26\nV\nfor\na\nmaximum\nof\n87\nhours.\nMIN\nTYP\nMAX\nUNIT\nV\n(IN)\nSupply\nvoltage\nrange\nBattery\nabsent\ndetection\nnot\nfunctional\n3.5\n4.35\nV\nV\n(IN)\nSupply\nvoltage\nrange\nBattery\nabsent\ndetection\nfunctional\n4.35\n16.5\nV\nT\nJ\nJunction\ntemperature\n0\n125\n°\nC\nR\nTMR\n33K\n≤\nR\nTMR\n≤\n100K\nPACKAGE\nθ\nJC\n(\n°\nC/W)\nθ\nJA\n(\n°\nC/W)\n10-pin\nDRC\n3.21\n46.87\n(1)\nThis\ndata\nis\nbased\non\nusing\nthe\nJEDEC\nHigh-K\nboard\nand\nthe\nexposed\ndie\npad\nis\nconnected\nto\na\nCu\npad\non\nthe\nboard.\nThis\nis\nconnected\nto\nthe\nground\nplane\nby\na\n2\n×\n3\nvia\nmatrix.\n2\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n ELECTRICAL\nCHARACTERISTICS\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nover\nrecommended\noperating,\nT\nJ\n=\n0\n–\n125\n°\nC\nrange,\nSee\nthe\nApplication\nCircuits\nsection,\ntypical\nvalues\nat\nT\nJ\n=\n25\n°\nC\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nPOWER\nDOWN\nTHRESHOLD\n–\nUNDERVOLTAGE\nLOCKOUT\nV(IN)\n=\n0\nV,\nincrease\nV(OUT):\n0\n→\n3\nV\nOR\nV\n(UVLO)\nPower\ndown\nthreshold\nV(OUT)\n=\n0\nV,\nincrease\nV(IN):\n0\n→\n3\nV,\n1.5\n3.0\nV\nCE\n=\nLO\n(1)\nINPUT\nPOWER\nDETECTION,\nCE\n=\nHI\nor\nLOW,\nV(IN)\n>\n3.5\nV\nV\nIN(DT)\nInput\npower\ndetection\nthreshold\nV\n(IN)\ndetected\nat\n[V(IN)\n–\nV(OUT)]\n>\nV\nIN(DT)\n130\nmV\nInput\npower\nnot\ndetected\nat\nV\nHYS(INDT)\nInput\npower\ndetection\nhysteresis\n30\nmV\n[V\n(IN)\n–\nV\n(OUT)]\n<\n[V\nIN(DT)\n–\nV\nHYS(INDT)\n]\nDeglitch\ntime,\ninput\npower\ndetected\nPG\n:HI\n→\nLO,\nThermal\nregulation\nloop\nnot\nactive,\nT\nDGL(INDT1)\n1.5\n3.5\nms\nstatus\nR\nTMR\n=\n50\nK\nΩ\nor\nV\n(TMR)\n=\nOPEN\nDelay\ntime,\ninput\npower\nnot\ndetected\nT\nDGL(NOIN)\nPG\n:\nLO\n→\nHI\nafter\nT\nDGL(NOIN)\n10\nµ\ns\nstatus\nCharger\nturned\noff\nafter\nT\nDLY(CHGOFF)\n,\nMeasured\nT\nDLY(CHGOFF)\nCharger\noff\ndelay\nfrom\nPG\n:\nLO\n→\nHI;\nTimer\nreset\nafter\n28\n32\nms\nT\nDLY(CHGOFF)\nINPUT\nOVERVOLTAGE\nPROTECTION\nbq24060/61/63\n6.2\n6.5\n7.0\nV\n(OVP)\nInput\novervoltage\ndetection\nthreshold\nV(IN)\nincreasing\nV\nbq24064\n10.2\n10.5\n11.7\nbq24060/61/63\n0.1\n0.2\nV\nHYS(OVP)\nInput\novervoltage\nhysteresis\nV(IN)\ndecreasing\nV\nbq24064\n0.3\n0.5\nCE\n=\nHI\nor\nLO,\nMeasured\nfrom\nV(IN)\n>\nV\n(OVP)\nto\nT\nDGL(OVDET)\nInput\novervoltage\ndetection\ndelay\n10\n100\nµ\ns\nPG\n:\nLO\n→\nHI;\nVIN\nincreasing\nCE\n=\nHI\nor\nLO,\nMeasured\nfrom\nV(IN)\n<\nV\n(OVP)\nT\nDGL(OVNDET)\nInput\novervoltage\nnot\ndetected\ndelay\n10\n100\nµ\ns\nto\nPG\n:\nHI\n→\nLO;\nV(IN)\ndecreasing\nQUIESCENT\nCURRENT\nV\n(IN)\n=\n6\nV\n100\n200\nInput\npower\ndetected,\nCE\n=\nI\nCC(CHGOFF)\nIN\npin\nquiescent\ncurrent,\ncharger\noff\nµ\nA\nHI\nV\n(IN)\n=\n16.5\nV\n300\nI\nCC(CHGON)\nIN\npin\nquiescent\ncurrent,\ncharger\non\nInput\npower\ndetected,\nCE\n=\nLO,\nV\nBAT\n=\n4.5\nV\n4\n6\nmA\nBattery\nleakage\ncurrent\nafter\ntermination\nInput\npower\ndetected,\ncharge\nterminated,\nI\nBAT(DONE)\n1\n5\nµ\nA\ninto\nIC\nCE\n=\nLO\nBattery\nleakage\ncurrent\ninto\nIC,\ncharger\nInput\npower\ndetected,\nCE\n=\nHI\nOR\nI\nBAT(CHGOFF)\n1\n5\nµ\nA\noff\ninput\npower\nnot\ndetected,\nCE\n=\nLO\nTS\nPIN\nCOMPARATOR\nV\n(TS1)\nLower\nvoltage\ntemperature\nthreshold\nHot\ndetected\nat\nV(TS)\n<\nV\n(TS1)\n;\nNTC\nthermistor\n29\n30\n31\n%V(IN)\nV\n(TS2)\nUpper\nvoltage\ntemperature\nthreshold\nCold\ndetected\nat\nV(TS)\n>\nV\n(TS2)\n;\nNTC\nthermistor\n60\n61\n62\n%V(IN)\nTemp\nOK\nat\nV(TS)\n>\n[\nV\n(TS1)\n+\nV\nHYS(TS)\n]\nOR\nV\nHYS(TS)\nHysteresis\n2\n%V(IN)\nV\n(TS)\n<\n[\nV\n(TS2)\n–\nV\nHYS(TS)\n]\nCE\nINPUT\nV\nIL\nInput\n(low)\nvoltage\nV(\nCE\n)\nincreasing\n0\n1\nV\nV\nIH\nInput\n(high)\nvoltage\nV(\nCE\n)\ndecreasing\n2.0\nV\nSTAT1,\nSTAT2\nAND\nPG\nOUTPUTS\n,\nV(IN)\n≥\nV\nO(REG)\n+\nV\n(DO-MAX)\nV\nOL\nOutput\n(low)\nsaturation\nvoltage\nIoutput\n=\n5\nmA\n(sink)\n0.5\nV\nTHERMAL\nSHUTDOWN\nT\n(SHUT)\nTemperature\ntrip\nJunction\ntemperature,\ntemp\nrising\n155\n°\nC\nT\n(SHUTHYS)\nThermal\nhysteresis\nJunction\ntemperature\n20\n°\nC\n(1)\nSpecified\nby\ndesign,\nnot\nproduction\ntested.\n3\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n ELECTRICAL\nCHARACTERISTICS\n(Continued)\nmA/C0032k/C0087\nVolts\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nover\nrecommended\noperating,\nT\nJ\n=\n0\n–\n125\n°\nC\nrange,\nSee\nthe\nApplication\nCircuits\nsection,\ntypical\nvalues\nat\nT\nJ\n=\n25\n°\nC\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nVOLTAGE\nREGULATION,\nV(IN)\n≥\nV\nO(REG)\n+\nV\n(DO-MAX)\n,\nI\n(TERM)\n<\nI\n(OUT)\n<\nI\nO(OUT)\n,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED\nV\nO(REG)\nOutput\nvoltage\nbq24060/61/63/64\n4.20\nV\nT\nA\n=\n25\n°\nC\n–\n0.5%\n0.5%\nV\nO(TOL)\nVoltage\nregulation\naccuracy\n–\n1%\n1%\nV\n(DO)\nDropout\nvoltage,\nV(IN)\n–\nV(OUT)\nI\n(OUT)\n=\n1\nA\n750\nmV\nCURRENT\nREGULATION\n,\nV(IN)\n>\nV(OUT)\n>\nV\n(DO-MAX)\n,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED\nV\n(BAT)\n>\nV\n(LOWV)\n,\nI\nO(OUT)\n=\nI\n(OUT)\n=\nK\n(SET)\n×\nI\nO(OUT)\nOutput\ncurrent\nrange\n100\n1000\nmA\nV\n(SET)\n/R\nSET\nV\n(SET)\nOutput\ncurrent\nset\nvoltage\nV(ISET)\n=\nV\n(SET)\n,\nV\n(LOWV)\n<\nV(BAT)\n≤\nV\nO(REG)\n2.45\n2.50\n2.55\nV\n100\nmA\n≤\nI\nO(OUT)\n≤\n1000\nmA\n315\n335\n355\nK\n(SET)\nOutput\ncurrent\nset\nfactor\n10\nmA\n≤\nI\nO(OUT)\n<\n100\nmA\n315\n372\n430\nR\nISET\nExternal\nresistor\nrange\nResistor\nconnected\nto\nISET\npin\n0.7\n10\nk\nΩ\nVOLTAGE\nAND\nCURRENT\nREGULATION\nTIMING,\nV(IN)\n>\nV(OUT)\n+\nV\n(DO-MAX)\n,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED,\nR\nTMR\n=\n50K\nor\nV(TMR)\n=\nOPEN;\nThermal\nregulation\nloop\nnot\nactive\nInput\npower\ndetection\nto\nfull\nMeasured\nfrom\nPG\n:HI\n→\nLO\nto\nI(OUT)\n>\n100\nmA,\nT\nPWRUP(CHG)\n25\n35\nms\ncharge\ncurrent\ntime\ndelay\nCE\n=\nLO,\nI\nO(OUT)\n=\n1\nA,\nV(BAT)\n=\n3.5\nV\nMeasured\nfrom\nCE\n:HI\n→\nLO\nto\nI(OUT)\n>100\nmA,\nCharge\nenable\nto\nfull\ncharge\nT\nPWRUP(EN)\nI\nO(OUT)\n=\n1A,\nV\n(BAT)\n=\n3.5\nV,\nV\n(IN)\n=\n4.5\nV,\nInput\n25\n35\nms\ncurrent\ndelay\npower\ndetected\nMeasured\nfrom\nPG\n:HI\n→\nLO\nto\nV(OUT)\n>\n90%\nof\nInput\npower\ndetection\nto\nvoltage\ncharge\nvoltage\nregulation;\nT\nPWRUP(LDO)\nregulation\ndelay,\nLDO\nmode\nset,\n25\n35\nms\nV\n(TMR)\n=\nOPEN,\nLDO\nmode\nset,\nno\nbattery\nand\nno\nno\nbattery\nor\nload\nconnected\nload\nat\nOUT\npin,\nCE\n=\nLO\nPRECHARGE\nAND\nOUTPUT\nSHORT-CIRCUIT\nCURRENT\nREGULATION,\nV(IN)\n–\nV(OUT)\n>\nV(DO-MAX)\n,\nV(IN)\n≥\n4.5V,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED,\nRTMR\n=\n50K\nor\nV(TMR)=OPEN;\nThermal\nregulation\nloop\nnot\nactive\nPrecharge\nto\nfast-charge\ntransition\nV\n(LOWV)\nV\n(BAT)\nincreasing\n2.8\n2.95\n3.15\nV\nthreshold\nPrecharge\nto\nshort-circuit\nV\n(SC)\nV\n(BAT)\ndecreasing\n1.2\n1.4\n1.6\ntransition\nthreshold\nV\nV\n(SCIND)\nShort-circuit\nindication\nV\n(BAT)\ndecreasing\n1.6\n1.8\n2.0\nV\n(SC)\n<\nV\nI(BAT)\n<\nV\n(LOWV)\n,\nt\n<\nT\n(PRECHG)\nI\nO(PRECHG)\nPrecharge\ncurrent\nrange\n10\n100\nmA\nI\nO(PRECHG)\n=\nK\n(SET)\n×\nV\n(PRECHG\n)/R\n(ISET)\nV\n(ISET)\n=\nV\n(PRECHG)\n,\nV\n(SC)\n<\nV\nI(BAT)\n<\nV\n(LOWV)\n,\nV\n(PRECHG)\nPrecharge\nset\nvoltage\n225\n250\n280\nmV\nt\n<\nT\n(PRECHG)\nV\nPOR\n<\nV\nIN\n<\n6.0\n15\n22\n30\nV\nSS\n≤\nV\n(BAT)\n≤\nV\n(SCI)\n,\nV\nI\nO(SHORT)\nOutput\nshorted\nregulation\ncurrent\nI\nO(SHORT)\n=\nI\n(OUT)\n,\nV\n(BAT)\n=\nmA\n6.0\nV\n<\nV\nIN\n<\nVSS,\nInternal\npullup\nresistor\n25\nV\nOVP\nTEMPERATURE\nREGULATION\n(Thermal\nregulation\n™\n),\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED\nV(IN)\n=\n5.5\nV,\nV(BAT)\n=\n3.2\nV,\nFast\ncharge\nT\nJ(REG)\nTemperature\nregulation\nlimit\n101\n112\n125\n°\nC\ncurrent\nset\nto\n1A\nMinimum\ncurrent\nin\nthermal\nV(LOWV)\n<\nV(BAT)\n<\nVO(REG),\n0.7k\nΩ\n<\nRISET\nI\n(MIN_TJ(REG))\n200\n250\nmA\nregulation\n<\n3.5k\nΩ\n4\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n ELECTRICAL\nCHARACTERISTICS\n(Continued)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nover\nrecommended\noperating,\nT\nJ\n=\n0\n–\n125\n°\nC\nrange,\nSee\nthe\nApplication\nCircuits\nsection,\ntypical\nvalues\nat\nT\nJ\n=\n25\n°\nC\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nCHARGE\nTERMINATION\nDETECTION,\nV\nO(REG)\n=\n4.2\nV,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED,\nThermal\nregulation\nLOOP\nNOT\nACTIVE,\nR\nTMR\n=\n50K\nor\nTMR\npin\nOPEN\nTermination\ndetection\ncurrent\nI\n(TERM)\nV\n(BAT)\n>\nV\n(RCH)\n,\nI\n(TERM)\n=\nK\n(SET)\n×\nV\n(TERM)\n/R\nISET\n10\n100\nmA\nrange\nCharge\ntermination\ndetection\nV\n(TERM)\nV\n(BAT)\n>\nV\n(RCH)\n225\n250\n275\nmV\nset\nvoltage\n(1)\nDeglitch\ntime,\ntermination\nT\nDGL(TERM)\nV\n(ISET)\ndecreasing\n15\n25\n35\nms\ndetected\nBATTERY\nRECHARGE\nTHRESHOLD\nV\n(RCH)\nRecharge\nthreshold\ndetection\n[V\nO(REG)\n–\nV(BAT)\n]\n>\nV\n(RCH)\n75\n100\n135\nmV\nDeglitch\ntime,\nrecharge\nT\nDGL(RCH)\nV\n(BAT)\ndecreasing\n15\n25\n35\nms\ndetection\nTIMERS,\nCE\n=\nLO,\nCHARGER\nENABLED,\nNO\nFAULT\nCONDITIONS\nDETECTED,\nV(TMR)\n<\n3\nV,\nTIMERS\nENABLED\nT\n(CHG)\nCharge\nsafety\ntimer\nrange\nT\n(CHG)\n=\nK\n(CHG)\n×\nR\nTMR\n;\nthermal\nloop\nnot\nactive\n3\n10\nhours\nK\n(CHG)\nCharge\nsafety\ntimer\nconstant\nV\n(BAT)\n>\nV\n(LOWV)\n0.08\n0.1\n0.12\nhr/k\nΩ\nT\n(PCHG)\n=\nK\n(PCHG)\n×\nT\n(CHG)\n;\nThermal\nregulation\nT\n(PCHG)\nPre-charge\nsafety\ntimer\nrange\n1080\n3600\nsec\nloop\nnot\nactive\nPre-charge\nsafety\ntimer\nK\n(PCHG)\nV\n(BAT)\n<\nV\n(LOWV)\n0.08\n0.1\n0.12\nconstant\n[Charge\ntimer\nAND\nCharge\ntimer\nand\ntermination\ntermination\ndisabled]\nat\nV\n(TMR)\nbq24060/61/64\nenable\nthreshold\n>\nV\nTMR(OFF)\nV\nTMR(OFF)\n2.5\n3.0\n3.5\nV\n[Charge\ntimer\ndisabled]\nat\nCharge\ntimer\nenable\nthreshold\nbq24063\nV\n(TMR)\n>\nV\nTMR(OFF)\nI\nTMR\nTMR\npin\nsource\ncurrent\nV\n(TMR)\n=\n3.5\nV,\nV\n(IN)\n=\n4.5\nV\n1\n6\nµ\nA\nBATTERY\nDETECTION\nTHRESHOLDS\nI\nDET(DOWN)\nBattery\ndetection\ncurrent\n(sink)\n2\nV\n<\nV\n(BAT)\n<\nV\nO(REG)\n1\n2\n3.2\nmA\nBattery\ndetection\ncurrent\nI\nDET(UP)\n2\nV\n<\nV\n(BAT)\n<\nV\nO(REG)\nI\nO(PRECHG)\n(source)\n2\nV\n<\nV\n(BAT)\n<\nV\nO(REG)\n,\nThermal\nregulation\nloop\nnot\nT\n(DETECT)\nBattery\ndetection\ntime\n85\n120\n150\nms\nactive;\nR\nTMR\n=\n50\nk\nΩ\n,\nI\nDET(down)\nor\nI\nDET\n(UP)\nTIMER\nFAULT\nRECOVERY\nI\n(FAULT)\nFault\nCurrent\n(source)\nV\n(OUT)\n<\nV\n(RCH)\n–\n12\n–\n10\n–\n8\nmA\nCHARGE\nOVERCURRENT\nDETECTION,\nV(IN)\n≥\n4.5\nV,\nCHARGER\nENABLED\nCharge\novercurrent\ndetection\nI\nCH(OI)\nV\n(ISET)\n=\nVSS\n2\nA\nthreshold\nOvercurrent\ndetection\ndelay\nT\nDGL(OI)\nMeasured\nfrom\nV\n(ISET)\n=\nVSS\nto\nI\nO(OUT)\n=\n0\n100\nµ\ns\ntime\n(1)\nThe\nvoltage\non\nthe\nISET\npin\nis\ncompared\nto\nthe\nV\n(TERM)\nvoltage\nto\ndetermine\nwhen\nthe\ntermination\nshould\noccur.\n5\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n DEVICE\nINFORMATION\nPIN\nASSIGNMENT\n1IN TMR STAT 1 VSS STAT 2\n2 3 4 5\n6 7 8 9 10\nPG TS BAT OUTIN TMR STAT 1 VSS STAT 2\n1 2 3 4 5\n6 7 8 9 10\nISET PG CE BAT OUT1IN TMR STAT 1 VSS STAT 2\n2 3 4 5\n6 7 8 9 10\nISET CE TE BAT OUT ISETbq24060/64□DRC\n(TOP VIEW)bq24063□DRC\n(TOP VIEW)bq24061□DRC\n(TOP VIEW)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nTERMINAL\nFUNCTIONS,\nREQUIRED\nCOMPONENTS\nTERMINAL\nNO.\nI/O\nDESCRIPTION\nAND\nREQUIRED\nCOMPONENTS\nNAME\nbq24060/64\nbq24061\nbq24063\nCharge\nInput\nVoltage\nand\ninternal\nsupply.\nConnect\na\n1-\nµ\nF\n(minimum)\nIN\n1\n1\n1\nI\ncapacitor\nfrom\nIN\nto\nVSS.\nC\nIN\n≥\nC\nOUT\nSafety\nTimer\nProgram\nInput,\ntimer\ndisabled\nif\nfloating.\nConnect\na\nresistor\nto\nTMR\n2\n2\n2\nI\nVSS\npin\nto\nprogram\nsafety\ntimer\ntimeout\nvalue\nSTAT1\n3\n3\n3\nO\nCharge\nStatus\nOutput\n1\n(open-collector,\nsee\nTable\n3\n)\nSTAT2\n4\n4\n4\nO\nCharge\nStatus\nOutput\n2\n(open-collector,\nsee\nTable\n3\n)\nVSS\n5\n5\n5\nI\nGround\nCharge\ncurrent\nset\npoint,\nresistor\nconnected\nfrom\nISET\nto\nVSS\nsets\ncharge\nISET\n6\n6\n6\nO\ncurrent\nvalue.\nConnect\na\n0.47-\nµ\nF\ncapaciator\nfrom\nBAT\nto\nISET.\nPG\n7\n7\n—\nO\nPower\nGood\nstatus\noutput\n(open-collector),\nactive\nlow\nCE\n—\n8\n7\nI\nCharge\nenable\nInput.\nCE\n=\nLO\nenables\ncharger.\nCE\n=\nHI\ndisables\ncharger.\nTermination\nenable\nInput.\nTE\n=\nLO\nenables\ntermination\ndetection\nand\nbattery\nTE\n—\n—\n8\nI\nabsent\ndetection.\nTE\n=\nHI\ndisables\ntermination\ndetection\nand\nbattery\nabsent\ndetection.\nTemperature\nSense\nInput,\nconnect\nto\nbattery\npack\nthermistor.\nConnect\nan\nTS\n8\n—\n—\nI\nexternal\nresistive\ndivider\nto\nprogram\ntemperature\nthresholds.\nBattery\nVoltage\nSense\nInput.\nConnect\nto\nthe\nbattery\npositive\nterminal.\nConnect\nBAT\n9\n9\n9\nI\na\n200-\nΩ\nresistor\nfrom\nBAT\nto\nOUT.\nCharge\ncurrent\noutput.\nConnect\nto\nthe\nbattery\npositive\nterminal.\nConnect\na\n1-\nOUT\n10\n10\n10\nO\nµ\nF\n(minimum)\ncapacitor\nfrom\nOUT\nto\nVSS.\nThere\nis\nan\ninternal\nelectrical\nconnection\nbetween\nthe\nexposed\nthermal\npad\nExposed\nand\nVss\npin\nof\nthe\nIC.\nThe\nexposed\nthermal\npad\nmust\nbe\nconnected\nto\nthe\nThermal\nPad\nPad\nPad\nsame\npotential\nas\nthe\nVSS\npin\non\nthe\nprinted\ncircuit\nboard.\nDo\nnot\nuse\nthe\nPad\nthermal\npad\nas\nthe\nprimary\nground\ninput\nfor\nthe\nIC.\nVSS\npin\nmust\nbe\nconnected\nto\nground\nat\nall\ntimes.\n6\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n TYPICAL\nOPERATING\nCHARACTERISTICS\n01234567\n0 0.50 1 1.50 2 2.50 3\nt□-□Time□-□sVoltage□-□V\n00.250.500.7511.251.501.75\nBattery□Current□- AVISETIBATVIN\n00.20.40.60.811.21.41.6\n0 0.50 1 1.50 2 2.50 3\nt□-□Time□-□sBattery□Current□- A\n024681012\nSafety Timer\nT-□Safety□Timer□-□Hrs\nCHGIBAT\n012345678\n0 5 10 15 20 25 30 35 40 45 50\nt□-□Time□-□mSVoltage□-□V\n00.200.400.600.8011.201.401.601.802\nCharge□Current□- AVIN\nVPGIBAT\n33.253.503.7544.254.504.755\n0 0.5 1 1.5 2 2.5\nt□-□Time□-□mSBattery□Voltage□-□V\n-0.4-0.200.20.40.60.81\nBattery□Current□- AVBAT\nIBAT\n0123456789\n0 1 2 3 4 5\nt□-□Time□-□mSVoltage□-□V\nVPGVIN\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nMeasured\nusing\nthe\ntypical\napplication\ncircuit\nshown\npreviously.\nTHERMAL\nLOOP\nOPERATION\nWITH\nPOWERPAD\nATTACHED\nTHERMAL\nLOOP\nAND\nDTC\nOPERATION\nFigure\n1.\nFigure\n2.\nPACK\nREMOVAL\nTRANSIENT\nINPUT\nOVP\nRECOVERY\nTRANSIENTS\nFigure\n3.\nFigure\n4.\nPG\nDEGLITCH\nTIME\nFigure\n5.\n7\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n47.54848.54949.55050.55151.55252.5\n3 3.20 3.40 3.60 3.80 4\nBattery□Voltage□-□VCharge□Current□-□mA0°C25°C\n85°C \n9509559609659709759809859909951000\n3 3.20 3.40 3.60 3.80 4\nBattery□Voltage□-□VCharge□Current□-□mA0°C25°C\n85°C \n100100.5101101.5102102.5103103.5104104.5105\n2 2.20 2.40 2.60 2.80 3\nBattery□Voltage□-□VCharge□Current□-□mA25°C85°C\n0°C \n300310320330340350360370380390400\n25 35 45 55 65 75 85 95 105 115 125\nBattery□Charge□Current□-KSET□- A/A0°C\n25°C85°C \n4.1864.1884.1904.1924.1944.1964.1984.2004.202\n4.5 6.5 8.5 10.5 12.5 14.5 16.5\nInput□Voltage□-□VBattery□Voltage□-□V0°C\n25°C\n85°C \n320325330335340345350\n0 100 200 300 400 500 600 700 800 900 1000\nBattery□Charge□Current□-□mAKSET□- A/A0°C\n25°C85°C \n0.2000.2250.2500.2750.3000.3250.3500.3750.400\n-15 5 25 45 65 85 105 125\nT -□Temperature□-□°CAV-□Droput□Voltage□-□V\n(DO) \n bq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nTYPICAL\nOPERATING\nCHARACTERISTICS\n(continued)\nMeasured\nusing\nthe\ntypical\napplication\ncircuit\nshown\npreviously.\nPRE-CHARGE\nCURRENT\nFAST-CHARGE\nCURRENT\nFAST-CHARGE\nCURRENT\nvs\nvs\nvs\nBATTERY\nVOLTAGE\nBATTERY\nVOLTAGE\nBATTERY\nVOLTAGE\nFigure\n6.\nHIGH\nCHARGE\nRATE\nFigure\n7.\nHIGH\nCHARGE\nRATE\nFigure\n8.\nLOW\nCHARGE\nRATE\nKSET\nLINEARITY\nKSET\nLINEARITY\nBATTERY\nREGULATION\nVOLTAGE\nvs\nvs\nvs\nCHARGE\nCURRENT\nCHARGE\nCURRENT\nINPUT\nVOLTAGE\nFigure\n9.\n2.0\n<\nV\n(BAT)\n<\n3.0\nV\nFigure\n10.\n3.0\n<\nV\n(BAT)\n<\n4.0\nV\nFigure\n11.\nDROPOUT\nVOLTAGE\nvs\nTEMPERATURE\nFigure\n12.\n8\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n FUNCTIONAL\nDESCRIPTION\nBattery□Voltage,\nV(BAT)Charge\nComplete\nStatus,\nCharger\nOffVoltage□Regulation□and\nCharge□Termination\nPhase\nPRE-CHARGE\nCURRENT AND\nTERMINATION\nTHRESHOLDBattery□Current,\nI(BAT)\nDONEDONE\nT(CHG)VO(REG)\nFAST-CHARGE\nCURRENT\nI IO(PRECHG), (TERM)IO(OUT)Current\nRegulation\nPhasePre-\nConditioning\nPhase\nv(LOWV)\nT(PRECHG)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nThe\ncharge\ncurrent\nis\nprogrammable\nusing\nexternal\ncomponents\n(R\nISET\nresistor).\nThe\ncharge\nprocess\nstarts\nwhen\nan\nexternal\ninput\npower\nis\nconnected\nto\nthe\nsystem,\nthe\ncharger\nis\nenabled\nby\nCE\n=\nLO\nand\nthe\nbattery\nvoltage\nis\nbelow\nthe\nrecharge\nthreshold,\nV(BAT)\n<\nV\n(RCH)\n.\nWhen\nthe\ncharge\ncycle\nstarts\na\nsafety\ntimer\nis\nactivated,\nif\nthe\nsafety\ntimer\nfunction\nis\nenabled.\nThe\nsafety\ntimer\ntimeout\nvalue\nis\nset\nby\nan\nexternal\nresistor\nconnected\nto\nTMR\npin.\nWhen\nthe\ncharger\nis\nenabled\ntwo\ncontrol\nloops\nmodulate\nthe\nbattery\nswitch\ndrain\nto\nsource\nimpedance\nto\nlimit\nthe\nBAT\npin\ncurrent\nto\nthe\nprogrammed\ncharge\ncurrent\nvalue\n(charge\ncurrent\nloop)\nor\nto\nregulate\nthe\nBAT\npin\nvoltage\nto\nthe\nprogrammed\ncharge\nvoltage\nvalue\n(charge\nvoltage\nloop).\nIf\nV(BAT)\n<\nV(LOWV)\n(3\nV\ntypical)\nthe\nBAT\npin\ncurrent\nis\ninternally\nset\nto\n10%\nof\nthe\nprogrammed\ncharge\ncurrent\nvalue.\nA\ntypical\ncharge\nprofile\nis\nshown\nbelow,\nfor\nan\noperation\ncondition\nthat\ndoes\nnot\ncause\nthe\nIC\njunction\ntemperature\nto\nexceed\nT\nJ(REG)\n,\n(112\n°\nC\ntypical).\nFigure\n13.\nCharging\nProfile\nWith\nT\nJ(REG)\nIf\nthe\noperating\nconditions\ncause\nthe\nIC\njunction\ntemperature\nto\nexceed\nT\nJ(REG)\n,\nthe\ncharge\ncycle\nis\nmodified,\nwith\nthe\nactivation\nof\nthe\nintegrated\nthermal\ncontrol\nloop.\nThe\nthermal\ncontrol\nloop\nis\nactivated\nwhen\nan\ninternal\nvoltage\nreference,\nwhich\nis\ninversely\nproportional\nto\nthe\nIC\njunction\ntemperature,\nis\nlower\nthan\na\nfixed,\ntemperature\nstable\ninternal\nvoltage.\nThe\nthermal\nloop\noverrides\nthe\nother\ncharger\ncontrol\nloops\nand\nreduces\nthe\ncharge\ncurrent\nuntil\nthe\nIC\njunction\ntemperature\nreturns\nto\nT\nJ(REG)\n,\neffectively\nregulating\nthe\nIC\njunction\ntemperature.\n9\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nOUT\nISETIN\nBATTERY\nSWITCH\nSystem□Voltage\nRegulation□LoopI /□K(BAT) (SET)Thermal\nLoopVTJVREF\nVO(REG)I(BAT)\nV(BAT)\nBAT \nPRE-CHARGE\nCURRENT AND\nTERMINATION\nTHRESHOLDFAST-CHARGE\nCURRENT\nT(PRECHG)Charge\nComplete\nStatus,\nCharger\nOffPre-\nConditioning\nPhaseCurrent\nRegulation\nPhaseVoltage□Regulation□and\nCharge□Termination\nPhase\nBattery\nVoltage,\nV(BAT)Battery□Current,\nI(BAT)DONEThermal\nRegulation\nPhase\ntemperature , TjIO(OUT)\nT(THREG)I IO(PRECHG), (TERM)VO(REG)\nVO(LOWV)\nDONE T(CHG) \n bq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n14.\nThermal\nRegulation\nCircuit\nA\nmodified\ncharge\ncycle,\nwith\nthe\nthermal\nloop\nactive,\nis\nshown\nin\nFigure\n15\n.\nFigure\n15.\nCharge\nProfile,\nThermal\nLoop\nActive\n10\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n FUNCTIONAL\nBLOCK\nDIAGRAM\nSTAT1OUTIN\nVSSCE\nSTAT2Recharge\nPrecharge\nTerminateISET\nCHARGE\nCONTROL,\nTIMER□and\nDISPLAY LOGICV(OUT)\nVO(REG)\nV(SET)V(ISET)\nREFERENCE\nAND\nBIAS\nTDGL(RCH)\nDeglitch\nV(ISET)Thermal\nShutdownV(IN)\nSuspendInput□Power\nDetectedCHG□ENABLEV(IN)\nTDGL(TERM)\nDeglitchInternal\nVoltage\nReferences\nV(RCH)I(DETECT) I(FAULT)\nTDGL(INDT)\nDeglitchV(OUT)+V IN(DT)V(IN)TJ(REG)TJ\nTMRDynamically\nControlled\nOscillator\nPGTimer\nDisable\nV(LOW)\nV(TERM )I(OUT)\nIOUT)□/ K (SET)\nTDGL(CHOVC)\nDeglitchVOC\ncurrent\nPOR\nTDGL(OVP)\nDeglitchV(IN)VTMR(OFF)\nInput□Over -VoltageV(SET) , V(PRECHG )V(PRECHG )PRE_CHARGE\nV(IN)\nTS\n+\n-\n+\n-\n+\n-\n+\n--+\n-\n+\n-V(IN)\nBATTERY ABSENT□DETECTION\nAND□SHORT□RECOVERY\nBATBACKGATE□BIAS\n+\n-\n++\n-\nTimer\nFaultOver_\nV(OVP)V(IN)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\n11\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n APPLICATION\nCIRCUITS\nIN\nSTAT1 CEOUTLi-Ion□or□Li-Pol\nBattery□Pack\n+\nPack-Pack+\nSTAT2\nVss ISETPGRED\nGREEN\nRSETTMRRTMR1\n2\n3\n4\n5 678910\nBAT\nCharge□Enable\nand□Power□GoodInput□PowerIN\nSTAT1 TSOUTLi-Ion□or□Li-Pol\nBattery□Pack\n+\nPack-Pack+\nTEMPSTAT2\nVss ISETPG\nRISETTMRRTMR1\n2\n3\n4\n5 678910\nBAT\nPower\nGoodInput□Powerbq24060/64\nR2\n1.5□k /c87C3\n4.7 F/c109R1\n1.5□k /c87\n1.13□k /c8749.9□k /c87\nR2\n1.5□k /c87R1\n1.5□k /c872.2 F/c109\nRT2\n33.2□k /c87RT1\n10□k /c87\nbq24061\n200 /c87\n0.47 F /c109200 /c87\n0.47 F /c109\n1 F/c109R8C2\nC1RED\nGREEN\nR8C2\nC1\nIN\nSTAT1 TEOUTLi-Ion□or□Li-Pol\nBattery□Pack\n+\nPack-Pack+\nSTAT2\nVss ISETCE\nRSETTMRRTMR1\n2\n3\n4\n5 678910\nBAT\nCharge□and\nTermination□EnableInput□Power\nR2\n1.5□k /c87C2\n1 F/c109 R1\n1.5□k /c87\n1.13□k /c87bq24063\n49.9□k /c87200 /c87\n0.47 F /c109RED\nGREENR8\nC149.9□k /c87\n1.13□k /c87C3\n4.7 F/c109\nC3\n4.7 F/c109\nOPERATING\nMODES\nPower\nDown\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nThe\ntypical\napplication\ndiagrams\nshown\nhere\nare\nconfigured\nfor\n750\nmA\nfast\ncharge\ncurrent,\n75\nmA\npre-charge\ncurrent,\n5\nhour\nsafety\ntimer\nand\n30\nmin\npre-charge\ntimer.\nNOTE:\nTemp\nwindow\nset\nbetween\n0\n°\nC\nand\n45\n°\nC\nfor\napplication\nw/TS\npin.\nFigure\n16.\nApplication\nCircuits\nThe\nbq2406x\nfamily\nis\nin\na\npower-down\nmode\nwhen\nthe\ninput\npower\nvoltage\n(IN)\nis\nbelow\nthe\npower-down\nthreshold\nV\n(PDWN)\n.\nDuring\nthe\npower\ndown\nmode\nall\nIC\nfunctions\nare\noff,\nand\nthe\nhost\ncommands\nat\nthe\ncontrol\npins\nare\nnot\ninterpreted.\nThe\nintegrated\npower\nmosfet\nconnected\nbetween\nIN\nand\nOUT\npins\nis\noff,\nthe\nstatus\noutput\npins\nSTAT1\nand\nSTAT2\nare\nset\nto\nhigh\nimpedance\nmode\nand\nPG\noutput\nis\nset\nto\nthe\nhigh\nimpedance\nstate.\n12\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Sleep\nMode\nOvervoltage\nLockout\nStand-By\nMode\nBegin\nCharge\nMode\nCharging\nMode\nSuspend\nMode\nLDO\nMode\nOperation\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nThe\nbq2406x\nenters\nthe\nsleep\nmode\nwhen\nthe\ninput\npower\nvoltage\n(IN)\nis\nabove\nthe\npower\ndown\nthreshold\nV(PDWN)\nbut\nstill\nlower\nthan\nthe\ninput\npower\ndetection\nthreshold,\nV(IN)\n<\nV(OUT)\n+\nV\nIN(DT)\n.\nDuring\nthe\nsleep\nmode\nthe\ncharger\nis\noff,\nand\nthe\nhost\ncommands\nat\nthe\ncontrol\npins\nare\nnot\ninterpreted.\nThe\nintegrated\npower\nmosfet\nconnected\nbetween\nIN\nand\nOUT\npins\nis\noff,\nthe\nstatus\noutput\npins\nSTAT1\nand\nSTAT2\nare\nset\nto\nthe\nhigh\nimpedance\nstate\nand\nthe\nPG\noutput\nindicates\ninput\npower\nnot\ndetected.\nThe\nsleep\nmode\nis\nentered\nfrom\nany\nother\nstate,\nif\nthe\ninput\npower\n(IN)\nis\nnot\ndetected.\nThe\ninput\npower\nis\ndetected\nwhen\nthe\ninput\nvoltage\nV(IN)\n>\nV(OUT)\n+\nV\nIN(DT)\n.\nWhen\nthe\ninput\npower\nis\ndetected\nthe\nbq2460x\ntransitions\nfrom\nthe\nsleep\nmode\nto\nthe\npower-on-reset\nmode.\nIn\nthis\nmode\nof\noperation\nan\ninternal\ntimer\nT\n(POR)\nis\nstarted\nand\ninternal\nblocks\nare\nreset\n(power-on-reset).\nUntil\nthe\ntimer\nexpires\nthe\nSTAT1\nand\nSTAT2\noutputs\nindicate\ncharger\nOFF,\nand\nthe\nPG\noutput\nindicates\nthe\ninput\npower\nstatus\nas\nnot\ndetected.\nAt\nthe\nend\nof\nthe\npower-on-reset\ndelay\nthe\ninternal\ncomparators\nare\nenabled,\nand\nthe\nSTAT1,\nSTAT2\nand\nPG\npins\nare\nactive.\nIn\nthe\nbq24061/63\nthe\nstand-by\nmode\nis\nstarted\nat\nthe\nend\nof\nthe\npower-on-reset\nphase,\nif\nthe\ninput\npower\nis\ndetected\nand\nCE\n=\nHI.\nIn\nthe\nstand-by\nmode\nselected\nblocks\nin\nthe\nIC\nare\noperational,\nand\nthe\ncontrol\nlogic\nmonitors\nsystem\nstatus\nand\ncontrol\npins\nto\ndefine\nif\nthe\ncharger\nwill\nset\nto\non\nor\noff\nmode.\nThe\nquiescent\ncurrent\nrequired\nin\nstand-by\nmode\nis\n100\nµ\nA\ntypical.\nIf\nthe\nCE\npin\nis\nnot\navailable\nthe\nbq2406x\nenters\nthe\nbegin\ncharge\nmode\nat\nthe\nend\nof\nthe\npower-on-reset\nphase.\nAll\nblocks\nin\nthe\nIC\nare\npowered\nup,\nand\nthe\nbq2406x\nis\nready\nto\nstart\ncharging\nthe\nbattery\npack.\nA\nnew\ncharge\ncycle\nis\nstarted\nwhen\nthe\ncontrol\nlogic\ndecides\nthat\nall\nconditions\nrequired\nto\nenable\na\nnew\ncharge\ncycle\nare\nmet.\nDuring\nthe\nbegin\ncharge\nphase\nall\ntimers\nare\nreset,\nafter\nthat\nthe\nIC\nenters\nthe\ncharging\nmode.\nWhen\nthe\ncharging\nmode\nis\nactive\nthe\nbq2406x\nexecutes\nthe\ncharging\nalgorithm,\nas\ndescribed\nin\nthe\noperational\nflow\nchart,\nFigure\n17\n.\nThe\nsuspend\nmode\nis\nentered\nwhen\nthe\npack\ntemperature\nis\nnot\nwithin\nthe\nvalid\ntemperature\nrange.\nDuring\nthe\nsuspend\nmode\nthe\ncharger\nis\nset\nto\noff,\nbut\nthe\ntimers\nare\nnot\nreset.\nThe\nnormal\ncharging\nmode\nresumes\nwhen\nthe\npack\ntemperature\nis\nwithin\nrange.\nThe\nLDO\nMode\n(TMR\npin\nopen\ncircuit)\ndisables\nthe\ncharging\ntermination\ncircuit,\ndisables\nthe\nbattery\ndetect\nroutine\nand\nholds\nthe\nsafety\ntimer\nclock\nin\nreset.\nThis\nis\noften\nused\nfor\noperation\nwithout\na\nbattery\nor\nin\nproduction\ntesting.\nThis\nmode\nis\ndifferent\nthan\na\ntypical\nLDO\nsince\nit\nhas\ndifferent\nmodes\nof\noperation,\nand\ndelivers\nless\ncurrent\nat\nlower\noutput\nvoltages.\nSee\nFigure\n24\nfor\nthe\noutput\ncurrent\nversus\nthe\noutput\nvoltage.\nNote\nthat\na\nload\non\nthe\noutput\nprior\nto\npowering\nthe\ndevice\nmay\nkeep\nthe\npart\nin\nshort-circuit\nmode.\nAlso,\nduring\nnormal\noperation,\nexceeding\nthe\nprogrammed\nfast\ncharge\nlevel\ncauses\nthe\noutput\nto\ndrop,\nfurther\nrestricting\nthe\noutput\npower,\nand\nsoon\nends\nup\nin\nshort-circuit\nmode.\nOperation\nwith\na\nbattery\nor\nkeeping\nthe\naverage\nload\ncurrent\nbelow\nthe\nprogrammed\ncurrent\nlevel\nprevents\nthis\ntype\nof\nlatch\nup.\nThe\nout\npin\ncurrent\ncan\nbe\nmonitored\nvia\nthe\nISET\npin.\nIf\nin\nLDO\nmode\nwithout\na\nbattery\npresent,\nIt\nis\nrecommended\nthat\na\n200-\nΩ\nfeedback\nresistor,\nR8,\nbe\nused,\nsee\nFigure\n16\n.\n13\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n STATE\nMACHINE\nDIAGRAM\nV(OUT)\n<V(LOWV)Yes\nNo\nT(PRCH)\nExpired?NoOR\nTimers□disabled\nYes\nIndicate□FaultFault□ConditionYesAND\nTimers□enabledNo\nYes\nT(CHG)Expired?\nNoOR\ntimers□disabledIndicate□Charge-\nIn-ProgressRegulate\nIO(PRECHG)\nIndicate□Charge -\nIn-ProgressRegulate□Current\nor□VoltageReset T (CHG)\nT(PRCH) ON\nReset T (PRCH)\nT(CHG) ON\nNoYesAND\ntimers□enabled\nV(OUT)\n<V(LOWV)\nNo\nYesYesV(OUT)\n<V(LOWV)\nITERM\ndetection?\nYesAND\ntermination\nenabledV(OUT)\n> V (RCH)?\nEnable□I FAULT\ncurrent\nV(OUT)\n> V (RCH)?No\nYes\nDisable□I FAULT\ncurrentYes\nIndicate\nTerminationTermination\nANY\nSTATEANY\nSTATEVI(BAT)< V (RCH)\nVI(BAT)<V(LOWV) No\nYesEnable□I (DETECT) for\nt(DETECT)Yes\nVI(BAT)> V (RCH)Apply□IO(PRECHG) for\nt(DETECT)\nNoYesNo\nTurn□off□charger ,\nIndicate\nCharge□done\nReset□timersDoneNo\nOR\ntermination\ndisabledGO TO\nBegin□ChargeBattery□Present\nCharge□Off\nT Fault(DETECT)Battery Absent\nT(POR)\nExpired?\nNoTurn□off□charger ,\nSTATn□and□PG\nset□to□HI-Z,\nreset□timersPower-on-reset\nV(IN) > V (POR)\nAll□IC□functions□off\nSTATn□and□PG\nset□to□HI-ZPower□downTurn□off□charger ,\nSTATn , /PG□set□to\nHI-Z , monitor\ninput□powerSleepV(IN) > V(POR) AND\nV(IN) > V(OUT)+V IN(DT)STATn□set□to□HI-Z,\nupdate /PG□status,\nenable□control□logicStand-by /CE=HI□OR\nV(IN)>V(OVP)\n[V(IN) -V(OUT)] <\n[VIN(DT) - VHYS(INDT) ]\nV(IN) < V (POR)/CE=LO AND\n[V(BAT)+V (INDT) ]\n< V(IN) <\nV(OVP)\nReset ALL TImersBegin□ChargeSuspend\nSet□Charge□Off ,\nStop□timers,\nKeep□timer□count ,\nSTATn=Hi-ZV(TS) >V (TS2)OR\nV(TS) < V (TS1)\nV(TS) < V (TS2) AND\nV(TS) > V (TS1)CHARGING\nSTART-UPBATTERY\nDETECTION\nFAULT\nRECOVERYSuspend\nSet□Charge□Off ,\nStop□timers,\nKeep□timer□count ,\nSTATn=Hi-ZV(TS) >V (TS2 )OR\nV(TS) < V (TS 1)\nV(TS) < V (TS2) AND\nV(TS) > V (TS1)\nANY\nSTATERECHARGE\nDETECTION\nVDETECT\nENABLED\nYesNoV(OUT) <V (SC)Enable□I O(SHORT)\ncurrent\nT(PRCH) OFFYesANY\nSTATE\nNo\nANY\nSTATEV(TS) >V (TS2)OR\nV(TS) < V (TS1)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n17.\nOperational\nFlow\nChart\n14\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n CONTROL\nLOGIC\nOVERVIEW\nTEMPERATURE\nQUALIFICATION\n(Applies\nonly\nto\nversions\nwith\nTS\npin\noption)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nAn\nexternal\nhost\ncan\nenable\nor\ndisable\nthe\ncharging\nprocess\nusing\na\ndedicated\ncontrol\npin,\nCE\n.\nA\nlow-level\nsignal\non\nthis\npin\nenables\nthe\ncharge,\nand\na\nhigh-level\nsignal\ndisables\nthe\ncharge.\nThe\nbq2460x\nis\nin\nstand-by\nmode\nwith\nCE\n=\nHI.\nWhen\nthe\ncharger\nfunction\nis\nenabled\n(\nCE\n=\nLO)\na\nnew\ncharge\nis\ninitiated.\nTable\n1\ndescribes\nthe\ncharger\ncontrol\nlogic\noperation,\nin\nbq2460x\nversions\nwithout\nthe\nTS\npin\nthe\npack\ntemp\nstatus\nis\ninternally\nset\nto\nOK.\nTable\n1.\nControl\nLogic\nFunctionality\nbq2460X\nCE\nINPUT\nTIMER\nOUTPUT\nTERMINATION\nPACK\nTHERMAL\nPOWER\nCHARGER\nOPERATION\nPOWER\nFAULT\nSHORT\n(latched)\nTEMP\nSHUTDOWN\nDOWN\nPOWER\nMODE\n(latched)\nCIRCUIT\nSTAGE\nPOWER\nLO\nLow\nX\nX\nX\nX\nX\nYes\nOFF\nDOWN\nSLEEP\nX\nNot\nX\nX\nX\nX\nX\nNo\nOFF\nDetected\nSTANDBY\nHI\nDetected\nX\nX\nX\nX\nX\nNo\nOFF\nSEE\nSTATE\nLO\nDetected\nX\nYes\nX\nX\nX\nNo\nDIAGRAM\nLO\nDetected\nNo\nNo\nYes\nX\nX\nNo\nOFF\nLO\nDetected\nYes\nNo\nNo\nX\nX\nNo\nIFAULT\nLO\nDetected\nNo\nNo\nYes\nAbsent\nT\nJ\n<\nT\nSHUT\nNo\nIDETECT\nLO\nDetected\nNo\nNo\nNo\nHot\nor\nT\nJ\n<\nT\nSHUT\nNo\nOFF\nCold\nLO\nDetected\nNo\nNo\nNo\nOk\nT\nJ\n<\nT\nSHUT\nNo\nOFF\nLO\nOver\nNo\nNo\nNo\nOk\nT\nJ\n<\nT\nSHUT\nNo\nOFF\nVoltage\nCHARGING\nLO\nDetected\nNo\nNo\nNo\nOk\nT\nJ\n<\nT\nSHUT\nNo\nON\nIn\nboth\nSTANDBY\nand\nSUSPEND\nmodes\nthe\ncharge\nprocess\nis\ndisabled.\nIn\nthe\nSTANDBY\nmode\nall\ntimers\nare\nreset;\nin\nSUSPEND\nmode\nthe\ntimers\nare\nheld\nat\nthe\ncount\nstored\nwhen\nthe\nsuspend\nmode\nwas\nset.\nThe\ntimer\nfault,\ntermination\nand\noutput\nshort\ncircuit\nvariables\nshown\nin\nthe\ncontrol\nlogic\ntable\nare\nlatched\nin\nthe\ndetection\ncircuits,\noutside\nthe\ncontrol\nlogic.\nRefer\nto\nthe\ntimers,\ntermination\nand\nshort\ncircuit\nprotection\nsections\nfor\nadditional\ndetails\non\nhow\nthose\nlatched\nvariables\nare\nreset.\nThe\nbq2406x\ndevices\ncontinuously\nmonitor\nthe\nbattery\ntemperature\nby\nmeasuring\nthe\nvoltage\nbetween\nthe\nTS\nand\nVSS\npins.\nThe\nIC\ncompares\nthe\nvoltage\non\nthe\nTS\npin\nagainst\nthe\ninternal\nV\n(TS1)\nand\nV\n(TS2)\nthresholds\nto\ndetermine\nif\ncharging\nis\nallowed.\nOnce\na\ntemperature\noutside\nthe\nV\n(TS1)\nand\nV\n(TS2)\nthresholds\nis\ndetected\nthe\nIC\nimmediately\nsuspends\nthe\ncharge.\nThe\nIC\nsuspends\ncharge\nby\nturning\noff\nthe\npower\nFET\nand\nholding\nthe\ntimer\nvalue\n(i.e.,\ntimers\nare\nNOT\nreset).\nCharge\nis\nresumed\nwhen\nthe\ntemperature\nreturns\nto\nthe\nnormal\nrange.\n15\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nNormal□Temperature\nCharge□Range\nV\n0.3*□VC(TS1)\nIN\nCharge□SuspendCharge□SuspendVIN\nV\n0.6*□VC(TS2)\nIN \nRT2/C00432.5 RTCRTH\nRTC/C00423.5 RTH (1)\nRT1/C00437 RTHRT2\n3/C0426RTH/C0041RT2/C0427\n(2)\nINPUT\nOVERVOLTAGE\nDETECTION,\nPOWER\nGOOD\nSTATUS\nOUTPUT\nCHARGE\nSTATUS\nOUTPUTS\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n18.\nBattery\nTemperature\nQualification\nWith\nNTC\nThermistor\nThe\nexternal\nresistors\nR\nT1\nand\nR\nT2\n(see\napplication\ndiagram)\nenable\nselecting\na\ntemperature\nwindow.\nIf\nR\nTC\nand\nR\nTH\nare\nthe\nthermistor\nimpedances\nfor\nthe\nCold\nand\nHot\nthresholds\nthe\nvalues\nfor\nR\nT1\nand\nR\nT2\ncan\nbe\ncalculated\nas\nfollows,\nfor\na\nNTC\n(negative\ntemperature\ncoefficient)\nthermistor.\nSolve\nfor\nR\nT2\nfirst\nand\nsubstitute\ninto\nR\nT1\nequation.\nApplying\na\nfixed\nvoltage,\n1/2\nVin\n(50%\nresistor\ndivider\nfrom\nVin\nto\nground),\nto\nthe\nTS\npin\nto\ndisable\nthe\ntemperature\nsensing\nfeature.\nThe\ninput\npower\ndetection\nstatus\nfor\npin\nIN\nis\nshown\nat\nthe\nopen\ncollector\noutput\npin\nPG\n.\nTable\n2.\nInput\nPower\nDetection\nStatus\nINPUT\nPOWER\nDETECTION\n(IN)\nPG\nSTATE\nNOT\nDETECTED\nHigh\nimpedance\nDETECTED,\nNO\nOVERVOLTAGE\nLO\nDETECTED,\nOVERVOLTAGE\nHigh\nimpedance\nThe\nbq2406x\ndetects\nan\ninput\novervoltage\nwhen\nV(IN)\n>\nV\n(OVP)\n.\nWhen\nan\novervoltage\nprotection\nis\ndetected\nthe\ncharger\nfunction\nis\nturned\noff\nand\nthe\nbq2460x\nis\nset\nto\nstandby\nmode\nof\noperation.\nThe\nOVP\ndetection\nis\nnot\nlatched,\nand\nthe\nIC\nreturns\nto\nnormal\noperation\nwhen\nthe\nfault\ncondition\nis\nremoved.\nThe\nopen-collector\nSTAT1\nand\nSTAT2\noutputs\nindicate\nvarious\ncharger\noperations\nas\nshown\nin\nTable\n3\n.\nThese\nstatus\npins\ncan\nbe\nused\nto\ndrive\nLEDs\nor\ncommunicate\nto\nthe\nhost\nprocessor.\nNote\nthat\nOFF\nindicates\nthe\nopen-collector\ntransistor\nis\nturned\noff.\nWhen\ntermination\nis\ndisabled\n(TMR\npin\nfloating\nor\nTE\n=\nHi,\nbq24063)\nthe\nDone\nstate\nis\nnot\navailable;\nthe\nstatus\nLEDs\nindicate\nfast\ncharge\nif\nV\nBAT\n>\nV\nLOWV\nand\nprecharge\nif\nV\nBAT\n<\nV\nLOWV\n.\nThe\navailable\noutput\ncurrent\nis\na\nfunction\nof\nthe\nOUT\npin\nvoltage,\nSee\nFigure\n24\n.\n16\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n BATTERY\nCHARGING:\nCONSTANT\nCURRENT\nPHASE\nI(OUT)/C0043IO(OUT)/C0043V(SET)/C0032KSET)\nRISET\n(3)\nI(OUT)/C0043I(PRECHG)/C0043V(PRECHG)/C0032KSET)\nRISET/C0088IO(OUT)\n10\n(4)\nCHARGE\nCURRENT\nTRANSLATOR\nV(ISET)/C0043I(OUT)/C0032RISET\nK(SET)\n(5)\nBATTERY\nVOLTAGE\nREGULATION\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nTable\n3.\nCharge\nStatus\n(1)\nCharge\nState\nSTAT1\nSTAT2\nPrecharge\nin\nprogress\nON\nON\nFast\ncharge\nin\nprogress\nON\nOFF\nDone\n(termination\nenabled\nonly)\nOFF\nON\nCharge\nSuspend\n(temperature)\nTimer\nFault\nCharger\noff\nOFF\nOFF\nSelected\nInput\npower\novervoltage\ndetected\nBattery\nabsent\nBatteryshort\n(1)\nPulse\nloading\non\nthe\nOUT\npin\nmay\ncause\nthe\nIC\nto\ncycle\nbetween\nDone\nand\ncharging\nstates\n(LEDs\nFlashing\n)\nThe\nbq2406x\nfamily\noffers\non-chip\ncurrent\nregulation.\nThe\ncurrent\nregulation\nis\ndefined\nby\nthe\nvalue\nof\nthe\nresistor\nconnected\nto\nISET\npin.\nDuring\na\ncharge\ncycle\nthe\nfast\ncharge\ncurrent\nI\nO(OUT)\nis\napplied\nto\nthe\nbattery\nif\nthe\nbattery\nvoltage\nis\nabove\nthe\nV\n(LOWV)\nthreshold\n(2.95\nV\ntypical):\nWhere\nK\n(SET)\nis\nthe\noutput\ncurrent\nset\nfactor\nand\nV\n(SET)\nis\nthe\noutput\ncurrent\nset\nvoltage.\nDuring\na\ncharge\ncycle\nif\nthe\nbattery\nvoltage\nis\nbelow\nthe\nV\n(LOWV)\nthreshold\na\npre-charge\ncurrent\nI\n(PRECHG)\nis\napplied\nto\nthe\nbattery.\nThis\nfeature\nrevives\ndeeply\ndischarged\ncells.\nWhere\nK\n(SET)\nis\nthe\noutput\ncurrent\nset\nfactor\nand\nV\n(PRECHG)\nis\nthe\nprecharge\nset\nvoltage.\nAt\nlow\nconstant\ncurrent\ncharge\ncurrents,\nless\nthan\n350\nmA,\nit\nis\nrecommended\nthat\na\n0.47-\nµ\nF\ncapacitor\nbe\nplaced\nbetween\nthe\nISET\nand\nBAT\npins\nto\ninsure\nstability,\nsee\nFigure\n16\n.\nWhen\nthe\ncharge\nfunction\nis\nenabled\ninternal\ncircuits\ngenerate\na\ncurrent\nproportional\nto\nthe\ncharge\ncurrent\nat\nthe\nISET\npin.\nThis\ncurrent,\nwhen\napplied\nto\nthe\nexternal\ncharge\ncurrent\nprogramming\nresistor\nR\nISET\ngenerates\nan\nanalog\nvoltage\nthat\ncan\nbe\nmonitored\nby\nan\nexternal\nhost\nto\ncalculate\nthe\ncurrent\nsourced\nfrom\nthe\nOUT\npin.\nThe\nbattery\npack\nvoltage\nis\nsensed\nthrough\nthe\nBAT\npin,\nwhich\nis\ntied\ndirectly\nto\nthe\npositive\nside\nof\nthe\nbattery\npack.\nThe\nbq2406x\nmonitors\nthe\nbattery\npack\nvoltage\nbetween\nthe\nBAT\nand\nVSS\npins.\nWhen\nthe\nbattery\nvoltage\nrises\nto\nV\nO(REG)\nthreshold\nthe\nvoltage\nregulation\nphase\nbegins\nand\nthe\ncharging\ncurrent\nbegins\nto\ntaper\ndown.\nThe\nvoltage\nregulation\nthreshold\nV\nO(REG)\nis\nfixed\nby\nan\ninternal\nIC\nvoltage\nreference.\n17\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n PRE-CHARGE\nTIMER\nTHERMAL\nPROTECTION\nLOOP\nTHERMAL\nSHUTDOWN\nAND\nPROTECTION\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nThe\nbq2406x\nfamily\nactivates\nan\ninternal\nsafety\ntimer\nduring\nthe\nbattery\npre-conditioning\nphase.\nThe\ncharge\nsafety\ntimer\ntime-out\nvalue\nis\nset\nby\nthe\nexternal\nresistor\nconnected\nto\nTMR\npin,\nR\nTMR\nand\nthe\ntimeout\nconstants\nK\n(PCHG)\nand\nT\n(CHG)\n:\nT\n(PCHG)\n=\nK\n(PCHG)\n×\nT\n(CHG)\nThe\npre-charge\ntimer\noperation\nis\ndetailed\nin\nTable\n4\n.\nTable\n4.\nPre-Charge\nTimer\nOperational\nModes\nbq2460X\nMODE\nV(OUT)\n>\nV\n(LOWV)\nPRE-CHARGE\nTIMER\nMODE\nSTANDBY\n(\nCE\n=\nHi)\nX\nRESET\nCHARGING\nYes\nRESET\nSUSPEND\n(TS\nout\nof\nrange)\nYes\nRESET\nSUSPEND\n(TS\nout\nof\nrange)\nNo\nHold\nCHARGING,\nTMR\nPIN\nNOT\nOPEN\nNo\nCOUNTING,\nEXTERNAL\nPROGRAMMED\nRATE\nCHARGING,\nTMR\nPIN\nOPEN\nX\nRESET\nIn\nSUSPEND\nmode\nthe\npre-charge\ntimer\nis\nput\non\nhold\n(i.e.,\npre-charge\ntimer\nis\nnot\nreset),\nnormal\noperation\nresumes\nwhen\nthe\ntimer\nreturns\nto\nthe\nnormal\noperating\nmode\n(COUNTING).\nIf\nV(BAT)\ndoes\nnot\nreach\nthe\ninternal\nvoltage\nthreshold\nV\n(LOWV)\nwithin\nthe\npre-charge\ntimer\nperiod\na\nfault\ncondition\nis\ndetected,\nthe\ncharger\nis\nturned\noff\nand\nthe\npre-charge\nsafety\ntimer\nfault\ncondition\nis\nlatched.\nWhen\nthe\npre-charge\ntimer\nfault\nlatch\nis\nset\nthe\ncharger\nis\nturned\noff.\nUnder\nthose\nconditions\na\nsmall\ncurrent\nI\nFAULT\nis\napplied\nto\nthe\nOUT\npin,\nas\nlong\nas\ninput\npower\n(IN)\nis\ndetected\nAND\nV(OUT)\n<\nV\n(LOWV)\n,\nas\npart\nof\na\ntimer\nfault\nrecovery\nprotocol.\nThis\ncurrent\nallows\nthe\noutput\nvoltage\nto\nrise\nabove\nthe\npre-charge\nthreshold\nV\n(LOWV)\n,\nresetting\nthe\npre-charge\ntimer\nfault\nlatch\nwhen\nthe\npack\nis\nremoved.\nTable\n5\nfurther\ndetails\nthe\npre-charge\ntimer\nfault\nlatch\noperation.\nTable\n5.\nPre-Charge\nTimer\nLatch\nFunctionality\nPRE-CHARGE\nTIMER\nFAULT\nENTERED\nWHEN\nPRE-CHARGE\nTIMER\nFAULT\nLATCH\nRESET\nAT\nCE\nrising\nedge\nor\nOVP\ndetected\nPre-charge\ntimer\ntimeout\nAND\nV(OUT)\n>\nV\n(LOW\nV)\nInput\npower\nremoved\n(not\ndetected)\nTimer\nfunction\ndisabled\nAn\ninternal\ncontrol\nloop\nmonitors\nthe\nbq2406x\njunction\ntermperature\n(T\nJ\n)\nto\nensure\nsafe\noperation\nduring\nhigh\npower\ndissipations\nand\nor\nincreased\nambient\ntemperatures.\nThis\nloop\nmonitors\nthe\nbq2406x\njunction\ntemperature\nand\nreduces\nthe\ncharge\ncurrent\nas\nnecessary\nto\nkeep\nthe\njunction\ntemperature\nfrom\nexceeding,\nT\nJ(REG)\n,\n(112\n°\nC,\ntypical).\nThe\nbq2406x\'s\nthermal\nloop\ncontrol\ncan\nreduce\nthe\ncharging\ncurrent\ndown\nto\n~200mA\nif\nneeded.\nIf\nthe\njunction\ntemperature\ncontinues\nto\nrise,\nthe\nIC\nwill\nenter\nthermal\nshutdown.\nInternal\ncircuits\nmonitor\nthe\njunction\ntemperature,\nT\nJ\n,\nof\nthe\ndie\nand\nsuspends\ncharging\nif\nT\nJ\nexceeds\nan\ninternal\nthreshold\nT\n(SHUT)\n(155\n°\nC\ntypical).\nCharging\nresumes\nwhen\nT\nJ\nfalls\nbelow\nthe\ninternal\nthreshold\nT\n(SHUT)\nby\napproximately\n20\n°\nC.\n18\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n0100200300400500600700800\n4 6 8 10 12 14 16 18\nV -□Input□Voltage□-□VIBattery□Current□-□mA\n255075100125150175\nT-□Junction□Temperature□-□°C\nJIBAT\nT Junction□TemperatureJThermal□Regulation\nNormal□Operation Thermal□Shutdown DYNAMIC\nTIMER\nFUNCTION\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n19.\nThermal\nRegulation\nLoop\nPerformance\nand\nThermal\nShutdown\nThe\ncharge\nand\npre-charge\nsafety\ntimers\nare\nprogrammed\nby\nthe\nuser\nto\ndetect\na\nfault\ncondition\nif\nthe\ncharge\ncycle\nduration\nexceeds\nthe\ntotal\ntime\nexpected\nunder\nnormal\nconditions.\nThe\nexpected\ncharge\ntime\nis\nusually\ncalculated\nbased\non\nthe\nfast\ncharge\ncurrent\nrate.\nWhen\nthe\nthermal\nloop\nis\nactivated\nthe\ncharge\ncurrent\nis\nreduced,\nand\nbq2406x\nactivates\nthe\ndynamic\ntimer\ncontrol,\nan\ninternal\ncircuit\nthat\nslows\ndown\nthe\nsafety\ntimer\'s\nclock\nfrequnency.\nThe\ndynamic\ntimer\ncontrol\ncircuit\neffectively\nextends\nthe\nsafety\ntime\nduration\nfor\neither\nthe\nprecharge\nor\nfast\ncharge\ntimer\nmodes.\nThis\nminimizes\nthe\nchance\nof\na\nsafety\ntimer\nfault\ndue\nto\nthermal\nregulation.\nThe\nbq2406x\ndynamic\ntimer\ncontrol\n(DTC)\nmonitors\nthe\nvoltage\nat\npin\nISET\nduring\npre-charge\nand\nfast\ncharge,\nand\nif\nin\nthermal\nregulation\nslows\nthe\nclock\nfrequency\nproportionately\nto\nthe\nchange\nin\ncharge\ncurrent.\nThe\ntime\nduration\nis\nbased\non\na\n2\n24\nripple\ncounter,\nso\nslowing\nthe\nclock\nfrequency\nis\na\nreal\ntime\ncorrection.\nThe\nDTC\ncircuit\nchanges\nthe\nsafety\ntimers\nclock\nperiod\nbased\non\nthe\nV\n(SET)\n/V\n(ISET)\nratio\n(fast\ncharge)\nor\nV\n(PRECHG)\n/V\n(SET)\nratio\n(pre-charge).\nTypical\nsafety\ntimer\nmultiplier\nvalues\nrelative\nto\nthe\nV\n(SET)\n/V\n(ISET)\nratio\nis\nshown\nin\nFigure\n20\nand\nFigure\n21\n.\n19\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n012345\n0 1 2 3 4 5CHARGE□TIMER□INTERNAL CLOCKPERIOD□MULTIPLICATION□FACTOR\nV /V -□V(SET) (ISET) \n051015202530354045\n0 1 2 3 4 5 6R =□70□kTMR/c87\nR =□50□kTMR/c87\nR =□30□kTMR/c87\nV /V□□□□□□□□-□VSET ISETT -□Safety□Timer□-□Hours\n(CHG) \n bq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n20.\nSafety\nTimer\nLinearity\nInternal\nClock\nPeriod\nMultiplication\nFactor\nFigure\n21.\nbq2406x\nSafety\nTimer\nLinearity\nfor\nR\nTMR\nValues\n20\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n020406080100120140160\n20 30 40 50 60 70 80 90Core□Oscillator□Frequency□-□kHz\nI Current□- ATMR/c109 CHARGE\nTERMINATION\nDETECTION\nAND\nRECHARGE\nBATTERY\nABSENT\nDETECTION\n–\nVOLTAGE\nMODE\nALGORITHM\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n22.\nbq2406x\nOscillator\nLinearity\nvs\nI\nTMR\nR\nTMR\n30\nK\nΩ\n–\n100\nK\nΩ\nThe\ncharging\ncurrent\nis\nmonitored\nthe\nduring\nthe\nvoltage\nregulation\nphase.\nCharge\ntermination\nis\nindicated\nat\nthe\nSTATx\npins\n(STAT1\n=\nHi-Z;\nSTAT2\n=\nLow\n)\nonce\nthe\ncharge\ncurrent\nfalls\nbelow\nthe\ntermination\ncurrent\nthreshold\nI\n(TERM)\n.\nA\ndeglitch\nperiod\nT\nDGL(TERM)\nis\nadded\nto\navoid\nfalse\ntermination\nindication\nduring\ntransient\nevents.\nCharge\ntermination\nis\nnot\ndetected\nif\nthe\ncharge\ncurrent\nfalls\nbelow\nthe\ntermination\nthreshold\nas\na\nresult\nof\nthe\nthermal\nloop\nactivation.\nTermination\nis\nalso\nnot\ndetected\nwhen\ncharger\nenters\nthe\nsuspend\nmode,\ndue\nto\ndetection\nof\ninvalid\npack\ntemperature\nor\ninternal\nthermal\nshutdown.\nTable\n6\ndescribes\nthe\ntermination\nlatch\nfunctionality.\nTable\n6.\nTermination\nLatch\nFunctionality\nTERMINATION\nDETECTED\nLATCHED\nWHEN\nTERMINATION\nLATCH\nRESET\nAT\nCE\nrising\nedge\nor\nOVP\ndetected\nI(OUT)\n<\nI\n(TERM)\nAND\nt\n>\nT\nDGL(TERM)\nAND\nV(OUT)\n>\nV\n(RCH)\nNew\ncharging\ncycle\nstarted;\nsee\nstate\ndiagram\nTermination\ndisabled\nThe\ntermination\nfunction\nis\nDISABLED:\n1.\nIn\nbq24060/61/64\nthe\ntermination\nis\ndisabled\nwhen\nthe\nTMR\npin\nis\nleft\nopen\n(floating).\n2.\nIn\nbq24063\nleaving\nTMR\npin\nopen\n(floating)\ndoes\nNOT\ndisable\nthe\ntermination.\nThe\nonly\nway\nto\ndisable\ntermination\nin\nthe\nbq24063\nis\nto\nset\nTE\n=\nHIGH.\nThe\nbq2406x\nprovides\na\nbattery\nabsent\ndetection\nscheme\nto\nreliably\ndetect\ninsertion\nand/or\nremoval\nof\nbattery\npacks.\nThe\ndetection\ncircuit\napplies\nan\ninternal\ncurrent\nto\nthe\nbattery\nterminal,\nand\ndetects\nbattery\npresence\nbased\non\nthe\nterminal\nvoltage\nbehavior.\nFigure\n23\nhas\na\ntypical\nwaveform\nof\nthe\noutput\nvoltage\nwhen\nthe\nbattery\nabsent\ndetection\nis\nenabled\nand\nno\nbattery\nis\nconnected:\n21\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n22.5033.5044.505\n0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1\nt□-□Time□-□sV -□Output□Voltage□-□V\nO CHARGE\nSAFETY\nTIMER\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nFigure\n23.\nBattery-Absent\nDetection\nWaveforms\nThe\nbattery\nabsent\ndetection\nfunction\nis\ndisabled\nif\nthe\nvoltage\nat\nthe\nBAT\npin\nis\nheld\nabove\nthe\nbattery\nrecharge\nthreshold,\nV\n(RCH)\n,\nafter\ntermination\ndetection.\nWhen\nthe\nvoltage\nat\nthe\nBAT\npin\nfalls\nto\nthe\nrecharge\nthreshold,\neither\nby\nconnection\nof\na\nload\nto\nthe\nbattery\nor\ndue\nto\nbattery\nremoval,\nthe\nbq2406x\nbegins\na\nbattery\nabsent\ndetection\ntest.\nThis\ntest\ninvolves\nenabling\na\ndetection\ncurrent,\nI\nDET(DOWN)\n,\nfor\na\nperiod\nof\nT\n(DETECT)\nand\nchecking\nto\nsee\nif\nthe\nbattery\nvoltage\nis\nbelow\nthe\npre-charge\nthreshold,\nV\n(LOWV)\n.\nFollowing\nthis,\nthe\nprecharge\ncurrent,\nI\nDET(UP)\nis\napplied\nfor\na\nperiod\nof\nT\n(DETECT)\nand\nthe\nbattery\nvoltage\nchecked\nagain\nto\nbe\nabove\nthe\nrecharge\nthreshold.\nPassing\nboth\nof\nthe\ndischarge\nand\ncharging\ntests\n(battery\nterminal\nvoltage\nbeing\nbelow\nthe\npre-charge\nand\nabove\nthe\nrecharge\nthresholds\non\nthe\nbattery\ndetection\ntest)\nindicates\na\nbattery\nabsent\nfault\nat\nthe\nSTAT1\nand\nSTAT2\npins.\nFailure\nof\neither\ntest\nstarts\na\nnew\ncharge\ncycle.\nFor\nthe\nabsent\nbattery\ncondition\nthe\nvoltage\non\nthe\nBAT\npin\nrises\nand\nfalls\nbetween\nthe\nV\n(LOWV)\nand\nV\nO(REG)\nthresholds\nindefinitely.\nSee\nthe\noperation\nflowchart\nfor\nmore\ndetails\non\nthis\nalgorithm.\nIf\nit\nis\ndesired\nto\npower\na\nsystem\nload\nwithout\na\nbattery,\nit\nis\nrecommended\nto\nfloat\nthe\nTMR\npin\nwhich\nputs\nthe\ncharger\nin\nLDD\nmode\n(disables\ntermination).\nThe\nbattery\nabsent\ndetection\nfunction\nis\ndisabled\nwhen\nthe\ntermination\nis\ndisabled.\nThe\nbq2406x\nprovides\na\nsmall\nbattery\nleakage\ncurrent,\nIBAT(DONE)\n(1\nµ\nA\ntypical),\nafter\ntermination\nto\npull\ndown\nthe\nBAT\npin\nvoltage\nin\nthe\nevent\nof\nbattery\nremoval.\nIf\nthe\nleakage\non\nthe\nOUT\npin\nis\nhigher\nthan\nthis\npulldown\ncurrent,\nthen\nthe\nvoltage\nat\nthe\npin\nremains\nabove\ntermination\nand\na\nbattery-absent\nstate\nwill\nnot\nbe\ndetected.\nThis\nproblem\nis\nfixed\nwith\nthe\naddition\nof\na\npulldown\nresistor\nof\n2\nM\nΩ\nto\n4\nM\nΩ\nfrom\nthe\nOUT\npin\nto\nVSS.\nA\nresistor\ntoo\nlarge\n(\n<\n2\nM\nΩ\n)\ncan\ncause\nthe\nOUT\npin\nvoltage\nto\ndrop\nbelow\nthe\nV(LOWV)\nthreshold\nbefore\nthe\nrecharge\ndeglitch\n(typical\n25\nms)\nexpires,\ncausing\na\nfault\ncondition.\nIn\nthis\ncase\nthe\nbq2406x\nprovides\na\nfault\ncurrent\n(typical\n750\nµ\nA)\nto\npull\nthe\npin\nabove\nthe\ntermination\nthreshold.\nAs\na\nsafety\nmechanism\nthe\nbq2406x\nhas\na\nuser-programmable\ntimer\nthat\nmonitors\nthe\ntotal\nfast\ncharge\ntime.\nThis\ntimer\n(charge\nsafety\ntimer)\nis\nstarted\nat\nthe\nbeginning\nof\nthe\nfast\ncharge\nperiod.\nThe\nsafety\ncharge\ntimeout\nvalue\nis\nset\nby\nthe\nvalue\nof\nan\nexternal\nresistor\nconnected\nto\nthe\nTMR\npin\n(R\nTMR\n);\nif\npin\nTMR\nis\nleft\nopen\n(floating)\nthe\ncharge\nsafety\ntimer\nis\ndisabled.\nThe\ncharge\nsafety\ntimer\ntime-out\nvalue\nis\ncalculated\nas\nfollows:\nT\n(CHG)\n=\n[K\n(CHG)\n×\nR\n(TMR)\n]\nThe\nsafety\ntimer\noperation\nmodes\nare\nshown\nin\nTable\n7\n22\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n SHORT\nCIRCUIT\nPROTECTION\n020040060080010001200\n0 0.5 1 1.5 2 2.5 3 3.5 4\nBattery□Voltage□-□VBattery□Current□-□mAR□□□□□□□at□840ISET/c87\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nTable\n7.\nCharge\nSafety\nTimer\nOperational\nModes\nbq2460X\nV(OUT)\n>\nV\n(LOWV)\nCHARGE\nSAFETY\nTIMER\nMODE\nSTANDBY\nX\nRESET\nCHARGING\nNo\nRESET\nSUSPEND\nNo\nRESET\nSUSPEND\nYes\nSUSPEND\nCHARGING,\nTMR\nPIN\nNOT\nOPEN\nYes\nCOUNTING\nCHARGING,\nTMR\nPIN\nOPEN\nX\nRESET\nIn\nSUSPEND\nmode\nthe\ncharge\nsafety\ntimer\nis\nput\non\nhold\n(i.e.,\ncharge\nsafety\ntimer\nis\nnot\nreset),\nnormal\noperation\nresumes\nwhen\nthe\nTS\nfault\nis\nremoved\nand\nthe\ntimer\nreturns\nto\nthe\nnormal\noperating\nmode\n(COUNTING).\nIf\ncharge\ntermination\nis\nnot\nreached\nwithin\nthe\ntimer\nperiod\na\nfault\ncondition\nis\ndetected.\nUnder\nthose\ncircumstances\nthe\nLED\nstatus\nis\nupdated\nto\nindicate\na\nfault\ncondition\nand\nthe\ncharger\nis\nturned\noff.\nWhen\nthe\ncharge\nsafety\ntimer\nfault\nlatch\nis\nset\nand\nthe\ncharger\nis\nturned\noff\na\nsmall\ncurrent\nIFAULT\nis\napplied\nto\nthe\nOUT\npin,\nas\nlong\nas\ninput\npower\n(IN)\nis\ndetected\nAND\nV(OUT)\n<\nV\n(RCHG)\n,\nas\npart\nof\na\ntimer\nfault\nrecovery\nprotocol.\nThis\ncurrent\nallows\nthe\noutput\nvoltage\nto\nrise\nabove\nthe\nrecharge\nthreshold\nV\n(RCHG)\nif\nthe\npack\nis\nremoved,\nand\nassures\nthat\nthe\ncharge\nsafety\ntimer\nfault\nlatch\nis\nreset\nif\nthe\npack\nis\nremoved\nand\nre-inserted.\nTable\n8\nfurther\ndetails\nthe\ncharge\nsafety\ntimer\nfault\nlatch\noperation.\nTable\n8.\nCharge\nSafety\nTimer\nLatch\nFunctionality\nCHARGE\nSAFETY\nTIMER\nFAULT\nENTERED\nCHARGE\nSAFETY\nTIMER\nFAULT\nLATCH\nRESET\nAT\nCE\nrising\nedge,\nor\nOVP\ndetected\nV(OUT)\n>\nV\n(LOW\nV)\nInput\npower\nremoved\n(not\ndetected)\nNew\ncharging\ncycle\nstarted;\nsee\nstate\ndiagram\nThe\ninternal\ncomparators\nmonitor\nthe\nbattery\nvoltage\nand\ndetect\nwhen\na\nshort\ncircuit\nis\napplied\nto\nthe\nbattery\nterminal.\nIf\nthe\nvoltage\nat\nthe\nBAT\npin\nis\nless\nthan\nthe\ninternal\nthreshold\nV(scind)\n(1.8\nV\ntypical),\nthe\nSTAT\npins\nindicate\na\nfault\ncondition\n(STAT1\n=\nSTAT2\n=\nHi-Z).\nWhen\nthe\nvoltage\nat\nthe\nBAT\npin\nfalls\nbelow\na\nsecond\ninternal\nthreshold\nV(sc)\n(1.4\nV\ntypical),\nthe\ncharger\npower\nstage\nis\nturned\noff.\nA\nrecovery\ncurrent,\nI(short)\n(22\nmA\ntypical),\nis\napplied\nto\nthe\nBAT\npin,\nenabling\ndetection\nof\nthe\nshort\ncircuit\nremoval.\nThe\nbattery\noutput\ncurrent\nversus\nbattery\nvoltage\nis\nshown\nin\nthe\ngraph,\nFigure\n24\nFigure\n24.\nbq2406x\nShort\nCircuit\nBehavior\n23\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n STARTUP\nWITH\nDEEPLY\nDEPLETED\nBATTERY\nCONNECTED\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nSee\nthe\napplication\nsection\nfor\nadditional\ndetails\non\nstart-up\noperation\nwith\nV(BAT)\n<\nV\n(SC)\n.\nThe\nbq2406x\ncharger\nfurnishes\nthe\nprogrammed\ncharge\ncurrent\nif\na\nbattery\nis\ndetected.\nIf\nno\nbattery\nis\nconnected\nthe\nbq2406x\noperates\nas\nfollows:\n•\nThe\noutput\ncurrent\nis\nlimited\nto\n22\nmA\n(typical),\nif\nthe\nvoltage\nat\nBAT\npin\nis\nbelow\nthe\nshort\ncircuit\ndetection\nthreshold\nV\n(SC)\n,\n1.8\nV\ntypical.\n•\nThe\noutput\ncurrent\nis\nregulated\nto\nthe\nprogrammed\npre-charge\ncurrent\nif\nV\n(SC)\n<\nV(BAT)\n<\nV\n(LOWV)\n.\n•\nThe\noutput\ncurrent\nis\nregulated\nto\nthe\nprogrammed\nfast\ncharge\ncurrent\nIf\nV(BAT)\n>\nV\n(LOWV)\nAND\nvoltage\nregulation\nis\nnot\nreached.\nThe\noutput\nvoltage\ncollapses\nif\nno\nbattery\nis\npresent\nand\nthe\nend\nequipment\nrequires\na\nbias\ncurrent\nlarger\nthat\nthe\navailable\ncharge\ncurrent.\n24\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n APPLICATION\nINFORMATION\nSELECTING\nINPUT\nAND\nOUTPUT\nCAPACITOR\nbq2406x\nCHARGER\nDESIGN\nEXAMPLE\nRequirements\nCalculations\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nIn\nmost\napplications,\nall\nthat\nis\nneeded\nis\na\nhigh-frequency\ndecoupling\ncapacitor\non\nthe\ninput\npower\npin.\nA\n1-\nµ\nF\nceramic\ncapacitor,\nplaced\nin\nclose\nproximity\nto\nthe\nIN\npin\nand\nGND\npad,\nworks\nfine.\nIn\nsome\napplications,\ndepending\non\nthe\npower\nsupply\ncharacteristics\nand\ncable\nlength,\nit\nmay\nbe\nnecessary\nto\nincrease\nthe\ninput\nfilter\ncapacitor\nto\navoid\nexceeding\nthe\nIN\npin\nmaximum\nvoltage\nrating\nduring\nadapter\nhot\nplug\nevents.\nThe\nbq2406x\nonly\nrequires\na\nsmall\noutput\ncapacitor\nfor\nloop\nstability.\nA\n0.47\nµ\nF\nceramic\ncapacitor\nplaced\nbetween\nthe\nBAT\nand\nISET\npad\nis\ntypically\nsufficient.\n•\nSupply\nvoltage\n=\n5\nV\n•\nSafety\ntimer\nduration\nof\n5\nhours\nfor\nfast\ncharge\n•\nFast\ncharge\ncurrent\nof\napproximately\n750\nmA\n•\nBattery\ntemp\nsense\nis\nnot\nused\nProgram\nthe\ncharge\ncurrent\nfor\n750\nmA:\nR\nISET\n=\n[V\n(SET)\n×\nK\n(SET)\n/\nI\n(OUT)\n]\nfrom\nelectrical\ncharacteristics\ntable.\n.\n.\nV\n(SET)\n=\n2.5\nV\nfrom\nelectrical\ncharacteristics\ntable.\n.\n.\nK\n(SET)\n=\n335\nR\nISET\n=\n[2.5\nV\n×\n335\n/\n0.75\nA]\n=\n1.12\nk\nΩ\nSelecting\nthe\nclosest\nstandard\nvalue,\nuse\na\n1.13\nk\nΩ\nresistor\nconnected\nbetween\nISET\n(pin\n6)\nand\nground.\nProgram\n5-hour\nsafety\ntimer\ntimeout:\nR\n(TMR)\n=\n[T\n(CHG)\n/\nK\n(CHG)\n]\nfrom\nthe\nelectrical\ncharacteristics\ntable.\n.\n.\nK\n(CHG)\n=\n0.1\nhr\n/\nk\nΩ\nK\n(TMR)\n=\n[5\nhrs\n/\n(0.1\nhr\n/\nk\nΩ\n)]\n=\n50\nk\nΩ\nSelecting\nthe\nclosest\nstandard\nvalue,\nuse\na\n49.9\nk\nΩ\nresistor\nconnected\nbetween\nTMR\n(pin\n2)\nand\nground.\nDisable\nthe\ntemp\nsense\nfunction:\nA\nconstant\nvoltage\nbetween\nV\nTS1\nand\nV\nTS2\non\nthe\nTS\ninput\ndisables\nthe\ntemp\nsense\nfunction.\nfrom\nelectrical\ncharacteristics\ntable.\n.\n.\nV\n(TS1)\n=\n30%\n×\nV\nIN\nfrom\nelectrical\ncharacteristics\ntable.\n.\n.\nV\n(TS2)\n=\n61%\n×\nV\nIN\nA\nconstant\nvoltage\nof\n50%\n×\nVin\ndisables\nthe\ntemp\nsense\nfunction,\nso\na\ndivide-by-2\nresistor\ndivider\nconnected\nbetween\nVin\nand\nground\ncan\nbe\nused.\nTwo\n1-m\nΩ\nresistors\nkeeps\nthe\npower\ndissipated\nin\nthis\ndivider\nto\na\nminimum.\nFor\na\n0\n–\n45\n°\nC\nrange\nwith\na\nSemitee\n103AT\nthermistor,\nthe\nthermistor\nvalues\nare\n4912\nat\n450\n°\nC\nand\n2728k\nat\n0\n°\nC.\nRT1\n(top\nresisotr)\nand\nRT2\n(bottom\nresistor)\nare\ncalculated\nas\nfollows:\n25\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nRT2/C00432.5 RTCRTH\nRTC/C00423.5 RTH/C00432.5 (27.28k) (4.912k)\n27.28k /C00423.5(4.912k)/C004333.2k;\nRT1/C00437 RTHRT2\n3/C0426RTH/C0041RT2/C0427/C00437 (4.921k) (33.2k)\n3 [4.921k /C004133.2k]/C004310k (6)\nTHERMAL\nCONSIDERATIONS\n/C0113(JA)/C0043TJ/C0042TA\nP\n(7)\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nAPPLICATION\nINFORMATION\n(continued)\nPIN\nCOMPONENTS\nIN\nIn\nmost\napplications,\nthe\nminimum\ninput\ncapacitance\nneeded\nis\na\n0.1\nµ\nF\nceramic\ndecoupling\ncapacitor\nnear\nthe\ninput\npin\nconnected\nto\nground\n(preferably\nto\na\ngrond\nplane\nthrough\nvias).\nThe\nrecommended\namount\nof\ninput\ncapacitance\nis\n1\nµ\nF\nor\nat\nleast\nas\nmuch\nas\non\nthe\noutput\npin.\nThis\nadded\ncapacitance\nhelps\nwith\nhot\nplug\ntransients,\ninput\ninductance\nand\ninitial\ncharge\ntransients.\nOUT\nThere\nis\nno\nminimum\nvalue\nfor\ncapacitance\nfor\nthis\noutput,\nbut\nit\nis\nrecommended\nto\nconnect\na\n1\nµ\nF\nceramic\ncapacitor\nbetween\nOUT\nand\nground.\nThis\ncapacitance\nhelps\nwith\ntermination,\nand\ncycling\nfrequency\nbetween\ncharge\ndone\nand\nrefresh\ncharge\nwhen\nno\nbattery\nis\npresent.\nIt\nalso\nhelps\ncancel\nout\nany\nbattery\nlead\ninductance\nfor\nlong\nleaded\nbattery\npacks.\nIt\nis\nrecommended\nto\nput\nas\nmuch\nceramic\ncapacitance\non\nthe\ninput\nas\nthe\noutput\nso\nas\nnot\nto\ncause\na\ndrop\nout\nof\nthe\ninput\nwhen\ncharging\nis\ninitiated.\nISET/BAT\nFor\nstability\nreasons,\nit\nmay\nbe\nnecessary\nto\nput\na\n0.47-\nµ\nF\ncapacitor\nbetween\nthe\nISET\nand\nBAT\npin..\nSTAT1/2\nand\nPG\nOptional\n(LED\nSTATUS\n–\nSee\nbelow,\nProcessor\nMonitored;\nor\nno\nstatus)\nSTAT1\nConnect\nthe\ncathode\nof\na\nred\nLED\nto\nthe\nopen-collector\nSTAT1\noutput,\nand\nconnect\nthe\nanode\nof\nthe\nred\nLED\nto\nthe\ninput\nsupply\nthrough\na\n1.5\nk\nΩ\nresistor\nthat\nlimits\nthe\ncurrent.\nSTAT2\nConnect\nthe\ncathode\nof\na\ngreen\nLED\nto\nthe\nopen-collector\nSTAT2\noutput,\nand\nconnect\nthe\nanode\nof\nthe\ngreen\nLED\nto\nthe\ninput\nsupply\nthrough\na\n1.5\nk\nΩ\nresistor\nthat\nlimits\nthe\ncurrent.\nPG\nConnect\nthe\ncathode\nof\nan\nLED\nto\nthe\nopen-collector\nPG\noutput,\nand\nconnect\nthe\nanode\nof\nthe\nLED\nto\nthe\ninput\nsupply\nthrough\na\n1.5\nk\nΩ\nresistor\nto\nlimit\nthe\ncurrent.\nThe\nbq2406x\nfamily\nis\npackaged\nin\na\nthermally\nenhanced\nMLP\npackage.\nThe\npackage\nincludes\na\nthermal\npad\nto\nprovide\nan\neffective\nthermal\ncontact\nbetween\nthe\nIC\nand\nthe\nprinted\ncircuit\nboard\n(PCB).\nFull\nPCB\ndesign\nguidelines\nfor\nthis\npackage\nare\nprovided\nin\nthe\napplication\nnote\nentitled:\nQFN/SON\nPCB\nAttachment\nApplication\nNote\n(\nSLUA271\n).\nThe\nmost\ncommon\nmeasure\nof\npackage\nthermal\nperformance\nis\nthermal\nimpedance\n(\nθ\nJA\n)\nmeasured\n(or\nmodeled)\nfrom\nthe\nchip\njunction\nto\nthe\nair\nsurrounding\nthe\npackage\nsurface\n(ambient).\nThe\nmathematical\nexpression\nfor\nθ\nJA\nis:\nWhere:\nT\nJ\n=\nchip\njunction\ntemperature\nT\nA\n=\nambient\ntemperature\nP\n=\ndevice\npower\ndissipation\nFactors\nthat\ncan\ngreatly\ninfluence\nthe\nmeasurement\nand\ncalculation\nof\nθ\nJA\ninclude:\n•\nWhether\nor\nnot\nthe\ndevice\nis\nboard\nmounted\n•\nTrace\nsize,\ncomposition,\nthickness,\nand\ngeometry\n•\nOrientation\nof\nthe\ndevice\n(horizontal\nor\nvertical)\n•\nVolume\nof\nthe\nambient\nair\nsurrounding\nthe\ndevice\nunder\ntest\nand\nairflow\n26\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n USING\nADAPTERS\nWITH\nLARGE\nOUTPUT\nVOLTAGE\nRIPPLE\nPCB\nLAYOUT\nCONSIDERATIONS\nbq2406x\nSLUS689A\n–\nJUNE\n2006\n–\nREVISED\nOCTOBER\n2006\nAPPLICATION\nINFORMATION\n(continued)\n•\nWhether\nother\nsurfaces\nare\nin\nclose\nproximity\nto\nthe\ndevice\nbeing\ntested\nThe\ndevice\npower\ndissipation,\nP,\nis\na\nfunction\nof\nthe\ncharge\nrate\nand\nthe\nvoltage\ndrop\nacross\nthe\ninternal\nPowerFET.\nIt\ncan\nbe\ncalculated\nfrom\nthe\nfollowing\nequation\nwhen\na\nbattery\npack\nis\nbeing\ncharged\n:\nP\n=\n[V(IN)\n–\nV(OUT)]\n×\nI(OUT)\nDue\nto\nthe\ncharge\nprofile\nof\nLi-Ion\nbatteries\nthe\nmaximum\npower\ndissipation\nis\ntypically\nseen\nat\nthe\nbeginning\nof\nthe\ncharge\ncycle\nwhen\nthe\nbattery\nvoltage\nis\nat\nits\nlowest.\nSee\nthe\ncharging\nprofile,\nFigure\n13\n.\nIf\nthe\nboard\nthermal\ndesign\nis\nnot\nadequate\nthe\nprogrammed\nfast\ncharge\nrate\ncurrent\nmay\nnot\nbe\nachieved\nunder\nmaximum\ninput\nvoltage\nand\nminimum\nbattery\nvoltage,\nas\nthe\nthermal\nloop\ncan\nbe\nactive\neffectively\nreducing\nthe\ncharge\ncurrent\nto\navoid\nexcessive\nIC\njunction\ntemperature.\nSome\nlow\ncost\nadapters\nimplement\na\nhalf\nrectifier\ntopology,\nwhich\ncauses\nthe\nadapter\noutput\nvoltage\nto\nfall\nbelow\nthe\nbattery\nvoltage\nduring\npart\nof\nthe\ncycle.\nTo\nenable\noperation\nwith\nlow\ncost\nadapters\nunder\nthose\nconditions\nthe\nbq2406x\nfamily\nkeeps\nthe\ncharger\non\nfor\nat\nleast\n30\nmsec\n(typical)\nafter\nthe\ninput\npower\nputs\nthe\npart\nin\nsleep\nmode.\nThis\nfeature\nenables\nuse\nof\nexternal\nlow\ncost\nadapters\nusing\n50\nHz\nnetworks.\nThe\nbackgate\ncontrol\ncircuit\nprevents\nany\nreverse\ncurrent\nflowing\nfrom\nthe\nbattery\nto\nthe\nadapter\nterminal\nduring\nthe\ncharger\noff\ndelay\ntime.\nNote\nthat\nthe\nPG\npin\nis\nnot\ndeglitched,\nand\nit\nindicates\ninput\npower\nloss\nimmediately\nafter\nthe\ninput\nvoltage\nfalls\nbelow\nthe\noutput\nvoltage.\nIf\nthe\ninput\nsource\nfrequently\ndrops\nbelow\nthe\noutput\nvoltage\nand\nrecovers,\na\nsmall\ncapacitor\ncan\nbe\nused\nfrom\nPG\nto\nVSS\nto\nprevent\n/PG\nflashing\nevents.\nIt\nis\nimportant\nto\npay\nspecial\nattention\nto\nthe\nPCB\nlayout.\nThe\nfollowing\nprovides\nsome\nguidelines:\n•\nTo\nobtain\noptimal\nperformance,\nthe\ndecoupling\ncapacitor\nfrom\nIN\nto\nGND\n(thermal\npad)\nand\nthe\noutput\nfilter\ncapacitors\nfrom\nOUT\nto\nGND\n(thermal\npad)\nshould\nbe\nplaced\nas\nclose\nas\npossible\nto\nthe\nbq2406x,\nwith\nshort\ntrace\nruns\nto\nboth\nIN,\nOUT\nand\nGND\n(thermal\npad).\n•\nAll\nlow-current\nGND\nconnections\nshould\nbe\nkept\nseparate\nfrom\nthe\nhigh-current\ncharge\nor\ndischarge\npaths\nfrom\nthe\nbattery.\nUse\na\nsingle-point\nground\ntechnique\nincorporating\nboth\nthe\nsmall\nsignal\nground\npath\nand\nthe\npower\nground\npath.\n•\nThe\nhigh\ncurrent\ncharge\npaths\ninto\nIN\npin\nand\nfrom\nthe\nOUT\npin\nmust\nbe\nsized\nappropriately\nfor\nthe\nmaximum\ncharge\ncurrent\nin\norder\nto\navoid\nvoltage\ndrops\nin\nthese\ntraces.\n•\nThe\nbq2406x\nfamily\nare\npackaged\nin\na\nthermally\nenhanced\nMLP\npackage.\nThe\npackage\nincludes\na\nthermal\npad\nto\nprovide\nan\neffective\nthermal\ncontact\nbetween\nthe\nIC\nand\nthe\nprinted\ncircuit\nboard\n(PCB);\nthis\nthermal\npad\nis\nalso\nthe\nmain\nground\nconnection\nfor\nthe\ndevice.\nConnect\nthe\nthermal\npad\nto\nthe\nPCB\nground\nconnection.\nFull\nPCB\ndesign\nguidelines\nfor\nthis\npackage\nare\nprovided\nin\nthe\napplication\nnote\nentitled:\nQFN/SON\nPCB\nAttachment\nApplication\nNote\n(\nSLUA271\n).\n27\nSubmit\nDocumentation\nFeedback\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nBQ24060DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BPG\nBQ24060DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BPG\nBQ24061DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BPH\nBQ24061DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BPH\nBQ24064DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BSA\nBQ24064DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BSA\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nBQ24060DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nBQ24060DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nBQ24060DRCT VSON DRC 10250 180.0 12.5 3.33.31.18.012.0 Q2\nBQ24060DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nBQ24061DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nBQ24061DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nBQ24064DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nBQ24064DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nBQ24064DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nBQ24064DRCT VSON DRC 10250 180.0 12.5 3.33.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Nov-2014\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nBQ24060DRCR VSON DRC 103000 367.0 367.0 35.0\nBQ24060DRCR VSON DRC 103000 338.0 355.0 50.0\nBQ24060DRCT VSON DRC 10250 338.0 355.0 50.0\nBQ24060DRCT VSON DRC 10250 210.0 185.0 35.0\nBQ24061DRCR VSON DRC 103000 367.0 367.0 35.0\nBQ24061DRCT VSON DRC 10250 210.0 185.0 35.0\nBQ24064DRCR VSON DRC 103000 367.0 367.0 35.0\nBQ24064DRCR VSON DRC 103000 338.0 355.0 50.0\nBQ24064DRCT VSON DRC 10250 210.0 185.0 35.0\nBQ24064DRCT VSON DRC 10250 338.0 355.0 50.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Nov-2014\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: BQ24060DRCT

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.35V to 16.5V
  - Output Voltage Regulation: 4.2V (±0.5% accuracy)
  
- **Current Ratings:**
  - Maximum Output Current: 1.5A
  - Charge Current Range: 100mA to 1A (programmable via external resistor)
  
- **Power Consumption:**
  - Quiescent Current (Charger Off): 100µA (typical)
  - Quiescent Current (Charger On): 4mA (typical)
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C
  - Storage Temperature: -65°C to 150°C
  
- **Package Type:**
  - 10-pin VSON (DRC) package, 3mm x 3mm
  
- **Special Features:**
  - Integrated Power FET and Current Sensor
  - Thermal Regulation to maximize charge rate
  - Charge termination by minimum current
  - Precharge conditioning with safety timer
  - Status outputs for LED or system interface
  - Short-circuit and thermal protection
  - Automatic sleep mode for low power consumption
  - Input overvoltage protection (6.5V and 10.5V options)
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, Peak Temperature 260°C, 1 year

#### Description:
The **BQ24060DRCT** is a highly integrated single-chip Li-Ion/Li-Pol battery charge management IC designed for portable applications. It is capable of managing the charging process for lithium-ion and lithium-polymer batteries, providing a complete charging system in a compact package. The device features thermal regulation, which helps to maximize the charge rate while preventing overheating, and it includes various safety features to ensure reliable operation.

#### Typical Applications:
The BQ24060DRCT is typically used in:
- **Portable Electronics:** Such as smartphones, tablets, and handheld devices.
- **Battery Management Systems:** For efficient charging and monitoring of battery health.
- **Consumer Electronics:** Including MP3 players, digital cameras, and internet appliances.
- **Power Management Solutions:** In applications requiring efficient battery charging and management.

This component is ideal for applications where space is limited, and efficient battery charging is critical, making it a popular choice in modern electronic devices.