;redcode
;assert 1
	SPL 0, <792
	CMP -307, <-110
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @10, 10
	SUB <100, @2
	SUB <100, @2
	SLT 31, 3
	SPL 0, <792
	SPL 0, <792
	JMZ -1, @-20
	SUB #0, @60
	MOV -1, <-20
	SPL -30, 9
	SLT 31, 3
	SUB 10, -30
	SPL 0, <792
	ADD 10, -30
	SUB 300, 760
	JMZ -30, -0
	SUB 300, 760
	DJN 1, <2
	SUB #0, @60
	SUB #0, @60
	SUB #-127, -100
	SLT 31, 3
	CMP @121, 103
	SUB #0, @60
	SPL -30
	SPL 100, #300
	SUB @-30, -0
	SUB @-30, -0
	SUB @121, 106
	CMP @127, 103
	SPL 0, <-2
	CMP @127, 103
	SUB <100, @2
	DJN -7, @-20
	SUB <100, @2
	MOV -1, <-20
	ADD 1, 2
	ADD 1, 2
	SUB @121, 106
	SUB @121, 106
	DJN 1, <2
	DJN -7, @-20
	MOV -1, <-20
	CMP -307, <-110
	DJN 1, <2
	SPL 0, <792
	SUB @10, 10
