// Seed: 1541967143
module module_0 (
    output tri  id_0,
    output wand id_1
);
  logic id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 _id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    output uwire id_7
);
  wire ["" : id_2] id_9;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  logic id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_18 = 1;
  assign id_7  = -1;
endmodule
