// Seed: 2862299260
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  always @(negedge 1) id_3 = 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd35,
    parameter id_11 = 32'd86
) (
    input wire _id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    input supply0 _id_11,
    output supply1 id_12,
    inout tri id_13,
    output wand id_14,
    output wor id_15,
    input tri1 id_16
);
  always force id_8[!id_0[id_11-id_0]] = id_5 == 1;
  module_0(
      id_6, id_13
  );
endmodule
