set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {registers_bank.vo registers_bank_v.sdo}}
	{{"Fast Model"} {registers_bank_fast.vo registers_bank_v_fast.sdo}}
}
