Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/DEMUX_4/DEMUX_4_test_isim_beh.exe -prj /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/DEMUX_4/DEMUX_4_test_beh.prj work.DEMUX_4_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/nahshal/Documents/13000120095_Nahshal_ISE_Design/DEMUX_4/DEMUX_4_rtl.vhd" into library work
Parsing VHDL file "/home/nahshal/Documents/13000120095_Nahshal_ISE_Design/DEMUX_4/DEMUX_4_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83436 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity DEMUX_4_rtl [demux_4_rtl_default]
Compiling architecture behavior of entity demux_4_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/nahshal/Documents/13000120095_Nahshal_ISE_Design/DEMUX_4/DEMUX_4_test_isim_beh.exe
Fuse Memory Usage: 1173364 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 480 ms
