<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EZR32 Happy Gecko Software Documentation: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EZR32 Happy Gecko Software Documentation
   &#160;<span id="projectnumber">ezr32hg-doc-4.3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__DMA.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA<div class="ingroups"><a class="el" href="group__emlib.html">EMLIB</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Direct Memory Access (DMA) Peripheral API. </p>
<p>These DMA access functions provide basic support for the following types of DMA cycles:</p>
<ul>
<li><b>Basic</b>, used for transferring data between memory and peripherals. </li>
<li><b>Auto-request</b>, used for transferring data between memory locations. </li>
<li><b>Ping-pong</b>, used for for continuous transfer of data between memory and peripherals, automatically toggling between primary and alternate descriptors. </li>
<li><b>Memory</b> <b>scatter-gather</b>, used for transferring a number of buffers between memory locations. </li>
<li><b>Peripheral</b> <b>scatter-gather</b>, used for transferring a number of buffers between memory and peripherals.</li>
</ul>
<p>A basic understanding of the DMA controller is assumed. Please refer to the reference manual for further details.</p>
<p>The term 'descriptor' is used as a synonym to the 'channel control data structure' term.</p>
<p>In order to use the DMA controller, the initialization function must have been executed once (normally during system init): </p><pre class="fragment">* DMA_Init();
* </pre><p>Then, normally a user of a DMA channel configures the channel: </p><pre class="fragment">* DMA_CfgChannel();
* </pre><p>The channel configuration only has to be done once, if reusing the channel for the same purpose later.</p>
<p>In order to set up a DMA cycle, the primary and/or alternate descriptor has to be set up as indicated below.</p>
<p>For basic or auto-request cycles, use once on either primary or alternate descriptor: </p><pre class="fragment">* DMA_CfgDescr();
* </pre><p>For ping-pong cycles, configure both primary or alternate descriptors: </p><pre class="fragment">* DMA_CfgDescr(); // Primary descriptor config
* DMA_CfgDescr(); // Alternate descriptor config
* </pre><p>For scatter-gather cycles, the alternate descriptor array must be programmed: </p><pre class="fragment">* // 'n' is the number of scattered buffers
* // 'descr' points to the start of the alternate descriptor array
*
* // Fill in 'cfg'
* DMA_CfgDescrScatterGather(descr, 0, cfg);
* // Fill in 'cfg'
* DMA_CfgDescrScatterGather(descr, 1, cfg);
* :
* // Fill in 'cfg'
* DMA_CfgDescrScatterGather(descr, n - 1, cfg);
* </pre><p>In many cases, the descriptor configuration only has to be done once, if re-using the channel for the same type of DMA cycles later.</p>
<p>In order to activate the DMA cycle, use the respective DMA_Activate...() function.</p>
<p>For ping-pong DMA cycles, use <a class="el" href="group__DMA.html#ga98484c1f3ff4ca1bef804b1d35f387bd" title="Refresh a descriptor used in a DMA ping-pong cycle. ">DMA_RefreshPingPong()</a> from the callback to prepare the completed descriptor for reuse. Notice that the refresh must be done prior to the other active descriptor completes, otherwise the ping-pong DMA cycle will halt. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__CB__TypeDef.html">DMA_CB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback structure that can be used to define DMA complete actions.  <a href="structDMA__CB__TypeDef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__CfgChannel__TypeDef.html">DMA_CfgChannel_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__CfgDescr__TypeDef.html">DMA_CfgDescr_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html">DMA_CfgDescrSGAlt_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Init__TypeDef.html">DMA_Init_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafe909e49269212a92cdc9067d70c5e30"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafe909e49269212a92cdc9067d70c5e30">DMA_FuncPtr_TypeDef</a>) (unsigned int channel, bool primary, void *user)</td></tr>
<tr class="memdesc:gafe909e49269212a92cdc9067d70c5e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA interrupt callback function pointer.  <a href="#gafe909e49269212a92cdc9067d70c5e30">More...</a><br /></td></tr>
<tr class="separator:gafe909e49269212a92cdc9067d70c5e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga0b815384b08ec6721a23eb8a29db0c59"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0b815384b08ec6721a23eb8a29db0c59">DMA_ArbiterConfig_TypeDef</a> { <br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59accf356c49fd20db0bd4b29c26cec7cec">dmaArbitrate1</a> = _DMA_CTRL_R_POWER_1, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59a9ae7225d14425124b7d51fb069fb2b75">dmaArbitrate2</a> = _DMA_CTRL_R_POWER_2, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59ae396a4df34f0a830a44dda7d2cb4bbe9">dmaArbitrate4</a> = _DMA_CTRL_R_POWER_4, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59adafa5e7e79ee8b96bf904a5fe2029e50">dmaArbitrate8</a> = _DMA_CTRL_R_POWER_8, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59aa3bbe1c19b494e86fb16859c261ab861">dmaArbitrate16</a> = _DMA_CTRL_R_POWER_16, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59af85e96cbf05ba58510ffbf7706f4d20a">dmaArbitrate32</a> = _DMA_CTRL_R_POWER_32, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59aedb77d66f723a443b1370312ebc439c5">dmaArbitrate64</a> = _DMA_CTRL_R_POWER_64, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59a78baebd02d2a4d5bc9ef18442f607312">dmaArbitrate128</a> = _DMA_CTRL_R_POWER_128, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59a678e47a6f9ab7635f2ccca6eef4bdb39">dmaArbitrate256</a> = _DMA_CTRL_R_POWER_256, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59a2e41244614f28c18c923c13f414ffa7d">dmaArbitrate512</a> = _DMA_CTRL_R_POWER_512, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59ac5b792539643a6878ed13629b4c8cccf">dmaArbitrate1024</a> = _DMA_CTRL_R_POWER_1024
<br />
 }<tr class="separator:ga0b815384b08ec6721a23eb8a29db0c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaf7c5bc2b557c15cabf48a19746df01b7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf7c5bc2b557c15cabf48a19746df01b7">DMA_CycleCtrl_TypeDef</a> { <br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a63be11c241248128c56500a9d7863029">dmaCycleCtrlBasic</a> = _DMA_CTRL_CYCLE_CTRL_BASIC, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ac7297053ebff4cac9f14432d7f3ab066">dmaCycleCtrlAuto</a> = _DMA_CTRL_CYCLE_CTRL_AUTO, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7af4331d0c4073d4f24b329bb4b5f0a2fc">dmaCycleCtrlPingPong</a> = _DMA_CTRL_CYCLE_CTRL_PINGPONG, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a4fcfb852e0cb5792d69f0bf8b42b1e55">dmaCycleCtrlMemScatterGather</a> = _DMA_CTRL_CYCLE_CTRL_MEM_SCATTER_GATHER, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ad5d3b9491d535921b86f9f295426ca95">dmaCycleCtrlPerScatterGather</a> = _DMA_CTRL_CYCLE_CTRL_PER_SCATTER_GATHER
<br />
 }<tr class="separator:gaf7c5bc2b557c15cabf48a19746df01b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaade1a68a6cbf32800b8ac4046a133988"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaade1a68a6cbf32800b8ac4046a133988">DMA_DataInc_TypeDef</a> { <br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988ab9db5dc3d8cb2364ee74185ca9500b8a">dmaDataInc1</a> = _DMA_CTRL_SRC_INC_BYTE, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988a20c1b6043914c6c3678b2cb5f7a5618b">dmaDataInc2</a> = _DMA_CTRL_SRC_INC_HALFWORD, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988a07edd8fc13175289dd2e6ac5e14a1044">dmaDataInc4</a> = _DMA_CTRL_SRC_INC_WORD, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988a56ebf7629a95d65ff0c5a40030cc6102">dmaDataIncNone</a> = _DMA_CTRL_SRC_INC_NONE
<br />
 }<tr class="separator:gaade1a68a6cbf32800b8ac4046a133988"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga19fed692b981a8dc7e3a5d6b0f281540"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga19fed692b981a8dc7e3a5d6b0f281540">DMA_DataSize_TypeDef</a> { <br />
&#160;&#160;<a class="el" href="group__DMA.html#gga19fed692b981a8dc7e3a5d6b0f281540a7364220082afbe44fa77b2e93877f491">dmaDataSize1</a> = _DMA_CTRL_SRC_SIZE_BYTE, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga19fed692b981a8dc7e3a5d6b0f281540aad69742ea4b6f914331c08fdcf9a5265">dmaDataSize2</a> = _DMA_CTRL_SRC_SIZE_HALFWORD, 
<br />
&#160;&#160;<a class="el" href="group__DMA.html#gga19fed692b981a8dc7e3a5d6b0f281540af372081fe5f67e55ac6ac355eaa2c7ba">dmaDataSize4</a> = _DMA_CTRL_SRC_SIZE_WORD
<br />
 }<tr class="separator:ga19fed692b981a8dc7e3a5d6b0f281540"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gadaa5cd30f373b3e8150b64c26e53f2cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadaa5cd30f373b3e8150b64c26e53f2cd">DMA_ActivateAuto</a> (unsigned int channel, bool primary, void *dst, void *src, unsigned int nMinus1)</td></tr>
<tr class="memdesc:gadaa5cd30f373b3e8150b64c26e53f2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate DMA auto-request cycle (used for memory-memory transfers).  <a href="#gadaa5cd30f373b3e8150b64c26e53f2cd">More...</a><br /></td></tr>
<tr class="separator:gadaa5cd30f373b3e8150b64c26e53f2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b72fd4e3bcc36e68cca16e5fa243a11"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6b72fd4e3bcc36e68cca16e5fa243a11">DMA_ActivateBasic</a> (unsigned int channel, bool primary, bool useBurst, void *dst, void *src, unsigned int nMinus1)</td></tr>
<tr class="memdesc:ga6b72fd4e3bcc36e68cca16e5fa243a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate DMA basic cycle (used for memory-peripheral transfers).  <a href="#ga6b72fd4e3bcc36e68cca16e5fa243a11">More...</a><br /></td></tr>
<tr class="separator:ga6b72fd4e3bcc36e68cca16e5fa243a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd7d665c343274d70d5e597121b6b05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7dd7d665c343274d70d5e597121b6b05">DMA_ActivatePingPong</a> (unsigned int channel, bool useBurst, void *primDst, void *primSrc, unsigned int primNMinus1, void *altDst, void *altSrc, unsigned int altNMinus1)</td></tr>
<tr class="memdesc:ga7dd7d665c343274d70d5e597121b6b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate DMA ping-pong cycle (used for memory-peripheral transfers).  <a href="#ga7dd7d665c343274d70d5e597121b6b05">More...</a><br /></td></tr>
<tr class="separator:ga7dd7d665c343274d70d5e597121b6b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc90358478008982202768d217375a80"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gabc90358478008982202768d217375a80">DMA_ActivateScatterGather</a> (unsigned int channel, bool useBurst, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html">DMA_DESCRIPTOR_TypeDef</a> *altDescr, unsigned int count)</td></tr>
<tr class="memdesc:gabc90358478008982202768d217375a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate DMA scatter-gather cycle (used for either memory-peripheral or memory-memory transfers).  <a href="#gabc90358478008982202768d217375a80">More...</a><br /></td></tr>
<tr class="separator:gabc90358478008982202768d217375a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab119fe5869e7ebcfd29542d05dae2d29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab119fe5869e7ebcfd29542d05dae2d29">DMA_CfgChannel</a> (unsigned int channel, <a class="el" href="structDMA__CfgChannel__TypeDef.html">DMA_CfgChannel_TypeDef</a> *cfg)</td></tr>
<tr class="memdesc:gab119fe5869e7ebcfd29542d05dae2d29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a DMA channel.  <a href="#gab119fe5869e7ebcfd29542d05dae2d29">More...</a><br /></td></tr>
<tr class="separator:gab119fe5869e7ebcfd29542d05dae2d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6595eabbd98c16c3d610eebb88daf052"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052">DMA_CfgDescr</a> (unsigned int channel, bool primary, <a class="el" href="structDMA__CfgDescr__TypeDef.html">DMA_CfgDescr_TypeDef</a> *cfg)</td></tr>
<tr class="memdesc:ga6595eabbd98c16c3d610eebb88daf052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles.  <a href="#ga6595eabbd98c16c3d610eebb88daf052">More...</a><br /></td></tr>
<tr class="separator:ga6595eabbd98c16c3d610eebb88daf052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365a3587fa185c9b32b549ed8e8dc23"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gac365a3587fa185c9b32b549ed8e8dc23">DMA_CfgDescrScatterGather</a> (<a class="el" href="structDMA__DESCRIPTOR__TypeDef.html">DMA_DESCRIPTOR_TypeDef</a> *descr, unsigned int indx, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html">DMA_CfgDescrSGAlt_TypeDef</a> *cfg)</td></tr>
<tr class="memdesc:gac365a3587fa185c9b32b549ed8e8dc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an alternate DMA descriptor for use with scatter-gather DMA cycles.  <a href="#gac365a3587fa185c9b32b549ed8e8dc23">More...</a><br /></td></tr>
<tr class="separator:gac365a3587fa185c9b32b549ed8e8dc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d47175069b1952534467bf115eb02e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab7d47175069b1952534467bf115eb02e">DMA_ChannelEnable</a> (unsigned int channel, bool enable)</td></tr>
<tr class="memdesc:gab7d47175069b1952534467bf115eb02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable a DMA channel.  <a href="#gab7d47175069b1952534467bf115eb02e">More...</a><br /></td></tr>
<tr class="separator:gab7d47175069b1952534467bf115eb02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad699a3954c696e5523826c04befb6db5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad699a3954c696e5523826c04befb6db5">DMA_ChannelEnabled</a> (unsigned int channel)</td></tr>
<tr class="memdesc:gad699a3954c696e5523826c04befb6db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA channel is enabled.  <a href="#gad699a3954c696e5523826c04befb6db5">More...</a><br /></td></tr>
<tr class="separator:gad699a3954c696e5523826c04befb6db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906324e92ed0f9b14f755ec2b2047590"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga906324e92ed0f9b14f755ec2b2047590">DMA_ChannelRequestEnable</a> (unsigned int channel, bool enable)</td></tr>
<tr class="memdesc:ga906324e92ed0f9b14f755ec2b2047590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable a DMA channel request.  <a href="#ga906324e92ed0f9b14f755ec2b2047590">More...</a><br /></td></tr>
<tr class="separator:ga906324e92ed0f9b14f755ec2b2047590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b244c27cc74059907a25a806eac9b90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1b244c27cc74059907a25a806eac9b90">DMA_Init</a> (<a class="el" href="structDMA__Init__TypeDef.html">DMA_Init_TypeDef</a> *init)</td></tr>
<tr class="memdesc:ga1b244c27cc74059907a25a806eac9b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes DMA controller.  <a href="#ga1b244c27cc74059907a25a806eac9b90">More...</a><br /></td></tr>
<tr class="separator:ga1b244c27cc74059907a25a806eac9b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb597ca009573709f70161c6cfd0cf7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacfb597ca009573709f70161c6cfd0cf7">DMA_IntClear</a> (uint32_t flags)</td></tr>
<tr class="memdesc:gacfb597ca009573709f70161c6cfd0cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear one or more pending DMA interrupts.  <a href="#gacfb597ca009573709f70161c6cfd0cf7">More...</a><br /></td></tr>
<tr class="separator:gacfb597ca009573709f70161c6cfd0cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bf2e67baf12801175384e92f9e2466"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa9bf2e67baf12801175384e92f9e2466">DMA_IntDisable</a> (uint32_t flags)</td></tr>
<tr class="memdesc:gaa9bf2e67baf12801175384e92f9e2466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable one or more DMA interrupts.  <a href="#gaa9bf2e67baf12801175384e92f9e2466">More...</a><br /></td></tr>
<tr class="separator:gaa9bf2e67baf12801175384e92f9e2466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b7107966d22ebf78de2e4f186ea232"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga43b7107966d22ebf78de2e4f186ea232">DMA_IntEnable</a> (uint32_t flags)</td></tr>
<tr class="memdesc:ga43b7107966d22ebf78de2e4f186ea232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable one or more DMA interrupts.  <a href="#ga43b7107966d22ebf78de2e4f186ea232">More...</a><br /></td></tr>
<tr class="separator:ga43b7107966d22ebf78de2e4f186ea232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f61125d13545776c7bef45398729f64"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6f61125d13545776c7bef45398729f64">DMA_IntGet</a> (void)</td></tr>
<tr class="memdesc:ga6f61125d13545776c7bef45398729f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get pending DMA interrupt flags.  <a href="#ga6f61125d13545776c7bef45398729f64">More...</a><br /></td></tr>
<tr class="separator:ga6f61125d13545776c7bef45398729f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ff865e18598c43437e589c9e435f04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf0ff865e18598c43437e589c9e435f04">DMA_IntGetEnabled</a> (void)</td></tr>
<tr class="memdesc:gaf0ff865e18598c43437e589c9e435f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get enabled and pending DMA interrupt flags. Useful for handling more interrupt sources in the same interrupt handler.  <a href="#gaf0ff865e18598c43437e589c9e435f04">More...</a><br /></td></tr>
<tr class="separator:gaf0ff865e18598c43437e589c9e435f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed62cc3df555ca00b05adbbbe87fade1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaed62cc3df555ca00b05adbbbe87fade1">DMA_IntSet</a> (uint32_t flags)</td></tr>
<tr class="memdesc:gaed62cc3df555ca00b05adbbbe87fade1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set one or more pending DMA interrupts.  <a href="#gaed62cc3df555ca00b05adbbbe87fade1">More...</a><br /></td></tr>
<tr class="separator:gaed62cc3df555ca00b05adbbbe87fade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fca8b8a3ce0431d9aebbf432eda751"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gac1fca8b8a3ce0431d9aebbf432eda751">DMA_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:gac1fca8b8a3ce0431d9aebbf432eda751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt handler for DMA cycle completion handling.  <a href="#gac1fca8b8a3ce0431d9aebbf432eda751">More...</a><br /></td></tr>
<tr class="separator:gac1fca8b8a3ce0431d9aebbf432eda751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98484c1f3ff4ca1bef804b1d35f387bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga98484c1f3ff4ca1bef804b1d35f387bd">DMA_RefreshPingPong</a> (unsigned int channel, bool primary, bool useBurst, void *dst, void *src, unsigned int nMinus1, bool stop)</td></tr>
<tr class="memdesc:ga98484c1f3ff4ca1bef804b1d35f387bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh a descriptor used in a DMA ping-pong cycle.  <a href="#ga98484c1f3ff4ca1bef804b1d35f387bd">More...</a><br /></td></tr>
<tr class="separator:ga98484c1f3ff4ca1bef804b1d35f387bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a483de1c773d6cd958434372054b8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga35a483de1c773d6cd958434372054b8b">DMA_Reset</a> (void)</td></tr>
<tr class="memdesc:ga35a483de1c773d6cd958434372054b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the DMA controller.  <a href="#ga35a483de1c773d6cd958434372054b8b">More...</a><br /></td></tr>
<tr class="separator:ga35a483de1c773d6cd958434372054b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gafe909e49269212a92cdc9067d70c5e30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* DMA_FuncPtr_TypeDef) (unsigned int channel, bool primary, void *user)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA interrupt callback function pointer. </p>
<p>Parameters: </p><ul>
<li>channel - The DMA channel the callback function is invoked for. </li>
<li>primary - Indicates if callback is invoked for completion of primary (true) or alternate (false) descriptor. This is mainly useful for ping-pong DMA cycles, in order to know which descriptor to refresh. </li>
<li>user - User definable reference that may be used to pass information to be used by the callback handler. If used, the referenced data must be valid at the point when the interrupt handler invokes the callback. If callback changes any data in the provided user structure, remember that those changes are done in interrupt context, and proper protection of data may be required. </li>
</ul>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00135">135</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga0b815384b08ec6721a23eb8a29db0c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DMA.html#ga0b815384b08ec6721a23eb8a29db0c59">DMA_ArbiterConfig_TypeDef</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of transfers before controller does new arbitration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59accf356c49fd20db0bd4b29c26cec7cec"></a>dmaArbitrate1&#160;</td><td class="fielddoc">
<p>Arbitrate after 1 DMA transfer. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59a9ae7225d14425124b7d51fb069fb2b75"></a>dmaArbitrate2&#160;</td><td class="fielddoc">
<p>Arbitrate after 2 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59ae396a4df34f0a830a44dda7d2cb4bbe9"></a>dmaArbitrate4&#160;</td><td class="fielddoc">
<p>Arbitrate after 4 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59adafa5e7e79ee8b96bf904a5fe2029e50"></a>dmaArbitrate8&#160;</td><td class="fielddoc">
<p>Arbitrate after 8 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59aa3bbe1c19b494e86fb16859c261ab861"></a>dmaArbitrate16&#160;</td><td class="fielddoc">
<p>Arbitrate after 16 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59af85e96cbf05ba58510ffbf7706f4d20a"></a>dmaArbitrate32&#160;</td><td class="fielddoc">
<p>Arbitrate after 32 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59aedb77d66f723a443b1370312ebc439c5"></a>dmaArbitrate64&#160;</td><td class="fielddoc">
<p>Arbitrate after 64 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59a78baebd02d2a4d5bc9ef18442f607312"></a>dmaArbitrate128&#160;</td><td class="fielddoc">
<p>Arbitrate after 128 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59a678e47a6f9ab7635f2ccca6eef4bdb39"></a>dmaArbitrate256&#160;</td><td class="fielddoc">
<p>Arbitrate after 256 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59a2e41244614f28c18c923c13f414ffa7d"></a>dmaArbitrate512&#160;</td><td class="fielddoc">
<p>Arbitrate after 512 DMA transfers. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0b815384b08ec6721a23eb8a29db0c59ac5b792539643a6878ed13629b4c8cccf"></a>dmaArbitrate1024&#160;</td><td class="fielddoc">
<p>Arbitrate after 1024 DMA transfers. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00099">99</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7c5bc2b557c15cabf48a19746df01b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DMA.html#gaf7c5bc2b557c15cabf48a19746df01b7">DMA_CycleCtrl_TypeDef</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type of DMA transfer. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf7c5bc2b557c15cabf48a19746df01b7a63be11c241248128c56500a9d7863029"></a>dmaCycleCtrlBasic&#160;</td><td class="fielddoc">
<p>Basic DMA cycle. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf7c5bc2b557c15cabf48a19746df01b7ac7297053ebff4cac9f14432d7f3ab066"></a>dmaCycleCtrlAuto&#160;</td><td class="fielddoc">
<p>Auto-request DMA cycle. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf7c5bc2b557c15cabf48a19746df01b7af4331d0c4073d4f24b329bb4b5f0a2fc"></a>dmaCycleCtrlPingPong&#160;</td><td class="fielddoc">
<p>Ping-pong DMA cycle. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf7c5bc2b557c15cabf48a19746df01b7a4fcfb852e0cb5792d69f0bf8b42b1e55"></a>dmaCycleCtrlMemScatterGather&#160;</td><td class="fielddoc">
<p>Memory scatter-gather DMA cycle. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf7c5bc2b557c15cabf48a19746df01b7ad5d3b9491d535921b86f9f295426ca95"></a>dmaCycleCtrlPerScatterGather&#160;</td><td class="fielddoc">
<p>Peripheral scatter-gather DMA cycle. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00083">83</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaade1a68a6cbf32800b8ac4046a133988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DMA.html#gaade1a68a6cbf32800b8ac4046a133988">DMA_DataInc_TypeDef</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Amount source/destination address should be incremented for each data transfer. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaade1a68a6cbf32800b8ac4046a133988ab9db5dc3d8cb2364ee74185ca9500b8a"></a>dmaDataInc1&#160;</td><td class="fielddoc">
<p>Increment address 1 byte. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaade1a68a6cbf32800b8ac4046a133988a20c1b6043914c6c3678b2cb5f7a5618b"></a>dmaDataInc2&#160;</td><td class="fielddoc">
<p>Increment address 2 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaade1a68a6cbf32800b8ac4046a133988a07edd8fc13175289dd2e6ac5e14a1044"></a>dmaDataInc4&#160;</td><td class="fielddoc">
<p>Increment address 4 bytes. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaade1a68a6cbf32800b8ac4046a133988a56ebf7629a95d65ff0c5a40030cc6102"></a>dmaDataIncNone&#160;</td><td class="fielddoc">
<p>Do not increment address. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00064">64</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19fed692b981a8dc7e3a5d6b0f281540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__DMA.html#ga19fed692b981a8dc7e3a5d6b0f281540">DMA_DataSize_TypeDef</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data sizes (in number of bytes) to be read/written by DMA transfer. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga19fed692b981a8dc7e3a5d6b0f281540a7364220082afbe44fa77b2e93877f491"></a>dmaDataSize1&#160;</td><td class="fielddoc">
<p>1 byte DMA transfer size. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga19fed692b981a8dc7e3a5d6b0f281540aad69742ea4b6f914331c08fdcf9a5265"></a>dmaDataSize2&#160;</td><td class="fielddoc">
<p>2 byte DMA transfer size. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga19fed692b981a8dc7e3a5d6b0f281540af372081fe5f67e55ac6ac355eaa2c7ba"></a>dmaDataSize4&#160;</td><td class="fielddoc">
<p>4 byte DMA transfer size. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00074">74</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gadaa5cd30f373b3e8150b64c26e53f2cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ActivateAuto </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>primary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>nMinus1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate DMA auto-request cycle (used for memory-memory transfers). </p>
<p>Prior to activating the DMA cycle, the channel and descriptor to be used must have been properly configured.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a channel already activated and in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to activate DMA cycle for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primary</td><td><ul>
<li>true - activate using primary descriptor </li>
<li>false - activate using alternate descriptor</li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>Address to start location to transfer data to. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>Address to start location to transfer data from. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">nMinus1</td><td>Number of DMA transfer elements (minus 1) to transfer (&lt;= 1023). The size of the DMA transfer element (1, 2 or 4 bytes) is configured with <a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052" title="Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. ">DMA_CfgDescr()</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00386">386</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga08f4f9629d30c112adb6d3ecb0e3aeb3">_DMA_CTRL_N_MINUS_1_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, and <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ac7297053ebff4cac9f14432d7f3ab066">dmaCycleCtrlAuto</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b72fd4e3bcc36e68cca16e5fa243a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ActivateBasic </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>primary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>useBurst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>nMinus1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate DMA basic cycle (used for memory-peripheral transfers). </p>
<p>Prior to activating the DMA cycle, the channel and descriptor to be used must have been properly configured.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a channel already activated and in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to activate DMA cycle for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primary</td><td><ul>
<li>true - activate using primary descriptor </li>
<li>false - activate using alternate descriptor</li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">useBurst</td><td>The burst feature is only used on peripherals supporting DMA bursts. Bursts must not be used if the total length (as given by nMinus1) is less than the arbitration rate configured for the descriptor. Please refer to the reference manual for further details on burst usage.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>Address to start location to transfer data to. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>Address to start location to transfer data from. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">nMinus1</td><td>Number of DMA transfer elements (minus 1) to transfer (&lt;= 1023). The size of the DMA transfer element (1, 2 or 4 bytes) is configured with <a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052" title="Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. ">DMA_CfgDescr()</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00449">449</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga08f4f9629d30c112adb6d3ecb0e3aeb3">_DMA_CTRL_N_MINUS_1_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, and <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a63be11c241248128c56500a9d7863029">dmaCycleCtrlBasic</a>.</p>

<p>Referenced by <a class="el" href="group__Cdc.html#gaab8bd37b2a51931c429dbec05e92c11f">CDC_StateChangeEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dd7d665c343274d70d5e597121b6b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ActivatePingPong </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>useBurst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>primDst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>primSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>primNMinus1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>altDst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>altSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>altNMinus1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate DMA ping-pong cycle (used for memory-peripheral transfers). </p>
<p>Prior to activating the DMA cycle, the channel and both descriptors must have been properly configured. The primary descriptor is always the first descriptor to be used by the DMA controller.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a channel already activated and in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to activate DMA cycle for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">useBurst</td><td>The burst feature is only used on peripherals supporting DMA bursts. Bursts must not be used if the total length (as given by nMinus1) is less than the arbitration rate configured for the descriptors. Please refer to the reference manual for further details on burst usage. Notice that this setting is used for both the primary and alternate descriptors.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primDst</td><td>Address to start location to transfer data to, for primary descriptor. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primSrc</td><td>Address to start location to transfer data from, for primary descriptor. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primNMinus1</td><td>Number of DMA transfer elements (minus 1) to transfer (&lt;= 1023), for primary descriptor. The size of the DMA transfer element (1, 2 or 4 bytes) is configured with <a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052" title="Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. ">DMA_CfgDescr()</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">altDst</td><td>Address to start location to transfer data to, for alternate descriptor. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">altSrc</td><td>Address to start location to transfer data from, for alternate descriptor. If NULL, leave setting in descriptor as is from a previous activation.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">altNMinus1</td><td>Number of DMA transfer elements (minus 1) to transfer (&lt;= 1023), for alternate descriptor. The size of the DMA transfer element (1, 2 or 4 bytes) is configured with <a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052" title="Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. ">DMA_CfgDescr()</a>. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00521">521</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga08f4f9629d30c112adb6d3ecb0e3aeb3">_DMA_CTRL_N_MINUS_1_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, and <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7af4331d0c4073d4f24b329bb4b5f0a2fc">dmaCycleCtrlPingPong</a>.</p>

</div>
</div>
<a class="anchor" id="gabc90358478008982202768d217375a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ActivateScatterGather </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>useBurst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__DESCRIPTOR__TypeDef.html">DMA_DESCRIPTOR_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>altDescr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate DMA scatter-gather cycle (used for either memory-peripheral or memory-memory transfers). </p>
<p>Prior to activating the DMA cycle, the array with alternate descriptors must have been properly configured. This function can be reused without reconfiguring the alternate descriptors, as long as <code>count</code> is the same.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a channel already activated and in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to activate DMA cycle for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">useBurst</td><td>The burst feature is only used on peripherals supporting DMA bursts (and thus this parameter is ignored for memory scatter-gather cycles). This parameter determines if bursts should be enabled during DMA transfers using the alternate descriptors. Bursts must not be used if the total length (as given by nMinus1 for the alternate descriptor) is less than the arbitration rate configured for the descriptor. Please refer to the reference manual for further details on burst usage.</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">altDescr</td><td>Pointer to start of array with prepared alternate descriptors. The last descriptor will have its cycle control type reprogrammed to basic type.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Number of alternate descriptors in <code>altDescr</code> array. Maximum number of alternate descriptors is 256. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00591">591</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga411c92ab0452173066b47fbadcf1ff7f">_DMA_CTRL_CYCLE_CTRL_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga720389a112e5bbc012f585f717971a4c">_DMA_CTRL_CYCLE_CTRL_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga0bdf93cab208cf8c9c9557238436c741">_DMA_CTRL_DST_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga91e54aacb7e8af2d65097ccda951e3af">_DMA_CTRL_DST_SIZE_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaf14f7b7e3aa5260915ff31a406957108">_DMA_CTRL_NEXT_USEBURST_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaa5502e396ef02d0d9ab5937f605fae92">_DMA_CTRL_R_POWER_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gae58000bfee9eff96ec2ccdfe3235e584">_DMA_CTRL_SRC_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gac337322950dc05c21bda15d6de217801">_DMA_CTRL_SRC_PROT_CTRL_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga90700566b116f6f9a602a002eda740b6">_DMA_CTRL_SRC_SIZE_SHIFT</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a70bbb5bfebb274e54fabda76b36e717d">DMA_DESCRIPTOR_TypeDef::CTRL</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, <a class="el" href="group__DMA.html#gga0b815384b08ec6721a23eb8a29db0c59ae396a4df34f0a830a44dda7d2cb4bbe9">dmaArbitrate4</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ac7297053ebff4cac9f14432d7f3ab066">dmaCycleCtrlAuto</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a63be11c241248128c56500a9d7863029">dmaCycleCtrlBasic</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a4fcfb852e0cb5792d69f0bf8b42b1e55">dmaCycleCtrlMemScatterGather</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ad5d3b9491d535921b86f9f295426ca95">dmaCycleCtrlPerScatterGather</a>, <a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988a07edd8fc13175289dd2e6ac5e14a1044">dmaDataInc4</a>, <a class="el" href="group__DMA.html#gga19fed692b981a8dc7e3a5d6b0f281540af372081fe5f67e55ac6ac355eaa2c7ba">dmaDataSize4</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a118cb8ab9c8a8fb3f89848e8dd56b3fe">DMA_DESCRIPTOR_TypeDef::DSTEND</a>, <a class="el" href="structDMA__CB__TypeDef.html#aef49c07ddab2e8e1b9c165059defd121">DMA_CB_TypeDef::primary</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a5bf72c750745fe78e3db9b02a84b9f17">DMA_DESCRIPTOR_TypeDef::SRCEND</a>, and <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a4346c88c2a75d91f13030a28b5dbcfbe">DMA_DESCRIPTOR_TypeDef::USER</a>.</p>

</div>
</div>
<a class="anchor" id="gab119fe5869e7ebcfd29542d05dae2d29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_CfgChannel </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__CfgChannel__TypeDef.html">DMA_CfgChannel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a DMA channel. </p>
<p>Configure miscellaneous issues for a DMA channel. This function is typically used once to setup a channel for a certain type of use.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a channel already in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to configure.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Configuration to use. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00701">701</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__BUS.html#gaf8574f14855448ecae32c5a9dd0c7164">BUS_RegBitWrite()</a>, <a class="el" href="structDMA__CfgChannel__TypeDef.html#a78962c32d00b2867da5e1df1aa2898af">DMA_CfgChannel_TypeDef::cb</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, <a class="el" href="structDMA__CfgChannel__TypeDef.html#ae3311c1a3062167007e12c5962a317ed">DMA_CfgChannel_TypeDef::enableInt</a>, <a class="el" href="structDMA__CfgChannel__TypeDef.html#a2ab5794514b10a171b2cdc5588a4c1c3">DMA_CfgChannel_TypeDef::highPri</a>, <a class="el" href="structDMA__CfgChannel__TypeDef.html#a8154995dc0842c9445da5450b8817b77">DMA_CfgChannel_TypeDef::select</a>, and <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a4346c88c2a75d91f13030a28b5dbcfbe">DMA_DESCRIPTOR_TypeDef::USER</a>.</p>

<p>Referenced by <a class="el" href="group__NandFlash.html#ga77237e34d1ad7e9ea927c64f77ec6e24">NANDFLASH_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6595eabbd98c16c3d610eebb88daf052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_CfgDescr </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>primary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__CfgDescr__TypeDef.html">DMA_CfgDescr_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. </p>
<p>This function is used for configuration of a descriptor for the following DMA cycle types:</p>
<ul>
<li>auto-request - used for memory/memory transfer </li>
<li>basic - used for a peripheral/memory transfer </li>
<li>ping-pong - used for a ping-pong based peripheral/memory transfer style providing time to refresh one descriptor while the other is in use.</li>
</ul>
<p>The DMA cycle is not activated, please see <a class="el" href="group__DMA.html#gadaa5cd30f373b3e8150b64c26e53f2cd" title="Activate DMA auto-request cycle (used for memory-memory transfers). ">DMA_ActivateAuto()</a>, <a class="el" href="group__DMA.html#ga6b72fd4e3bcc36e68cca16e5fa243a11" title="Activate DMA basic cycle (used for memory-peripheral transfers). ">DMA_ActivateBasic()</a> or <a class="el" href="group__DMA.html#ga7dd7d665c343274d70d5e597121b6b05" title="Activate DMA ping-pong cycle (used for memory-peripheral transfers). ">DMA_ActivatePingPong()</a> to activate the DMA cycle. In many cases, the configuration only has to be done once, and all subsequent cycles may be activated with the activate function.</p>
<p>For ping-pong DMA cycles, this function must be used both on the primary and the alternate descriptor prior to activating the DMA cycle.</p>
<p>Notice that the DMA channel must also be configured, see <a class="el" href="group__DMA.html#gab119fe5869e7ebcfd29542d05dae2d29" title="Configure a DMA channel. ">DMA_CfgChannel()</a>.</p>
<dl class="section note"><dt>Note</dt><dd>If using this function on a descriptor already activated and in use by the DMA controller, the behaviour is undefined.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to configure for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primary</td><td><ul>
<li>true - configure primary descriptor </li>
<li>false - configure alternate descriptor</li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Configuration to use. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00776">776</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga0bdf93cab208cf8c9c9557238436c741">_DMA_CTRL_DST_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga91e54aacb7e8af2d65097ccda951e3af">_DMA_CTRL_DST_SIZE_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaf14f7b7e3aa5260915ff31a406957108">_DMA_CTRL_NEXT_USEBURST_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaa5502e396ef02d0d9ab5937f605fae92">_DMA_CTRL_R_POWER_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gae58000bfee9eff96ec2ccdfe3235e584">_DMA_CTRL_SRC_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga7bc00d5d7abf4420fc28e3928493b13b">_DMA_CTRL_SRC_PROT_CTRL_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga90700566b116f6f9a602a002eda740b6">_DMA_CTRL_SRC_SIZE_SHIFT</a>, <a class="el" href="structDMA__CfgDescr__TypeDef.html#a415afa217ec9a94adbbea7df76fbe161">DMA_CfgDescr_TypeDef::arbRate</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a70bbb5bfebb274e54fabda76b36e717d">DMA_DESCRIPTOR_TypeDef::CTRL</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga7892e6cd294fad05325adc1c32cbddfa">DMA_CTRL_CYCLE_CTRL_INVALID</a>, <a class="el" href="structDMA__CfgDescr__TypeDef.html#a593b83ca22f666dc278598e91823e1e8">DMA_CfgDescr_TypeDef::dstInc</a>, <a class="el" href="structDMA__CfgDescr__TypeDef.html#a24cd2bca792ea31c9744ede714cd2298">DMA_CfgDescr_TypeDef::hprot</a>, <a class="el" href="structDMA__CfgDescr__TypeDef.html#a7dfe8066fe5a4c7c24b8a3d7ba7af307">DMA_CfgDescr_TypeDef::size</a>, and <a class="el" href="structDMA__CfgDescr__TypeDef.html#a5adb304f0f371a465c9a524322db02e9">DMA_CfgDescr_TypeDef::srcInc</a>.</p>

</div>
</div>
<a class="anchor" id="gac365a3587fa185c9b32b549ed8e8dc23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_CfgDescrScatterGather </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__DESCRIPTOR__TypeDef.html">DMA_DESCRIPTOR_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>descr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html">DMA_CfgDescrSGAlt_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure an alternate DMA descriptor for use with scatter-gather DMA cycles. </p>
<p>In scatter-gather mode, the alternate descriptors are located in one contiguous memory area. Each of the alternate descriptor must be fully configured prior to starting the scatter-gather DMA cycle.</p>
<p>The DMA cycle is not activated by this function, please see <a class="el" href="group__DMA.html#gabc90358478008982202768d217375a80" title="Activate DMA scatter-gather cycle (used for either memory-peripheral or memory-memory transfers)...">DMA_ActivateScatterGather()</a> to activate the DMA cycle. In some cases, the alternate configuration only has to be done once, and all subsequent transfers may be activated with the activate function.</p>
<p>Notice that the DMA channel must also be configured, see <a class="el" href="group__DMA.html#gab119fe5869e7ebcfd29542d05dae2d29" title="Configure a DMA channel. ">DMA_CfgChannel()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">descr</td><td>Points to start of memory area holding the alternate descriptors.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">indx</td><td>Alternate descriptor index number to configure (numbered from 0).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Configuration to use. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00898">898</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga720389a112e5bbc012f585f717971a4c">_DMA_CTRL_CYCLE_CTRL_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga0bdf93cab208cf8c9c9557238436c741">_DMA_CTRL_DST_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga91e54aacb7e8af2d65097ccda951e3af">_DMA_CTRL_DST_SIZE_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaf14f7b7e3aa5260915ff31a406957108">_DMA_CTRL_NEXT_USEBURST_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaa5502e396ef02d0d9ab5937f605fae92">_DMA_CTRL_R_POWER_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gae58000bfee9eff96ec2ccdfe3235e584">_DMA_CTRL_SRC_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga7bc00d5d7abf4420fc28e3928493b13b">_DMA_CTRL_SRC_PROT_CTRL_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga90700566b116f6f9a602a002eda740b6">_DMA_CTRL_SRC_SIZE_SHIFT</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a11927ca5e753b91a064ffa6648589949">DMA_CfgDescrSGAlt_TypeDef::arbRate</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a70bbb5bfebb274e54fabda76b36e717d">DMA_DESCRIPTOR_TypeDef::CTRL</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a4fcfb852e0cb5792d69f0bf8b42b1e55">dmaCycleCtrlMemScatterGather</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7ad5d3b9491d535921b86f9f295426ca95">dmaCycleCtrlPerScatterGather</a>, <a class="el" href="group__DMA.html#ggaade1a68a6cbf32800b8ac4046a133988a56ebf7629a95d65ff0c5a40030cc6102">dmaDataIncNone</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a3933ac2d338fce426818f248f4fcafac">DMA_CfgDescrSGAlt_TypeDef::dst</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a118cb8ab9c8a8fb3f89848e8dd56b3fe">DMA_DESCRIPTOR_TypeDef::DSTEND</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a4099c38e0d4fd7fddb59fa46bf65009b">DMA_CfgDescrSGAlt_TypeDef::dstInc</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a1e4b02d52d2c25d644523398f92c71c9">DMA_CfgDescrSGAlt_TypeDef::hprot</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a682f64b8005ac966a25f71c22781ad17">DMA_CfgDescrSGAlt_TypeDef::nMinus1</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#ae772b4145bf98c306ccd9e220d20eb5b">DMA_CfgDescrSGAlt_TypeDef::peripheral</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a8421dbcb86ace297e5dfc5d0ac1b0745">DMA_CfgDescrSGAlt_TypeDef::size</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#ae37ddd775a13dc551cf13c8a8ead63aa">DMA_CfgDescrSGAlt_TypeDef::src</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a5bf72c750745fe78e3db9b02a84b9f17">DMA_DESCRIPTOR_TypeDef::SRCEND</a>, <a class="el" href="structDMA__CfgDescrSGAlt__TypeDef.html#a4046012b0b6a4225edcd307a06a7f5df">DMA_CfgDescrSGAlt_TypeDef::srcInc</a>, and <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a4346c88c2a75d91f13030a28b5dbcfbe">DMA_DESCRIPTOR_TypeDef::USER</a>.</p>

</div>
</div>
<a class="anchor" id="gab7d47175069b1952534467bf115eb02e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ChannelEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable a DMA channel. </p>
<p>Use this function to explicitly enable or disable a DMA channel. A DMA channel is automatically disabled when the DMA controller has finished a transaction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to enable or disable.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>If 'true' the channel will be enabled. If 'false' the channel will be disabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00974">974</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, and <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>.</p>

<p>Referenced by <a class="el" href="group__DMADRV.html#ga3a04cb3aa30ec2fd955281f55538028d">DMADRV_StopTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gad699a3954c696e5523826c04befb6db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMA_ChannelEnabled </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if DMA channel is enabled. </p>
<p>The DMA channel is disabled when the DMA controller has finished a DMA cycle.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if channel is enabled, false if not. </dd></dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l01003">1003</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, and <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>.</p>

<p>Referenced by <a class="el" href="group__DMADRV.html#ga1a42965073322a9c2b1f8ebb8a67e846">DMADRV_TransferActive()</a>.</p>

</div>
</div>
<a class="anchor" id="ga906324e92ed0f9b14f755ec2b2047590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ChannelRequestEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable a DMA channel request. </p>
<p>Use this function to enable or disable a DMA channel request. This will prevent the DMA from proceeding after its current transaction if disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to enable or disable request on.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>If 'true' request will be enabled. If 'false' request will be disabled. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l01025">1025</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__BUS.html#gaf8574f14855448ecae32c5a9dd0c7164">BUS_RegBitWrite()</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, and <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>.</p>

<p>Referenced by <a class="el" href="group__DMADRV.html#ga3f27a6cff5b646b0faf3eb070ea1393f">DMADRV_PauseTransfer()</a>, and <a class="el" href="group__DMADRV.html#ga4ad4c5b5eff525183a726002afbce071">DMADRV_ResumeTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b244c27cc74059907a25a806eac9b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structDMA__Init__TypeDef.html">DMA_Init_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>init</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes DMA controller. </p>
<p>This function will reset and prepare the DMA controller for use. Although it may be used several times, it is normally only used during system init. If reused during normal operation, notice that any ongoing DMA transfers will be aborted. When completed, the DMA controller is in an enabled state.</p>
<dl class="section note"><dt>Note</dt><dd>Must be invoked before using the DMA controller.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">init</td><td>Pointer to a structure containing DMA init information. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l01057">1057</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>, <a class="el" href="group__CMU.html#ga93913d50050d52b38b0a7c7c08ac81e8">CMU_ClockEnable()</a>, <a class="el" href="group__CMU.html#gga519ea66a1a21e07f2d1cccc9aa55799ea6f64be54830f8f2c8f40192330ab2eb0">cmuClock_DMA</a>, <a class="el" href="structDMA__Init__TypeDef.html#af4145fb76dfb19fa13bd7873bc35f5ce">DMA_Init_TypeDef::controlBlock</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>, <a class="el" href="group__EZR32HG320F64R69.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>, <a class="el" href="group__DMA.html#ga35a483de1c773d6cd958434372054b8b">DMA_Reset()</a>, and <a class="el" href="structDMA__Init__TypeDef.html#a5f223fedb2ef5d2a8e7b219631520c4d">DMA_Init_TypeDef::hprot</a>.</p>

<p>Referenced by <a class="el" href="group__DMADRV.html#ga43d0052d81f16e72914f85248a8554b1">DMADRV_Init()</a>, and <a class="el" href="group__NandFlash.html#ga77237e34d1ad7e9ea927c64f77ec6e24">NANDFLASH_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="gacfb597ca009573709f70161c6cfd0cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DMA_IntClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear one or more pending DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>Pending DMA interrupt sources to clear. Use one or more valid interrupt flags for the DMA module (DMA_IFC_nnn). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00462">462</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9bf2e67baf12801175384e92f9e2466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DMA_IntDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable one or more DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>DMA interrupt sources to disable. Use one or more valid interrupt flags for the DMA module (DMA_IEN_nnn). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00476">476</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="ga43b7107966d22ebf78de2e4f186ea232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DMA_IntEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable one or more DMA interrupts. </p>
<dl class="section note"><dt>Note</dt><dd>Depending on the use, a pending interrupt may already be set prior to enabling the interrupt. Consider using <a class="el" href="group__DMA.html#gacfb597ca009573709f70161c6cfd0cf7" title="Clear one or more pending DMA interrupts. ">DMA_IntClear()</a> prior to enabling if such a pending interrupt should be ignored.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>DMA interrupt sources to enable. Use one or more valid interrupt flags for the DMA module (DMA_IEN_nnn). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00495">495</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f61125d13545776c7bef45398729f64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DMA_IntGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get pending DMA interrupt flags. </p>
<dl class="section note"><dt>Note</dt><dd>The event bits are not cleared by the use of this function.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>DMA interrupt sources pending. Returns one or more valid interrupt flags for the DMA module (DMA_IF_nnn). </dd></dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00512">512</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0ff865e18598c43437e589c9e435f04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DMA_IntGetEnabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get enabled and pending DMA interrupt flags. Useful for handling more interrupt sources in the same interrupt handler. </p>
<dl class="section note"><dt>Note</dt><dd>Interrupt flags are not cleared by the use of this function.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Pending and enabled DMA interrupt sources The return value is the bitwise AND of<ul>
<li>the enabled interrupt sources in DMA_IEN and</li>
<li>the pending interrupt flags DMA_IF </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00532">532</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="gaed62cc3df555ca00b05adbbbe87fade1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DMA_IntSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set one or more pending DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>DMA interrupt sources to set to pending. Use one or more valid interrupt flags for the DMA module (DMA_IFS_nnn). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8h_source.html#l00549">549</a> of file <a class="el" href="em__dma_8h_source.html">em_dma.h</a>.</p>

<p>References <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>.</p>

</div>
</div>
<a class="anchor" id="gac1fca8b8a3ce0431d9aebbf432eda751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt handler for DMA cycle completion handling. </p>
<p>Clears any pending flags and calls registered callback (if any).</p>
<p>If using the default interrupt vector table setup provided, this function is automatically placed in the IRQ table due to weak linking. If taking control over the interrupt vector table in some other way, this interrupt handler must be installed in order to be able to support callback actions.</p>
<p>In order for the user to implement a custom IRQ handler or run without a DMA IRQ handler, the user can define EXCLUDE_DEFAULT_DMA_IRQ_HANDLER with a #define statement or with the compiler option -D. </p>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l00284">284</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="structDMA__CB__TypeDef.html#adc5f73283bed3bfb2de3748c960ba612">DMA_CB_TypeDef::cbFunc</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gac6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>, <a class="el" href="structDMA__CB__TypeDef.html#aef49c07ddab2e8e1b9c165059defd121">DMA_CB_TypeDef::primary</a>, and <a class="el" href="structDMA__CB__TypeDef.html#a8abdebc49467401510597b113b468fcd">DMA_CB_TypeDef::userPtr</a>.</p>

</div>
</div>
<a class="anchor" id="ga98484c1f3ff4ca1bef804b1d35f387bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_RefreshPingPong </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>primary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>useBurst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>nMinus1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>stop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Refresh a descriptor used in a DMA ping-pong cycle. </p>
<p>During a ping-pong DMA cycle, the DMA controller automatically alternates between primary and alternate descriptors, when completing use of a descriptor. While the other descriptor is in use by the DMA controller, the SW should refresh the completed descriptor. This is typically done from the callback defined for the ping-pong cycle.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>DMA channel to refresh ping-pong descriptor for.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">primary</td><td><ul>
<li>true - refresh primary descriptor </li>
<li>false - refresh alternate descriptor</li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">useBurst</td><td>The burst feature is only used on peripherals supporting DMA bursts. Bursts must not be used if the total length (as given by nMinus1) is less than the arbitration rate configured for the descriptor. Please refer to the reference manual for further details on burst usage.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>Address to start location to transfer data to. If NULL, leave setting in descriptor as is.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>Address to start location to transfer data from. If NULL, leave setting in descriptor as is.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">nMinus1</td><td>Number of DMA transfer elements (minus 1) to transfer (&lt;= 1023). The size of the DMA transfer element (1, 2 or 4 bytes) is configured with <a class="el" href="group__DMA.html#ga6595eabbd98c16c3d610eebb88daf052" title="Configure DMA descriptor for auto-request, basic or ping-pong DMA cycles. ">DMA_CfgDescr()</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stop</td><td>Indicate that the DMA ping-pong cycle shall stop <b>after</b> completing use of this descriptor. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l01135">1135</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga411c92ab0452173066b47fbadcf1ff7f">_DMA_CTRL_CYCLE_CTRL_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga720389a112e5bbc012f585f717971a4c">_DMA_CTRL_CYCLE_CTRL_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gae2d502cf92084026382be6815f1ed90e">_DMA_CTRL_DST_INC_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gab8d57e2956c2f03f5f642a85127ebe2a">_DMA_CTRL_DST_INC_NONE</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga0bdf93cab208cf8c9c9557238436c741">_DMA_CTRL_DST_INC_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga08f4f9629d30c112adb6d3ecb0e3aeb3">_DMA_CTRL_N_MINUS_1_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga5797c23bef48a60b6b8ca46fd03ae75a">_DMA_CTRL_N_MINUS_1_SHIFT</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#ga37f27e50e9a9a14a9c09623757250b75">_DMA_CTRL_SRC_INC_MASK</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gaca79296fc5d11663cb230c3f1ea5d3c6">_DMA_CTRL_SRC_INC_NONE</a>, <a class="el" href="group__EZR32HG__DMACTRL__BitFields.html#gae58000bfee9eff96ec2ccdfe3235e584">_DMA_CTRL_SRC_INC_SHIFT</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a70bbb5bfebb274e54fabda76b36e717d">DMA_DESCRIPTOR_TypeDef::CTRL</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7a63be11c241248128c56500a9d7863029">dmaCycleCtrlBasic</a>, <a class="el" href="group__DMA.html#ggaf7c5bc2b557c15cabf48a19746df01b7af4331d0c4073d4f24b329bb4b5f0a2fc">dmaCycleCtrlPingPong</a>, <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a118cb8ab9c8a8fb3f89848e8dd56b3fe">DMA_DESCRIPTOR_TypeDef::DSTEND</a>, and <a class="el" href="structDMA__DESCRIPTOR__TypeDef.html#a5bf72c750745fe78e3db9b02a84b9f17">DMA_DESCRIPTOR_TypeDef::SRCEND</a>.</p>

</div>
</div>
<a class="anchor" id="ga35a483de1c773d6cd958434372054b8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the DMA controller. </p>
<p>This functions will disable the DMA controller and set it to a reset state.</p>
<dl class="section note"><dt>Note</dt><dd>Notice that any ongoing transfers will be aborted. </dd></dl>

<p>Definition at line <a class="el" href="em__dma_8c_source.html#l01227">1227</a> of file <a class="el" href="em__dma_8c_source.html">em_dma.c</a>.</p>

<p>References <a class="el" href="group__EZR32HG__DMA__BitFields.html#gac23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gae655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gab90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gad8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#gad73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>, <a class="el" href="group__EZR32HG320F64R69__Peripheral__Declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>, <a class="el" href="group__EZR32HG320F64R69__Part.html#ga3cec723aa225c0767466f38e8449602c">DMA_CHAN_COUNT</a>, <a class="el" href="group__EZR32HG__DMA__BitFields.html#ga1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>, and <a class="el" href="group__EZR32HG320F64R69.html#gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>.</p>

<p>Referenced by <a class="el" href="group__DMA.html#ga1b244c27cc74059907a25a806eac9b90">DMA_Init()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Mar 10 2016 14:48:31 for EZR32 Happy Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
