
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <BFS_1>:
800000b8: 13 01 c1 00  	addi	sp, sp, 12
800000bc: 23 2a 11 fe  	sw	ra, -12(sp)
800000c0: 23 2e a1 fe  	sw	a0, -4(sp)
800000c4: 83 22 85 01  	lw	t0, 24(a0)
800000c8: 23 2c 51 fe  	sw	t0, -8(sp)
800000cc: 57 40 00 5e  	vmv.v.x	v0, zero
800000d0: ef 00 80 1b  	jal	0x80000288 <_Z13get_global_idj>
800000d4: 83 22 81 ff  	lw	t0, -8(sp)
800000d8: d7 c0 02 5e  	vmv.v.x	v1, t0

800000dc <.Lpcrel_hi0>:
800000dc: 17 03 00 00  	auipc	t1, 0
800000e0: 5b 30 03 10  	setrpc	zero, t1, 256
800000e4: 5b dc 00 0e  	vbge	v0, v1, 0x800001dc <.LBB0_7>
800000e8: 83 22 c1 ff  	lw	t0, -4(sp)
800000ec: 83 a2 82 00  	lw	t0, 8(t0)
800000f0: d7 c0 02 02  	vadd.vx	v1, v0, t0
800000f4: 7b c1 00 00  	vlbu12.v	v2, 0(v1)
800000f8: d7 41 00 5e  	vmv.v.x	v3, zero

800000fc <.Lpcrel_hi1>:
800000fc: 17 03 00 00  	auipc	t1, 0
80000100: 5b 30 03 0e  	setrpc	zero, t1, 224
80000104: 5b 8c 21 0c  	vbeq	v2, v3, 0x800001dc <.LBB0_7>
80000108: 83 22 c1 ff  	lw	t0, -4(sp)
8000010c: 83 a2 02 00  	lw	t0, 0(t0)
80000110: 57 41 00 5e  	vmv.v.x	v2, zero
80000114: d7 c1 02 5e  	vmv.v.x	v3, t0
80000118: 7b f0 20 00  	vsb12.v	v2, 0(v1)
8000011c: d7 b0 01 96  	vsll.vi	v1, v0, 3
80000120: d7 80 30 02  	vadd.vv	v1, v3, v1
80000124: fb a1 40 00  	vlw12.v	v3, 4(v1)

80000128 <.Lpcrel_hi2>:
80000128: 17 03 00 00  	auipc	t1, 0
8000012c: 5b 30 43 0b  	setrpc	zero, t1, 180
80000130: 5b d6 21 0a  	vbge	v2, v3, 0x800001dc <.LBB0_7>
80000134: 83 24 c1 ff  	lw	s1, -4(sp)
80000138: 83 a2 44 01  	lw	t0, 20(s1)
8000013c: 03 a3 04 01  	lw	t1, 16(s1)
80000140: 83 a3 c4 00  	lw	t2, 12(s1)
80000144: 83 a4 44 00  	lw	s1, 4(s1)
80000148: 57 c1 02 5e  	vmv.v.x	v2, t0
8000014c: d7 41 03 5e  	vmv.v.x	v3, t1
80000150: 57 c2 03 5e  	vmv.v.x	v4, t2
80000154: d7 c3 04 5e  	vmv.v.x	v7, s1
80000158: d7 32 12 02  	vadd.vi	v5, v1, 4
8000015c: 7b a3 00 00  	vlw12.v	v6, 0(v1)
80000160: 57 30 01 96  	vsll.vi	v0, v0, 2
80000164: 57 00 20 02  	vadd.vv	v0, v2, v0
80000168: 57 34 61 96  	vsll.vi	v8, v6, 2
8000016c: d7 03 74 02  	vadd.vv	v7, v7, v8
80000170: 93 02 10 00  	li	t0, 1
80000174: 6f 00 80 02  	j	0x8000019c <.LBB0_5>

80000178 <.LBB0_4>:
80000178: 5b 20 00 00  	join	zero, zero, 0
8000017c: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000180: fb a4 00 00  	vlw12.v	v9, 0(v1)
80000184: 57 b3 60 02  	vadd.vi	v6, v6, 1
80000188: 57 04 94 02  	vadd.vv	v8, v9, v8
8000018c: d7 33 72 02  	vadd.vi	v7, v7, 4

80000190 <.Lpcrel_hi3>:
80000190: 17 03 00 00  	auipc	t1, 0
80000194: 5b 30 c3 04  	setrpc	zero, t1, 76
80000198: 5b 52 64 04  	vbge	v6, v8, 0x800001dc <.LBB0_7>

8000019c <.LBB0_5>:
8000019c: 7b a4 03 00  	vlw12.v	v8, 0(v7)
800001a0: d7 04 34 02  	vadd.vv	v9, v3, v8
800001a4: fb c4 04 00  	vlbu12.v	v9, 0(v9)
800001a8: 57 45 00 5e  	vmv.v.x	v10, zero

800001ac <.Lpcrel_hi4>:
800001ac: 17 03 00 00  	auipc	t1, 0
800001b0: 5b 30 c3 fc  	setrpc	zero, t1, -52
800001b4: db 12 95 fc  	vbne	v9, v10, 0x80000178 <.LBB0_4>
800001b8: fb 24 00 00  	vlw12.v	v9, 0(v0)
800001bc: d7 b4 90 02  	vadd.vi	v9, v9, 1
800001c0: 57 35 81 96  	vsll.vi	v10, v8, 2
800001c4: 57 05 25 02  	vadd.vv	v10, v2, v10
800001c8: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800001cc: 57 04 44 02  	vadd.vv	v8, v4, v8
800001d0: d7 c4 02 5e  	vmv.v.x	v9, t0
800001d4: 7b 70 94 00  	vsb12.v	v9, 0(v8)
800001d8: 6f f0 1f fa  	j	0x80000178 <.LBB0_4>

800001dc <.LBB0_7>:
800001dc: 5b 20 00 00  	join	zero, zero, 0
800001e0: 83 20 41 ff  	lw	ra, -12(sp)
800001e4: 13 01 41 ff  	addi	sp, sp, -12
800001e8: 67 80 00 00  	ret

800001ec <BFS_2>:
800001ec: 13 01 c1 00  	addi	sp, sp, 12
800001f0: 23 2a 11 fe  	sw	ra, -12(sp)
800001f4: 23 2c a1 fe  	sw	a0, -8(sp)
800001f8: 83 22 05 01  	lw	t0, 16(a0)
800001fc: 23 2e 51 fe  	sw	t0, -4(sp)
80000200: 57 40 00 5e  	vmv.v.x	v0, zero
80000204: ef 00 40 08  	jal	0x80000288 <_Z13get_global_idj>
80000208: 83 22 c1 ff  	lw	t0, -4(sp)
8000020c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000210 <.Lpcrel_hi5>:
80000210: 17 03 00 00  	auipc	t1, 0
80000214: 5b 30 83 06  	setrpc	zero, t1, 104
80000218: 5b d0 00 06  	vbge	v0, v1, 0x80000278 <.LBB1_3>
8000021c: 83 22 81 ff  	lw	t0, -8(sp)
80000220: 83 a2 42 00  	lw	t0, 4(t0)
80000224: d7 c0 02 02  	vadd.vx	v1, v0, t0
80000228: 7b c1 00 00  	vlbu12.v	v2, 0(v1)
8000022c: d7 41 00 5e  	vmv.v.x	v3, zero

80000230 <.Lpcrel_hi6>:
80000230: 17 03 00 00  	auipc	t1, 0
80000234: 5b 30 83 04  	setrpc	zero, t1, 72
80000238: 5b 80 21 04  	vbeq	v2, v3, 0x80000278 <.LBB1_3>
8000023c: 57 41 00 5e  	vmv.v.x	v2, zero
80000240: 83 23 81 ff  	lw	t2, -8(sp)
80000244: 83 a2 c3 00  	lw	t0, 12(t2)
80000248: 03 a3 83 00  	lw	t1, 8(t2)
8000024c: 83 a3 03 00  	lw	t2, 0(t2)
80000250: d7 c1 02 5e  	vmv.v.x	v3, t0
80000254: 57 42 03 5e  	vmv.v.x	v4, t1
80000258: d7 c2 03 02  	vadd.vx	v5, v0, t2
8000025c: 93 02 10 00  	li	t0, 1
80000260: 57 c3 02 5e  	vmv.v.x	v6, t0
80000264: 7b f0 62 00  	vsb12.v	v6, 0(v5)
80000268: 57 00 40 02  	vadd.vv	v0, v4, v0
8000026c: 7b 70 60 00  	vsb12.v	v6, 0(v0)
80000270: 7b f0 61 00  	vsb12.v	v6, 0(v3)
80000274: 7b f0 20 00  	vsb12.v	v2, 0(v1)

80000278 <.LBB1_3>:
80000278: 5b 20 00 00  	join	zero, zero, 0
8000027c: 83 20 41 ff  	lw	ra, -12(sp)
80000280: 13 01 41 ff  	addi	sp, sp, -12
80000284: 67 80 00 00  	ret

80000288 <_Z13get_global_idj>:
80000288: 13 01 41 00  	addi	sp, sp, 4
8000028c: 23 2e 11 fe  	sw	ra, -4(sp)
80000290: 93 02 20 00  	li	t0, 2
80000294: d7 c0 02 5e  	vmv.v.x	v1, t0

80000298 <.Lpcrel_hi0>:
80000298: 17 03 00 00  	auipc	t1, 0
8000029c: 5b 30 c3 04  	setrpc	zero, t1, 76
800002a0: 5b 88 00 02  	vbeq	v0, v1, 0x800002d0 <.LBB0_4>
800002a4: 93 02 10 00  	li	t0, 1
800002a8: d7 c0 02 5e  	vmv.v.x	v1, t0

800002ac <.Lpcrel_hi1>:
800002ac: 17 03 00 00  	auipc	t1, 0
800002b0: 5b 30 83 03  	setrpc	zero, t1, 56
800002b4: 5b 82 00 02  	vbeq	v0, v1, 0x800002d8 <.LBB0_5>
800002b8: d7 40 00 5e  	vmv.v.x	v1, zero

800002bc <.Lpcrel_hi2>:
800002bc: 17 03 00 00  	auipc	t1, 0
800002c0: 5b 30 83 02  	setrpc	zero, t1, 40
800002c4: 5b 9e 00 00  	vbne	v0, v1, 0x800002e0 <.LBB0_6>
800002c8: ef 00 00 1a  	jal	0x80000468 <__builtin_riscv_global_id_x>
800002cc: 6f 00 80 01  	j	0x800002e4 <.LBB0_7>

800002d0 <.LBB0_4>:
800002d0: ef 00 c0 1f  	jal	0x800004cc <__builtin_riscv_global_id_z>
800002d4: 6f 00 00 01  	j	0x800002e4 <.LBB0_7>

800002d8 <.LBB0_5>:
800002d8: ef 00 40 1c  	jal	0x8000049c <__builtin_riscv_global_id_y>
800002dc: 6f 00 80 00  	j	0x800002e4 <.LBB0_7>

800002e0 <.LBB0_6>:
800002e0: 57 40 00 5e  	vmv.v.x	v0, zero

800002e4 <.LBB0_7>:
800002e4: 5b 20 00 00  	join	zero, zero, 0
800002e8: 83 20 c1 ff  	lw	ra, -4(sp)
800002ec: 13 01 c1 ff  	addi	sp, sp, -4
800002f0: 67 80 00 00  	ret

800002f4 <__builtin_riscv_global_linear_id>:
800002f4: 13 01 41 00  	addi	sp, sp, 4
800002f8: 23 2e 11 fe  	sw	ra, -4(sp)
800002fc: f3 26 30 80  	csrr	a3, 2051
80000300: 83 a2 86 00  	lw	t0, 8(a3)
80000304: ef 00 40 16  	jal	0x80000468 <__builtin_riscv_global_id_x>
80000308: 83 ae 46 02  	lw	t4, 36(a3)
8000030c: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000310: 13 0f 10 00  	li	t5, 1
80000314: 63 82 e2 05  	beq	t0, t5, 0x80000358 <.GLR>

80000318 <.GL_2DIM>:
80000318: ef 00 40 18  	jal	0x8000049c <__builtin_riscv_global_id_y>
8000031c: 83 af c6 00  	lw	t6, 12(a3)
80000320: 03 af 86 02  	lw	t5, 40(a3)
80000324: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000328: 57 e3 6f 96  	vmul.vx	v6, v6, t6
8000032c: d7 02 53 02  	vadd.vv	v5, v5, v6
80000330: 13 0f 20 00  	li	t5, 2
80000334: 63 82 e2 03  	beq	t0, t5, 0x80000358 <.GLR>

80000338 <.GL_3DIM>:
80000338: ef 00 40 19  	jal	0x800004cc <__builtin_riscv_global_id_z>
8000033c: 83 af c6 00  	lw	t6, 12(a3)
80000340: 03 a3 06 01  	lw	t1, 16(a3)
80000344: 03 af c6 02  	lw	t5, 44(a3)
80000348: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000034c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000350: 57 63 63 96  	vmul.vx	v6, v6, t1
80000354: d7 02 53 02  	vadd.vv	v5, v5, v6

80000358 <.GLR>:
80000358: 57 40 50 02  	vadd.vx	v0, v5, zero
8000035c: 83 20 c1 ff  	lw	ra, -4(sp)
80000360: 13 01 c1 ff  	addi	sp, sp, -4
80000364: 67 80 00 00  	ret

80000368 <__builtin_riscv_workgroup_id_x>:
80000368: 73 25 80 80  	csrr	a0, 2056
8000036c: 57 40 05 5e  	vmv.v.x	v0, a0
80000370: 67 80 00 00  	ret

80000374 <__builtin_riscv_workgroup_id_y>:
80000374: 73 25 90 80  	csrr	a0, 2057
80000378: 57 40 05 5e  	vmv.v.x	v0, a0
8000037c: 67 80 00 00  	ret

80000380 <__builtin_riscv_workgroup_id_z>:
80000380: 73 25 a0 80  	csrr	a0, 2058
80000384: 57 40 05 5e  	vmv.v.x	v0, a0
80000388: 67 80 00 00  	ret

8000038c <__builtin_riscv_workitem_id_x>:
8000038c: 13 01 41 00  	addi	sp, sp, 4
80000390: 23 2e 11 fe  	sw	ra, -4(sp)
80000394: 73 25 30 80  	csrr	a0, 2051
80000398: 83 22 85 00  	lw	t0, 8(a0)
8000039c: 73 23 00 80  	csrr	t1, 2048
800003a0: 57 a1 08 52  	vid.v	v2
800003a4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003a8: 03 2e 85 01  	lw	t3, 24(a0)
800003ac: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800003b0: 83 20 c1 ff  	lw	ra, -4(sp)
800003b4: 13 01 c1 ff  	addi	sp, sp, -4
800003b8: 67 80 00 00  	ret

800003bc <__builtin_riscv_workitem_id_y>:
800003bc: 13 01 41 00  	addi	sp, sp, 4
800003c0: 23 2e 11 fe  	sw	ra, -4(sp)
800003c4: 73 25 30 80  	csrr	a0, 2051
800003c8: 83 22 85 00  	lw	t0, 8(a0)
800003cc: 73 23 00 80  	csrr	t1, 2048
800003d0: 57 a1 08 52  	vid.v	v2
800003d4: 57 40 23 02  	vadd.vx	v0, v2, t1
800003d8: 03 2e 85 01  	lw	t3, 24(a0)
800003dc: 83 2e c5 01  	lw	t4, 28(a0)
800003e0: 33 8f ce 03  	mul	t5, t4, t3
800003e4: 57 60 0f 8a  	vremu.vx	v0, v0, t5
800003e8: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800003ec: d7 c0 0e 5e  	vmv.v.x	v1, t4

800003f0 <.hi2>:
800003f0: 17 03 00 00  	auipc	t1, 0
800003f4: 5b 30 43 01  	setrpc	zero, t1, 20
800003f8: 5b c6 00 00  	vblt	v0, v1, 0x80000404 <.end2>
800003fc: 13 0f f0 ff  	li	t5, -1
80000400: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000404 <.end2>:
80000404: 5b 20 00 00  	join	zero, zero, 0
80000408: 83 20 c1 ff  	lw	ra, -4(sp)
8000040c: 13 01 c1 ff  	addi	sp, sp, -4
80000410: 67 80 00 00  	ret

80000414 <__builtin_riscv_workitem_id_z>:
80000414: 13 01 41 00  	addi	sp, sp, 4
80000418: 23 2e 11 fe  	sw	ra, -4(sp)
8000041c: 73 25 30 80  	csrr	a0, 2051
80000420: 73 23 00 80  	csrr	t1, 2048
80000424: 57 a1 08 52  	vid.v	v2
80000428: 57 40 23 02  	vadd.vx	v0, v2, t1
8000042c: 03 2e 85 01  	lw	t3, 24(a0)
80000430: 83 2e c5 01  	lw	t4, 28(a0)
80000434: 03 2f 05 02  	lw	t5, 32(a0)
80000438: b3 8e ce 03  	mul	t4, t4, t3
8000043c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000440: d7 40 0f 5e  	vmv.v.x	v1, t5

80000444 <.hi3>:
80000444: 17 03 00 00  	auipc	t1, 0
80000448: 5b 30 43 01  	setrpc	zero, t1, 20
8000044c: 5b c6 00 00  	vblt	v0, v1, 0x80000458 <.end3>
80000450: 13 0f f0 ff  	li	t5, -1
80000454: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000458 <.end3>:
80000458: 5b 20 00 00  	join	zero, zero, 0
8000045c: 83 20 c1 ff  	lw	ra, -4(sp)
80000460: 13 01 c1 ff  	addi	sp, sp, -4
80000464: 67 80 00 00  	ret

80000468 <__builtin_riscv_global_id_x>:
80000468: 13 01 41 00  	addi	sp, sp, 4
8000046c: 23 2e 11 fe  	sw	ra, -4(sp)
80000470: ef f0 df f1  	jal	0x8000038c <__builtin_riscv_workitem_id_x>
80000474: 73 25 30 80  	csrr	a0, 2051
80000478: 73 23 80 80  	csrr	t1, 2056
8000047c: 03 2e 85 01  	lw	t3, 24(a0)
80000480: 83 2e 45 02  	lw	t4, 36(a0)
80000484: b3 0f c3 03  	mul	t6, t1, t3
80000488: b3 8f df 01  	add	t6, t6, t4
8000048c: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000490: 83 20 c1 ff  	lw	ra, -4(sp)
80000494: 13 01 c1 ff  	addi	sp, sp, -4
80000498: 67 80 00 00  	ret

8000049c <__builtin_riscv_global_id_y>:
8000049c: 13 01 41 00  	addi	sp, sp, 4
800004a0: 23 2e 11 fe  	sw	ra, -4(sp)
800004a4: ef f0 9f f1  	jal	0x800003bc <__builtin_riscv_workitem_id_y>
800004a8: 73 23 90 80  	csrr	t1, 2057
800004ac: 83 23 c5 01  	lw	t2, 28(a0)
800004b0: 83 2e 85 02  	lw	t4, 40(a0)
800004b4: 33 0e 73 02  	mul	t3, t1, t2
800004b8: 33 0e de 01  	add	t3, t3, t4
800004bc: 57 40 0e 02  	vadd.vx	v0, v0, t3
800004c0: 83 20 c1 ff  	lw	ra, -4(sp)
800004c4: 13 01 c1 ff  	addi	sp, sp, -4
800004c8: 67 80 00 00  	ret

800004cc <__builtin_riscv_global_id_z>:
800004cc: 13 01 41 00  	addi	sp, sp, 4
800004d0: 23 2e 11 fe  	sw	ra, -4(sp)
800004d4: ef f0 1f f4  	jal	0x80000414 <__builtin_riscv_workitem_id_z>
800004d8: 73 25 30 80  	csrr	a0, 2051
800004dc: 73 23 a0 80  	csrr	t1, 2058
800004e0: 83 23 05 02  	lw	t2, 32(a0)
800004e4: 03 2e c5 02  	lw	t3, 44(a0)
800004e8: b3 83 63 02  	mul	t2, t2, t1
800004ec: b3 83 c3 01  	add	t2, t2, t3
800004f0: 57 c0 03 02  	vadd.vx	v0, v0, t2
800004f4: 83 20 c1 ff  	lw	ra, -4(sp)
800004f8: 13 01 c1 ff  	addi	sp, sp, -4
800004fc: 67 80 00 00  	ret

80000500 <__builtin_riscv_local_size_x>:
80000500: 73 25 30 80  	csrr	a0, 2051
80000504: 83 22 85 01  	lw	t0, 24(a0)
80000508: 57 c0 02 5e  	vmv.v.x	v0, t0
8000050c: 67 80 00 00  	ret

80000510 <__builtin_riscv_local_size_y>:
80000510: 73 25 30 80  	csrr	a0, 2051
80000514: 83 22 c5 01  	lw	t0, 28(a0)
80000518: 57 c0 02 5e  	vmv.v.x	v0, t0
8000051c: 67 80 00 00  	ret

80000520 <__builtin_riscv_local_size_z>:
80000520: 73 25 30 80  	csrr	a0, 2051
80000524: 83 22 05 02  	lw	t0, 32(a0)
80000528: 57 c0 02 5e  	vmv.v.x	v0, t0
8000052c: 67 80 00 00  	ret

80000530 <__builtin_riscv_global_size_x>:
80000530: 73 25 30 80  	csrr	a0, 2051
80000534: 83 22 c5 00  	lw	t0, 12(a0)
80000538: 57 c0 02 5e  	vmv.v.x	v0, t0
8000053c: 67 80 00 00  	ret

80000540 <__builtin_riscv_global_size_y>:
80000540: 73 25 30 80  	csrr	a0, 2051
80000544: 83 22 05 01  	lw	t0, 16(a0)
80000548: 57 c0 02 5e  	vmv.v.x	v0, t0
8000054c: 67 80 00 00  	ret

80000550 <__builtin_riscv_global_size_z>:
80000550: 73 25 30 80  	csrr	a0, 2051
80000554: 83 22 45 01  	lw	t0, 20(a0)
80000558: 57 c0 02 5e  	vmv.v.x	v0, t0
8000055c: 67 80 00 00  	ret

80000560 <__builtin_riscv_global_offset_x>:
80000560: 73 25 30 80  	csrr	a0, 2051
80000564: 83 22 45 02  	lw	t0, 36(a0)
80000568: 57 c0 02 5e  	vmv.v.x	v0, t0
8000056c: 67 80 00 00  	ret

80000570 <__builtin_riscv_global_offset_y>:
80000570: 73 25 30 80  	csrr	a0, 2051
80000574: 83 22 85 02  	lw	t0, 40(a0)
80000578: 57 c0 02 5e  	vmv.v.x	v0, t0
8000057c: 67 80 00 00  	ret

80000580 <__builtin_riscv_global_offset_z>:
80000580: 73 25 30 80  	csrr	a0, 2051
80000584: 83 22 c5 02  	lw	t0, 44(a0)
80000588: 57 c0 02 5e  	vmv.v.x	v0, t0
8000058c: 67 80 00 00  	ret

80000590 <__builtin_riscv_num_groups_x>:
80000590: 73 25 30 80  	csrr	a0, 2051
80000594: 03 23 c5 00  	lw	t1, 12(a0)
80000598: 83 22 85 01  	lw	t0, 24(a0)
8000059c: 33 53 53 02  	divu	t1, t1, t0
800005a0: 57 40 03 5e  	vmv.v.x	v0, t1
800005a4: 67 80 00 00  	ret

800005a8 <__builtin_riscv_num_groups_y>:
800005a8: 73 25 30 80  	csrr	a0, 2051
800005ac: 03 23 05 01  	lw	t1, 16(a0)
800005b0: 83 22 c5 01  	lw	t0, 28(a0)
800005b4: 33 53 53 02  	divu	t1, t1, t0
800005b8: 57 40 03 5e  	vmv.v.x	v0, t1
800005bc: 67 80 00 00  	ret

800005c0 <__builtin_riscv_num_groups_z>:
800005c0: 73 25 30 80  	csrr	a0, 2051
800005c4: 03 23 45 01  	lw	t1, 20(a0)
800005c8: 83 23 05 02  	lw	t2, 32(a0)
800005cc: 33 53 73 02  	divu	t1, t1, t2
800005d0: 57 40 03 5e  	vmv.v.x	v0, t1
800005d4: 67 80 00 00  	ret

800005d8 <__builtin_riscv_work_dim>:
800005d8: 73 25 30 80  	csrr	a0, 2051
800005dc: 83 22 85 00  	lw	t0, 8(a0)
800005e0: 57 c0 02 5e  	vmv.v.x	v0, t0
800005e4: 67 80 00 00  	ret
