[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Thu May 01 19:15:37 2025
[*]
[dumpfile] "C:\Users\PC\Desktop\Kitaplar\bilgisayar organizasyonu\ödev2\wave_q1.vcd"
[dumpfile_mtime] "Wed Apr 30 10:50:32 2025"
[dumpfile_size] 13815
[savefile] "C:\Users\PC\Desktop\Kitaplar\bilgisayar organizasyonu\ödev2\Q1_view.gtkw"
[timestart] 0
[size] 1028 784
[pos] 316 -178
*-13.550291 5930 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_riscv_processor.
[treeopen] tb_riscv_processor.dut.
[sst_width] 236
[signals_width] 214
[sst_expanded] 1
[sst_vpaned_height] 310
@420
tb_riscv_processor.dut.clk
@23
[color] 3
tb_riscv_processor.dut.PC_current[31:0]
@22
[color] 7
tb_riscv_processor.dut.Instruction[31:0]
@200
-
@28
[color] 3
tb_riscv_processor.dut.Branch
[color] 3
tb_riscv_processor.dut.Jump
@22
[color] 3
tb_riscv_processor.dut.PC_next[31:0]
@200
-input B: imm or reg
@28
[color] 5
tb_riscv_processor.dut.ALUSrc
@24
[color] 5
tb_riscv_processor.dut.rs1_addr[4:0]
@420
[color] 5
tb_riscv_processor.dut.Reg_ReadData1[31:0]
@24
[color] 5
tb_riscv_processor.dut.rs2_addr[4:0]
@420
[color] 5
tb_riscv_processor.dut.Reg_ReadData2[31:0]
[color] 5
tb_riscv_processor.dut.ImmExtended[31:0]
@200
-
@28
[color] 4
tb_riscv_processor.dut.ALUControl[2:0]
@420
[color] 4
tb_riscv_processor.dut.ALU_InputA[31:0]
[color] 4
tb_riscv_processor.dut.ALU_InputB[31:0]
[color] 4
tb_riscv_processor.dut.ALU_Result[31:0]
@200
-
@420
[color] 5
tb_riscv_processor.dut.Mem_ReadData[31:0]
[color] 5
tb_riscv_processor.dut.Result_WriteData[31:0]
@28
[color] 2
tb_riscv_processor.dut.RegWrite
@24
[color] 2
tb_riscv_processor.dut.rd_addr[4:0]
@28
[color] 7
tb_riscv_processor.dut.MemWrite
@c00420
[color] 7
tb_riscv_processor.dut.data_mem.Address[31:0]
@28
[color] 7
(0)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(1)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(2)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(3)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(4)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(5)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(6)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(7)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(8)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(9)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(10)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(11)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(12)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(13)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(14)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(15)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(16)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(17)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(18)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(19)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(20)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(21)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(22)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(23)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(24)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(25)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(26)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(27)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(28)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(29)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(30)tb_riscv_processor.dut.data_mem.Address[31:0]
[color] 7
(31)tb_riscv_processor.dut.data_mem.Address[31:0]
@1401200
-group_end
[pattern_trace] 1
[pattern_trace] 0
