0.6
2018.3
Dec  7 2018
00:33:28
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sim_1/new/TB.vhd,1557580213,vhdl,,,,tb,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_pixel/clk_wiz_pixel.v,1556628483,verilog,,,,clk_wiz_pixel,,,../../../../project_Pong.srcs/sources_1/ip/clk_wiz_pixel,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_pixel/clk_wiz_pixel_clk_wiz.v,1556628483,verilog,,D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/ip/clk_wiz_pixel/clk_wiz_pixel.v,,clk_wiz_pixel_clk_wiz,,,../../../../project_Pong.srcs/sources_1/ip/clk_wiz_pixel,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie10-15/project_Pong/project_Pong.srcs/sources_1/new/Pong.vhd,1557485821,vhdl,,,,pong,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd,1557478917,vhdl,,,,pixel_pulser_h,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd,1557481743,vhdl,,,,pixel_pulser_v,,,,,,,,
