[{"commit":{"message":"use roriw for the rotate left operation"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"32232492bcbea6a1766234782b845d417e601a50"},{"commit":{"message":"more changes based on code review feedback"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"01d6e64a4dbc84cb2c305968801a490f8aae9dbf"},{"commit":{"message":"changes based on code review feedback"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1a840b39c5cceb776ef2e3c8680f8fd196081e8a"},{"commit":{"message":"8313322: RISC-V: implement MD5 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"c56bee39b1c089e959053be1b45356adb7e6317e"}]