###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114229   # Number of WRITE/WRITEP commands
num_reads_done                 =       676148   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526972   # Number of read row buffer hits
num_read_cmds                  =       676146   # Number of READ/READP commands
num_writes_done                =       114235   # Number of read requests issued
num_write_row_hits             =        85477   # Number of write row buffer hits
num_act_cmds                   =       178596   # Number of ACT commands
num_pre_cmds                   =       178569   # Number of PRE commands
num_ondemand_pres              =       155622   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9393591   # Cyles of rank active rank.0
rank_active_cycles.1           =      9118058   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       606409   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       881942   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       737998   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12057   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7271   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6223   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          969   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1415   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1557   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          749   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          891   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20144   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          127   # Write cmd latency (cycles)
write_latency[40-59]           =          170   # Write cmd latency (cycles)
write_latency[60-79]           =          314   # Write cmd latency (cycles)
write_latency[80-99]           =          721   # Write cmd latency (cycles)
write_latency[100-119]         =         1246   # Write cmd latency (cycles)
write_latency[120-139]         =         2386   # Write cmd latency (cycles)
write_latency[140-159]         =         3346   # Write cmd latency (cycles)
write_latency[160-179]         =         4346   # Write cmd latency (cycles)
write_latency[180-199]         =         4817   # Write cmd latency (cycles)
write_latency[200-]            =        96749   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       264498   # Read request latency (cycles)
read_latency[40-59]            =        83480   # Read request latency (cycles)
read_latency[60-79]            =        92403   # Read request latency (cycles)
read_latency[80-99]            =        42839   # Read request latency (cycles)
read_latency[100-119]          =        31844   # Read request latency (cycles)
read_latency[120-139]          =        26099   # Read request latency (cycles)
read_latency[140-159]          =        16552   # Read request latency (cycles)
read_latency[160-179]          =        12692   # Read request latency (cycles)
read_latency[180-199]          =        10328   # Read request latency (cycles)
read_latency[200-]             =        95411   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.70231e+08   # Write energy
read_energy                    =  2.72622e+09   # Read energy
act_energy                     =  4.88639e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91076e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.23332e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8616e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68967e+09   # Active standby energy rank.1
average_read_latency           =      117.247   # Average read request latency (cycles)
average_interarrival           =      12.6519   # Average request interarrival latency (cycles)
total_energy                   =  1.67554e+10   # Total energy (pJ)
average_power                  =      1675.54   # Average power (mW)
average_bandwidth              =       6.7446   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       131009   # Number of WRITE/WRITEP commands
num_reads_done                 =       789898   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       623731   # Number of read row buffer hits
num_read_cmds                  =       789894   # Number of READ/READP commands
num_writes_done                =       131014   # Number of read requests issued
num_write_row_hits             =        95542   # Number of write row buffer hits
num_act_cmds                   =       202544   # Number of ACT commands
num_pre_cmds                   =       202512   # Number of PRE commands
num_ondemand_pres              =       177247   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9295604   # Cyles of rank active rank.0
rank_active_cycles.1           =      9206778   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       704396   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       793222   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       871774   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9316   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7679   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5561   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1006   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          942   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1475   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          767   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          917   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19978   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           91   # Write cmd latency (cycles)
write_latency[40-59]           =          108   # Write cmd latency (cycles)
write_latency[60-79]           =          233   # Write cmd latency (cycles)
write_latency[80-99]           =          485   # Write cmd latency (cycles)
write_latency[100-119]         =         1025   # Write cmd latency (cycles)
write_latency[120-139]         =         1843   # Write cmd latency (cycles)
write_latency[140-159]         =         2812   # Write cmd latency (cycles)
write_latency[160-179]         =         3744   # Write cmd latency (cycles)
write_latency[180-199]         =         4355   # Write cmd latency (cycles)
write_latency[200-]            =       116307   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       271115   # Read request latency (cycles)
read_latency[40-59]            =        97185   # Read request latency (cycles)
read_latency[60-79]            =       101253   # Read request latency (cycles)
read_latency[80-99]            =        53773   # Read request latency (cycles)
read_latency[100-119]          =        40633   # Read request latency (cycles)
read_latency[120-139]          =        32499   # Read request latency (cycles)
read_latency[140-159]          =        22759   # Read request latency (cycles)
read_latency[160-179]          =        18112   # Read request latency (cycles)
read_latency[180-199]          =        14765   # Read request latency (cycles)
read_latency[200-]             =       137798   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.53997e+08   # Write energy
read_energy                    =  3.18485e+09   # Read energy
act_energy                     =   5.5416e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.3811e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.80747e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80046e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74503e+09   # Active standby energy rank.1
average_read_latency           =      139.519   # Average read request latency (cycles)
average_interarrival           =      10.8587   # Average request interarrival latency (cycles)
total_energy                   =   1.7362e+10   # Total energy (pJ)
average_power                  =       1736.2   # Average power (mW)
average_bandwidth              =      7.85845   # Average bandwidth
