{"Thomas Lippert": [0, ["HPC for the human brain project", ["Thomas Lippert"], "https://doi.org/10.1145/2597652.2616584", "ics", 2014]], "Quan Chen": [0, ["LAWS: locality-aware work-stealing for multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Haibing Guan"], "https://doi.org/10.1145/2597652.2597665", "ics", 2014]], "Minyi Guo": [0, ["LAWS: locality-aware work-stealing for multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Haibing Guan"], "https://doi.org/10.1145/2597652.2597665", "ics", 2014]], "Haibing Guan": [0, ["LAWS: locality-aware work-stealing for multi-socket multi-core architectures", ["Quan Chen", "Minyi Guo", "Haibing Guan"], "https://doi.org/10.1145/2597652.2597665", "ics", 2014]], "Chandan Reddy": [0, ["Effective automatic computation placement and dataallocation for parallelization of regular programs", ["Chandan Reddy", "Uday Bondhugula"], "https://doi.org/10.1145/2597652.2597673", "ics", 2014]], "Uday Bondhugula": [0, ["Effective automatic computation placement and dataallocation for parallelization of regular programs", ["Chandan Reddy", "Uday Bondhugula"], "https://doi.org/10.1145/2597652.2597673", "ics", 2014]], "Khaled Z. Ibrahim": [0, ["On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains", ["Khaled Z. Ibrahim", "Katherine A. Yelick"], "https://doi.org/10.1145/2597652.2597657", "ics", 2014]], "Katherine A. Yelick": [0, ["On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains", ["Khaled Z. Ibrahim", "Katherine A. Yelick"], "https://doi.org/10.1145/2597652.2597657", "ics", 2014]], "Md. Wasi-ur-Rahman": [0, ["HOMR: a hybrid approach to exploit maximum overlapping in MapReduce over high performance interconnects", ["Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Nusrat Sharmin Islam", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2597652.2597684", "ics", 2014]], "Xiaoyi Lu": [0, ["HOMR: a hybrid approach to exploit maximum overlapping in MapReduce over high performance interconnects", ["Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Nusrat Sharmin Islam", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2597652.2597684", "ics", 2014]], "Nusrat Sharmin Islam": [0, ["HOMR: a hybrid approach to exploit maximum overlapping in MapReduce over high performance interconnects", ["Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Nusrat Sharmin Islam", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2597652.2597684", "ics", 2014]], "Dhabaleswar K. Panda": [0, ["HOMR: a hybrid approach to exploit maximum overlapping in MapReduce over high performance interconnects", ["Md. Wasi-ur-Rahman", "Xiaoyi Lu", "Nusrat Sharmin Islam", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/2597652.2597684", "ics", 2014]], "Zehan Cui": [0, ["DTail: a flexible approach to DRAM refresh management", ["Zehan Cui", "Sally A. McKee", "Zhongbin Zha", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2597652.2597663", "ics", 2014]], "Sally A. McKee": [0, ["DTail: a flexible approach to DRAM refresh management", ["Zehan Cui", "Sally A. McKee", "Zhongbin Zha", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2597652.2597663", "ics", 2014]], "Zhongbin Zha": [0, ["DTail: a flexible approach to DRAM refresh management", ["Zehan Cui", "Sally A. McKee", "Zhongbin Zha", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2597652.2597663", "ics", 2014]], "Yungang Bao": [0, ["DTail: a flexible approach to DRAM refresh management", ["Zehan Cui", "Sally A. McKee", "Zhongbin Zha", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2597652.2597663", "ics", 2014]], "Mingyu Chen": [0, ["DTail: a flexible approach to DRAM refresh management", ["Zehan Cui", "Sally A. McKee", "Zhongbin Zha", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2597652.2597663", "ics", 2014], ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Yingying Tian": [0, ["Last-level cache deduplication", ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jimenez", "Gabriel H. Loh"], "https://doi.org/10.1145/2597652.2597655", "ics", 2014]], "Samira Manabi Khan": [0, ["Last-level cache deduplication", ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jimenez", "Gabriel H. Loh"], "https://doi.org/10.1145/2597652.2597655", "ics", 2014]], "Daniel A. Jimenez": [0, ["Last-level cache deduplication", ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jimenez", "Gabriel H. Loh"], "https://doi.org/10.1145/2597652.2597655", "ics", 2014]], "Gabriel H. Loh": [0, ["Last-level cache deduplication", ["Yingying Tian", "Samira Manabi Khan", "Daniel A. Jimenez", "Gabriel H. Loh"], "https://doi.org/10.1145/2597652.2597655", "ics", 2014]], "Lingda Li": [0, ["Block value based insertion policy for high performance last-level caches", ["Lingda Li", "Junlin Lu", "Xu Cheng"], "https://doi.org/10.1145/2597652.2597653", "ics", 2014]], "Junlin Lu": [0, ["Block value based insertion policy for high performance last-level caches", ["Lingda Li", "Junlin Lu", "Xu Cheng"], "https://doi.org/10.1145/2597652.2597653", "ics", 2014]], "Xu Cheng": [0, ["Block value based insertion policy for high performance last-level caches", ["Lingda Li", "Junlin Lu", "Xu Cheng"], "https://doi.org/10.1145/2597652.2597653", "ics", 2014]], "Sanyam Mehta": [0, ["Multi-stage coordinated prefetching for present-day processors", ["Sanyam Mehta", "Zhenman Fang", "Antonia Zhai", "Pen-Chung Yew"], "https://doi.org/10.1145/2597652.2597660", "ics", 2014]], "Zhenman Fang": [0, ["Multi-stage coordinated prefetching for present-day processors", ["Sanyam Mehta", "Zhenman Fang", "Antonia Zhai", "Pen-Chung Yew"], "https://doi.org/10.1145/2597652.2597660", "ics", 2014]], "Antonia Zhai": [0, ["Multi-stage coordinated prefetching for present-day processors", ["Sanyam Mehta", "Zhenman Fang", "Antonia Zhai", "Pen-Chung Yew"], "https://doi.org/10.1145/2597652.2597660", "ics", 2014]], "Pen-Chung Yew": [0, ["Multi-stage coordinated prefetching for present-day processors", ["Sanyam Mehta", "Zhenman Fang", "Antonia Zhai", "Pen-Chung Yew"], "https://doi.org/10.1145/2597652.2597660", "ics", 2014]], "Ron A. Oldfield": [0, ["Evaluation of methods to integrate analysis into a large-scale shock shock physics code", ["Ron A. Oldfield", "Kenneth Moreland", "Nathan Fabian", "David H. Rogers"], "https://doi.org/10.1145/2597652.2597668", "ics", 2014]], "Kenneth Moreland": [0, ["Evaluation of methods to integrate analysis into a large-scale shock shock physics code", ["Ron A. Oldfield", "Kenneth Moreland", "Nathan Fabian", "David H. Rogers"], "https://doi.org/10.1145/2597652.2597668", "ics", 2014]], "Nathan Fabian": [0, ["Evaluation of methods to integrate analysis into a large-scale shock shock physics code", ["Ron A. Oldfield", "Kenneth Moreland", "Nathan Fabian", "David H. Rogers"], "https://doi.org/10.1145/2597652.2597668", "ics", 2014]], "David H. Rogers": [0, ["Evaluation of methods to integrate analysis into a large-scale shock shock physics code", ["Ron A. Oldfield", "Kenneth Moreland", "Nathan Fabian", "David H. Rogers"], "https://doi.org/10.1145/2597652.2597668", "ics", 2014]], "Shuo Chen": [0, ["Input-adaptive parallel sparse fast fourier transform for stream processing", ["Shuo Chen", "Xiaoming Li"], "https://doi.org/10.1145/2597652.2597669", "ics", 2014]], "Xiaoming Li": [0, ["Input-adaptive parallel sparse fast fourier transform for stream processing", ["Shuo Chen", "Xiaoming Li"], "https://doi.org/10.1145/2597652.2597669", "ics", 2014]], "Alejandro Chacon": [0, ["Thread-cooperative, bit-parallel computation of levenshtein distance on GPU", ["Alejandro Chacon", "Santiago Marco-Sola", "Antonio Espinosa", "Paolo Ribeca", "Juan Carlos Moure"], "https://doi.org/10.1145/2597652.2597677", "ics", 2014]], "Santiago Marco-Sola": [0, ["Thread-cooperative, bit-parallel computation of levenshtein distance on GPU", ["Alejandro Chacon", "Santiago Marco-Sola", "Antonio Espinosa", "Paolo Ribeca", "Juan Carlos Moure"], "https://doi.org/10.1145/2597652.2597677", "ics", 2014]], "Antonio Espinosa": [0, ["Thread-cooperative, bit-parallel computation of levenshtein distance on GPU", ["Alejandro Chacon", "Santiago Marco-Sola", "Antonio Espinosa", "Paolo Ribeca", "Juan Carlos Moure"], "https://doi.org/10.1145/2597652.2597677", "ics", 2014]], "Paolo Ribeca": [0, ["Thread-cooperative, bit-parallel computation of levenshtein distance on GPU", ["Alejandro Chacon", "Santiago Marco-Sola", "Antonio Espinosa", "Paolo Ribeca", "Juan Carlos Moure"], "https://doi.org/10.1145/2597652.2597677", "ics", 2014]], "Juan Carlos Moure": [0, ["Thread-cooperative, bit-parallel computation of levenshtein distance on GPU", ["Alejandro Chacon", "Santiago Marco-Sola", "Antonio Espinosa", "Paolo Ribeca", "Juan Carlos Moure"], "https://doi.org/10.1145/2597652.2597677", "ics", 2014]], "Olga Pearce": [0, ["Load balancing n-body simulations with highly non-uniform density", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Tom Arsenlis", "Nancy M. Amato"], "https://doi.org/10.1145/2597652.2597659", "ics", 2014]], "Todd Gamblin": [0, ["Load balancing n-body simulations with highly non-uniform density", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Tom Arsenlis", "Nancy M. Amato"], "https://doi.org/10.1145/2597652.2597659", "ics", 2014]], "Bronis R. de Supinski": [0, ["Load balancing n-body simulations with highly non-uniform density", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Tom Arsenlis", "Nancy M. Amato"], "https://doi.org/10.1145/2597652.2597659", "ics", 2014]], "Tom Arsenlis": [0, ["Load balancing n-body simulations with highly non-uniform density", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Tom Arsenlis", "Nancy M. Amato"], "https://doi.org/10.1145/2597652.2597659", "ics", 2014]], "Nancy M. Amato": [0, ["Load balancing n-body simulations with highly non-uniform density", ["Olga Pearce", "Todd Gamblin", "Bronis R. de Supinski", "Tom Arsenlis", "Nancy M. Amato"], "https://doi.org/10.1145/2597652.2597659", "ics", 2014]], "Mark D. Hill": [0, ["21st century computer architecture keynote at 2014 international conference on supercomputing (ICS)", ["Mark D. Hill"], "https://doi.org/10.1145/2597652.2597687", "ics", 2014]], "Min Si": [0, ["MT-MPI: multithreaded MPI for many-core environments", ["Min Si", "Antonio J. Pena", "Pavan Balaji", "Masamichi Takagi", "Yutaka Ishikawa"], "https://doi.org/10.1145/2597652.2597658", "ics", 2014]], "Antonio J. Pena": [0, ["MT-MPI: multithreaded MPI for many-core environments", ["Min Si", "Antonio J. Pena", "Pavan Balaji", "Masamichi Takagi", "Yutaka Ishikawa"], "https://doi.org/10.1145/2597652.2597658", "ics", 2014]], "Pavan Balaji": [0, ["MT-MPI: multithreaded MPI for many-core environments", ["Min Si", "Antonio J. Pena", "Pavan Balaji", "Masamichi Takagi", "Yutaka Ishikawa"], "https://doi.org/10.1145/2597652.2597658", "ics", 2014]], "Masamichi Takagi": [0, ["MT-MPI: multithreaded MPI for many-core environments", ["Min Si", "Antonio J. Pena", "Pavan Balaji", "Masamichi Takagi", "Yutaka Ishikawa"], "https://doi.org/10.1145/2597652.2597658", "ics", 2014]], "Yutaka Ishikawa": [0, ["MT-MPI: multithreaded MPI for many-core environments", ["Min Si", "Antonio J. Pena", "Pavan Balaji", "Masamichi Takagi", "Yutaka Ishikawa"], "https://doi.org/10.1145/2597652.2597658", "ics", 2014]], "Jesper Larsson Traff": [0, ["Implementing a classic: zero-copy all-to-all communication with mpi datatypes", ["Jesper Larsson Traff", "Antoine Rougier", "Sascha Hunold"], "https://doi.org/10.1145/2597652.2597662", "ics", 2014]], "Antoine Rougier": [0, ["Implementing a classic: zero-copy all-to-all communication with mpi datatypes", ["Jesper Larsson Traff", "Antoine Rougier", "Sascha Hunold"], "https://doi.org/10.1145/2597652.2597662", "ics", 2014]], "Sascha Hunold": [0, ["Implementing a classic: zero-copy all-to-all communication with mpi datatypes", ["Jesper Larsson Traff", "Antoine Rougier", "Sascha Hunold"], "https://doi.org/10.1145/2597652.2597662", "ics", 2014]], "Philip C. Roth": [0, ["Value influence analysis for message passing applications", ["Philip C. Roth", "Jeremy S. Meredith"], "https://doi.org/10.1145/2597652.2597666", "ics", 2014]], "Jeremy S. Meredith": [0, ["Value influence analysis for message passing applications", ["Philip C. Roth", "Jeremy S. Meredith"], "https://doi.org/10.1145/2597652.2597666", "ics", 2014]], "Amir Bahmani": [0, ["Scalable performance analysis of exascale MPI programs through signature-based clustering algorithms", ["Amir Bahmani", "Frank Mueller"], "https://doi.org/10.1145/2597652.2597676", "ics", 2014]], "Frank Mueller": [0, ["Scalable performance analysis of exascale MPI programs through signature-based clustering algorithms", ["Amir Bahmani", "Frank Mueller"], "https://doi.org/10.1145/2597652.2597676", "ics", 2014]], "Akhil Langer": [0, ["An optimal distributed load balancing algorithm for homogeneous work units", ["Akhil Langer"], "https://doi.org/10.1145/2597652.2600108", "ics", 2014]], "Josue Feliu": [0, ["Addressing bandwidth contention in SMT multicores through scheduling", ["Josue Feliu", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2597652.2600109", "ics", 2014]], "Julio Sahuquillo": [0, ["Addressing bandwidth contention in SMT multicores through scheduling", ["Josue Feliu", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2597652.2600109", "ics", 2014]], "Salvador Petit": [0, ["Addressing bandwidth contention in SMT multicores through scheduling", ["Josue Feliu", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2597652.2600109", "ics", 2014]], "Jose Duato": [0, ["Addressing bandwidth contention in SMT multicores through scheduling", ["Josue Feliu", "Julio Sahuquillo", "Salvador Petit", "Jose Duato"], "https://doi.org/10.1145/2597652.2600109", "ics", 2014]], "Yang You": [0, ["An adaptive cross-architecture combination method for graph traversal", ["Yang You", "Shuaiwen Leon Song", "Darren J. Kerbyson"], "https://doi.org/10.1145/2597652.2600110", "ics", 2014]], "Shuaiwen Leon Song": [3.180665106294889e-11, ["An adaptive cross-architecture combination method for graph traversal", ["Yang You", "Shuaiwen Leon Song", "Darren J. Kerbyson"], "https://doi.org/10.1145/2597652.2600110", "ics", 2014]], "Darren J. Kerbyson": [0, ["An adaptive cross-architecture combination method for graph traversal", ["Yang You", "Shuaiwen Leon Song", "Darren J. Kerbyson"], "https://doi.org/10.1145/2597652.2600110", "ics", 2014]], "Jun Ohno": [0, ["Accelerating cache coherence mechanism with speculation", ["Jun Ohno", "Kei Hiraki"], "https://doi.org/10.1145/2597652.2600111", "ics", 2014]], "Kei Hiraki": [0, ["Accelerating cache coherence mechanism with speculation", ["Jun Ohno", "Kei Hiraki"], "https://doi.org/10.1145/2597652.2600111", "ics", 2014]], "Takahiro Naruko": [0, ["Reducing energy consumption of NoC by router bypassing", ["Takahiro Naruko"], "https://doi.org/10.1145/2597652.2600112", "ics", 2014]], "Teruo Tanimoto": [0, ["Hardware-assisted scalable flow control of shared receive queue", ["Teruo Tanimoto", "Takatsugu Ono", "Kohta Nakashima", "Takashi Miyoshi"], "https://doi.org/10.1145/2597652.2600113", "ics", 2014]], "Takatsugu Ono": [0, ["Hardware-assisted scalable flow control of shared receive queue", ["Teruo Tanimoto", "Takatsugu Ono", "Kohta Nakashima", "Takashi Miyoshi"], "https://doi.org/10.1145/2597652.2600113", "ics", 2014]], "Kohta Nakashima": [0, ["Hardware-assisted scalable flow control of shared receive queue", ["Teruo Tanimoto", "Takatsugu Ono", "Kohta Nakashima", "Takashi Miyoshi"], "https://doi.org/10.1145/2597652.2600113", "ics", 2014]], "Takashi Miyoshi": [0, ["Hardware-assisted scalable flow control of shared receive queue", ["Teruo Tanimoto", "Takatsugu Ono", "Kohta Nakashima", "Takashi Miyoshi"], "https://doi.org/10.1145/2597652.2600113", "ics", 2014]], "Bin Ren": [0, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014], ["A programming system for xeon phis with runtime SIMD parallelization", ["Xin Huo", "Bin Ren", "Gagan Agrawal"], "https://doi.org/10.1145/2597652.2597682", "ics", 2014]], "Nishkam Ravi": [0, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014]], "Yi Yang": [0.00034603855601744726, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014]], "Min Feng": [0, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014]], "Gagan Agrawal": [0, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014], ["A programming system for xeon phis with runtime SIMD parallelization", ["Xin Huo", "Bin Ren", "Gagan Agrawal"], "https://doi.org/10.1145/2597652.2597682", "ics", 2014]], "Srimat T. Chakradhar": [0, ["Automating and optimizing data transfers for many-core coprocessors", ["Bin Ren", "Nishkam Ravi", "Yi Yang", "Min Feng", "Gagan Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2597652.2600114", "ics", 2014]], "Muthu Manikandan Baskaran": [0, ["Parallelizing and optimizing sparse tensor computations", ["Muthu Manikandan Baskaran", "Benoit Meister", "Richard Lethin"], "https://doi.org/10.1145/2597652.2600115", "ics", 2014]], "Benoit Meister": [0, ["Parallelizing and optimizing sparse tensor computations", ["Muthu Manikandan Baskaran", "Benoit Meister", "Richard Lethin"], "https://doi.org/10.1145/2597652.2600115", "ics", 2014]], "Richard Lethin": [0, ["Parallelizing and optimizing sparse tensor computations", ["Muthu Manikandan Baskaran", "Benoit Meister", "Richard Lethin"], "https://doi.org/10.1145/2597652.2600115", "ics", 2014]], "Yin Lu": [0, ["Revealing applications' access pattern in collective I/O for cache management", ["Yin Lu", "Yong Chen", "Robert Latham", "Yu Zhuang"], "https://doi.org/10.1145/2597652.2597686", "ics", 2014]], "Yong Chen": [0, ["Revealing applications' access pattern in collective I/O for cache management", ["Yin Lu", "Yong Chen", "Robert Latham", "Yu Zhuang"], "https://doi.org/10.1145/2597652.2597686", "ics", 2014]], "Robert Latham": [0, ["Revealing applications' access pattern in collective I/O for cache management", ["Yin Lu", "Yong Chen", "Robert Latham", "Yu Zhuang"], "https://doi.org/10.1145/2597652.2597686", "ics", 2014]], "Yu Zhuang": [0, ["Revealing applications' access pattern in collective I/O for cache management", ["Yin Lu", "Yong Chen", "Robert Latham", "Yu Zhuang"], "https://doi.org/10.1145/2597652.2597686", "ics", 2014]], "Lauro Beltrao Costa": [0, ["Supporting storage configuration for I/O intensive workflows", ["Lauro Beltrao Costa", "Samer Al-Kiswany", "Hao Yang", "Matei Ripeanu"], "https://doi.org/10.1145/2597652.2597679", "ics", 2014]], "Samer Al-Kiswany": [0, ["Supporting storage configuration for I/O intensive workflows", ["Lauro Beltrao Costa", "Samer Al-Kiswany", "Hao Yang", "Matei Ripeanu"], "https://doi.org/10.1145/2597652.2597679", "ics", 2014]], "Hao Yang": [0.05930126644670963, ["Supporting storage configuration for I/O intensive workflows", ["Lauro Beltrao Costa", "Samer Al-Kiswany", "Hao Yang", "Matei Ripeanu"], "https://doi.org/10.1145/2597652.2597679", "ics", 2014]], "Matei Ripeanu": [0, ["Supporting storage configuration for I/O intensive workflows", ["Lauro Beltrao Costa", "Samer Al-Kiswany", "Hao Yang", "Matei Ripeanu"], "https://doi.org/10.1145/2597652.2597679", "ics", 2014]], "Wei Wang": [0.00018742435349849984, ["Understanding the impact of threshold voltage on MLC flash memory performance and reliability", ["Wei Wang", "Tao Xie", "Deng Zhou"], "https://doi.org/10.1145/2597652.2597681", "ics", 2014]], "Tao Xie": [0, ["Understanding the impact of threshold voltage on MLC flash memory performance and reliability", ["Wei Wang", "Tao Xie", "Deng Zhou"], "https://doi.org/10.1145/2597652.2597681", "ics", 2014]], "Deng Zhou": [0, ["Understanding the impact of threshold voltage on MLC flash memory performance and reliability", ["Wei Wang", "Tao Xie", "Deng Zhou"], "https://doi.org/10.1145/2597652.2597681", "ics", 2014]], "Fei Xia": [0, ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Dejun Jiang": [0, ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Jin Xiong": [0, ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Lixin Zhang": [0, ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Ninghui Sun": [0.00014232856847229414, ["DWC: dynamic write consolidation for phase change memory systems", ["Fei Xia", "Dejun Jiang", "Jin Xiong", "Mingyu Chen", "Lixin Zhang", "Ninghui Sun"], "https://doi.org/10.1145/2597652.2597661", "ics", 2014]], "Nathan R. Tallent": [0, ["Palm: easing the burden of analytical performance modeling", ["Nathan R. Tallent", "Adolfy Hoisie"], "https://doi.org/10.1145/2597652.2597683", "ics", 2014]], "Adolfy Hoisie": [0, ["Palm: easing the burden of analytical performance modeling", ["Nathan R. Tallent", "Adolfy Hoisie"], "https://doi.org/10.1145/2597652.2597683", "ics", 2014]], "Ruijin Zhou": [0, ["An end-to-end analysis of file system features on sparse virtual disks", ["Ruijin Zhou", "Sankaran Sivathanu", "Jinpyo Kim", "Bing Tsai", "Tao Li"], "https://doi.org/10.1145/2597652.2597667", "ics", 2014]], "Sankaran Sivathanu": [0, ["An end-to-end analysis of file system features on sparse virtual disks", ["Ruijin Zhou", "Sankaran Sivathanu", "Jinpyo Kim", "Bing Tsai", "Tao Li"], "https://doi.org/10.1145/2597652.2597667", "ics", 2014]], "Jinpyo Kim": [0.9990140646696091, ["An end-to-end analysis of file system features on sparse virtual disks", ["Ruijin Zhou", "Sankaran Sivathanu", "Jinpyo Kim", "Bing Tsai", "Tao Li"], "https://doi.org/10.1145/2597652.2597667", "ics", 2014]], "Bing Tsai": [0, ["An end-to-end analysis of file system features on sparse virtual disks", ["Ruijin Zhou", "Sankaran Sivathanu", "Jinpyo Kim", "Bing Tsai", "Tao Li"], "https://doi.org/10.1145/2597652.2597667", "ics", 2014]], "Tao Li": [0, ["An end-to-end analysis of file system features on sparse virtual disks", ["Ruijin Zhou", "Sankaran Sivathanu", "Jinpyo Kim", "Bing Tsai", "Tao Li"], "https://doi.org/10.1145/2597652.2597667", "ics", 2014]], "Jie Shen": [0, ["Improving performance by matching imbalanced workloads with heterogeneous platforms", ["Jie Shen", "Ana Lucia Varbanescu", "Peng Zou", "Yutong Lu", "Henk J. Sips"], "https://doi.org/10.1145/2597652.2597675", "ics", 2014]], "Ana Lucia Varbanescu": [0, ["Improving performance by matching imbalanced workloads with heterogeneous platforms", ["Jie Shen", "Ana Lucia Varbanescu", "Peng Zou", "Yutong Lu", "Henk J. Sips"], "https://doi.org/10.1145/2597652.2597675", "ics", 2014]], "Peng Zou": [0, ["Improving performance by matching imbalanced workloads with heterogeneous platforms", ["Jie Shen", "Ana Lucia Varbanescu", "Peng Zou", "Yutong Lu", "Henk J. Sips"], "https://doi.org/10.1145/2597652.2597675", "ics", 2014]], "Yutong Lu": [0, ["Improving performance by matching imbalanced workloads with heterogeneous platforms", ["Jie Shen", "Ana Lucia Varbanescu", "Peng Zou", "Yutong Lu", "Henk J. Sips"], "https://doi.org/10.1145/2597652.2597675", "ics", 2014]], "Henk J. Sips": [0, ["Improving performance by matching imbalanced workloads with heterogeneous platforms", ["Jie Shen", "Ana Lucia Varbanescu", "Peng Zou", "Yutong Lu", "Henk J. Sips"], "https://doi.org/10.1145/2597652.2597675", "ics", 2014]], "Shanjiang Tang": [0, ["Long-term resource fairness: towards economic fairness on pay-as-you-use computing systems", ["Shanjiang Tang", "Bu-Sung Lee", "Bingsheng He", "Haikun Liu"], "https://doi.org/10.1145/2597652.2597672", "ics", 2014]], "Bu-Sung Lee": [0.84601791203022, ["Long-term resource fairness: towards economic fairness on pay-as-you-use computing systems", ["Shanjiang Tang", "Bu-Sung Lee", "Bingsheng He", "Haikun Liu"], "https://doi.org/10.1145/2597652.2597672", "ics", 2014]], "Bingsheng He": [0, ["Long-term resource fairness: towards economic fairness on pay-as-you-use computing systems", ["Shanjiang Tang", "Bu-Sung Lee", "Bingsheng He", "Haikun Liu"], "https://doi.org/10.1145/2597652.2597672", "ics", 2014]], "Haikun Liu": [0, ["Long-term resource fairness: towards economic fairness on pay-as-you-use computing systems", ["Shanjiang Tang", "Bu-Sung Lee", "Bingsheng He", "Haikun Liu"], "https://doi.org/10.1145/2597652.2597672", "ics", 2014]], "Marc Snir": [0, ["The future of supercomputing", ["Marc Snir"], "https://doi.org/10.1145/2597652.2616585", "ics", 2014]], "Gordon Erlebacher": [0, ["Acceleration of derivative calculations with application to radial basis function: finite-differences on the intel mic architecture", ["Gordon Erlebacher", "Erik Saule", "Natasha Flyer", "Evan F. Bollig"], "https://doi.org/10.1145/2597652.2597656", "ics", 2014]], "Erik Saule": [0, ["Acceleration of derivative calculations with application to radial basis function: finite-differences on the intel mic architecture", ["Gordon Erlebacher", "Erik Saule", "Natasha Flyer", "Evan F. Bollig"], "https://doi.org/10.1145/2597652.2597656", "ics", 2014]], "Natasha Flyer": [0, ["Acceleration of derivative calculations with application to radial basis function: finite-differences on the intel mic architecture", ["Gordon Erlebacher", "Erik Saule", "Natasha Flyer", "Evan F. Bollig"], "https://doi.org/10.1145/2597652.2597656", "ics", 2014]], "Evan F. Bollig": [0, ["Acceleration of derivative calculations with application to radial basis function: finite-differences on the intel mic architecture", ["Gordon Erlebacher", "Erik Saule", "Natasha Flyer", "Evan F. Bollig"], "https://doi.org/10.1145/2597652.2597656", "ics", 2014]], "Arash Ashari": [0, ["An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs", ["Arash Ashari", "Naser Sedaghati", "John Eisenlohr", "P. Sadayappan"], "https://doi.org/10.1145/2597652.2597678", "ics", 2014]], "Naser Sedaghati": [0, ["An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs", ["Arash Ashari", "Naser Sedaghati", "John Eisenlohr", "P. Sadayappan"], "https://doi.org/10.1145/2597652.2597678", "ics", 2014]], "John Eisenlohr": [0, ["An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs", ["Arash Ashari", "Naser Sedaghati", "John Eisenlohr", "P. Sadayappan"], "https://doi.org/10.1145/2597652.2597678", "ics", 2014]], "P. Sadayappan": [0, ["An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs", ["Arash Ashari", "Naser Sedaghati", "John Eisenlohr", "P. Sadayappan"], "https://doi.org/10.1145/2597652.2597678", "ics", 2014]], "Xin Huo": [0, ["A programming system for xeon phis with runtime SIMD parallelization", ["Xin Huo", "Bin Ren", "Gagan Agrawal"], "https://doi.org/10.1145/2597652.2597682", "ics", 2014]], "Ari B. Hayes": [0, ["Unified on-chip memory allocation for SIMT architecture", ["Ari B. Hayes", "Eddy Z. Zhang"], "https://doi.org/10.1145/2597652.2597685", "ics", 2014]], "Eddy Z. Zhang": [0, ["Unified on-chip memory allocation for SIMT architecture", ["Ari B. Hayes", "Eddy Z. Zhang"], "https://doi.org/10.1145/2597652.2597685", "ics", 2014]], "Yigit Demir": [0, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "Yan Pan": [0, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "Seokwoo Song": [0.9982228577136993, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "Nikos Hardavellas": [0, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "John Kim": [1, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "Gokhan Memik": [0, ["Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects", ["Yigit Demir", "Yan Pan", "Seokwoo Song", "Nikos Hardavellas", "John Kim", "Gokhan Memik"], "https://doi.org/10.1145/2597652.2597664", "ics", 2014]], "Karthikeyan P. Saravanan": [0, ["A performance perspective on energy efficient HPC links", ["Karthikeyan P. Saravanan", "Paul M. Carpenter", "Alex Ramirez"], "https://doi.org/10.1145/2597652.2597671", "ics", 2014]], "Paul M. Carpenter": [0, ["A performance perspective on energy efficient HPC links", ["Karthikeyan P. Saravanan", "Paul M. Carpenter", "Alex Ramirez"], "https://doi.org/10.1145/2597652.2597671", "ics", 2014]], "Alex Ramirez": [0, ["A performance perspective on energy efficient HPC links", ["Karthikeyan P. Saravanan", "Paul M. Carpenter", "Alex Ramirez"], "https://doi.org/10.1145/2597652.2597671", "ics", 2014]], "Hui Meen Nyew": [0, ["Verifying micro-architecture simulators using event traces", ["Hui Meen Nyew", "Nilufer Onder", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/2597652.2597680", "ics", 2014]], "Nilufer Onder": [0, ["Verifying micro-architecture simulators using event traces", ["Hui Meen Nyew", "Nilufer Onder", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/2597652.2597680", "ics", 2014]], "Soner Onder": [0, ["Verifying micro-architecture simulators using event traces", ["Hui Meen Nyew", "Nilufer Onder", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/2597652.2597680", "ics", 2014]], "Zhenlin Wang": [1.5441422807072058e-08, ["Verifying micro-architecture simulators using event traces", ["Hui Meen Nyew", "Nilufer Onder", "Soner Onder", "Zhenlin Wang"], "https://doi.org/10.1145/2597652.2597680", "ics", 2014]], "Fengguang Song": [6.845488176310255e-09, ["Scaling up matrix computations on shared-memory manycore systems with 1000 CPU cores", ["Fengguang Song", "Jack J. Dongarra"], "https://doi.org/10.1145/2597652.2597670", "ics", 2014]], "Jack J. Dongarra": [0, ["Scaling up matrix computations on shared-memory manycore systems with 1000 CPU cores", ["Fengguang Song", "Jack J. Dongarra"], "https://doi.org/10.1145/2597652.2597670", "ics", 2014]], "George Michelogiannakis": [0, ["Collective memory transfers for multi-core chips", ["George Michelogiannakis", "Alexander Williams", "Samuel Williams", "John Shalf"], "https://doi.org/10.1145/2597652.2597654", "ics", 2014]], "Alexander Williams": [0, ["Collective memory transfers for multi-core chips", ["George Michelogiannakis", "Alexander Williams", "Samuel Williams", "John Shalf"], "https://doi.org/10.1145/2597652.2597654", "ics", 2014]], "Samuel Williams": [0, ["Collective memory transfers for multi-core chips", ["George Michelogiannakis", "Alexander Williams", "Samuel Williams", "John Shalf"], "https://doi.org/10.1145/2597652.2597654", "ics", 2014]], "John Shalf": [0, ["Collective memory transfers for multi-core chips", ["George Michelogiannakis", "Alexander Williams", "Samuel Williams", "John Shalf"], "https://doi.org/10.1145/2597652.2597654", "ics", 2014]], "Miquel Pericas": [0, ["Scalable analysis of multicore data reuse and sharing", ["Miquel Pericas", "Kenjiro Taura", "Satoshi Matsuoka"], "https://doi.org/10.1145/2597652.2597674", "ics", 2014]], "Kenjiro Taura": [0, ["Scalable analysis of multicore data reuse and sharing", ["Miquel Pericas", "Kenjiro Taura", "Satoshi Matsuoka"], "https://doi.org/10.1145/2597652.2597674", "ics", 2014]], "Satoshi Matsuoka": [0, ["Scalable analysis of multicore data reuse and sharing", ["Miquel Pericas", "Kenjiro Taura", "Satoshi Matsuoka"], "https://doi.org/10.1145/2597652.2597674", "ics", 2014]]}