// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Wed Sep 28 16:46:39 2022
// Host        : pinceta-MS-7B98 running 64-bit Ubuntu 20.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_rp_dac_0_sim_netlist.v
// Design      : system_rp_dac_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl
   (s_axi_reg_aresetn,
    bram_en_a,
    bram_we_a,
    s_axi_bvalid,
    bram_addr_a,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_wready,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_rready);
  output s_axi_reg_aresetn;
  output bram_en_a;
  output [3:0]bram_we_a;
  output s_axi_bvalid;
  output [9:0]bram_addr_a;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_wready;
  input s_axi_arvalid;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_rready;

  wire [9:0]bram_addr_a;
  wire bram_en_a;
  wire [3:0]bram_we_a;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_reg_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top \gext_inst.abcv4_0_ext_inst 
       (.bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_we_a(bram_we_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_reg_aresetn(s_axi_reg_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl_top
   (s_axi_reg_aresetn,
    bram_en_a,
    bram_we_a,
    s_axi_bvalid,
    bram_addr_a,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_wready,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_rready);
  output s_axi_reg_aresetn;
  output bram_en_a;
  output [3:0]bram_we_a;
  output s_axi_bvalid;
  output [9:0]bram_addr_a;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_wready;
  input s_axi_arvalid;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_rready;

  wire [9:0]bram_addr_a;
  wire bram_en_a;
  wire [3:0]bram_we_a;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_reg_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite \GEN_AXI4LITE.I_AXI_LITE 
       (.bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_we_a(bram_we_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_reg_aresetn(s_axi_reg_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite
   (s_axi_reg_aresetn,
    bram_en_a,
    bram_we_a,
    s_axi_bvalid,
    bram_addr_a,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_wready,
    s_axi_arvalid,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_wstrb,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_rready);
  output s_axi_reg_aresetn;
  output bram_en_a;
  output [3:0]bram_we_a;
  output s_axi_bvalid;
  output [9:0]bram_addr_a;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_wready;
  input s_axi_arvalid;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [3:0]s_axi_wstrb;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_bready;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_rready;

  wire \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0 ;
  wire \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0 ;
  wire \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ;
  wire \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ;
  wire \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0 ;
  wire \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0 ;
  wire axi_aresetn_d1;
  wire axi_aresetn_d2;
  wire [9:0]bram_addr_a;
  wire bram_en_a;
  wire bram_en_a_INST_0_i_1_n_0;
  wire [3:0]bram_we_a;
  wire [2:0]bvalid_cnt;
  wire bvalid_cnt_dec2_out;
  wire p_0_in;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_reg_aresetn;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  LUT6 #(
    .INIT(64'hCCCCCC4CFFEEFF4C)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1 
       (.I0(bram_en_a_INST_0_i_1_n_0),
        .I1(p_0_in),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I4(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I5(s_axi_arvalid),
        .O(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8000800080)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1 
       (.I0(bram_en_a_INST_0_i_1_n_0),
        .I1(p_0_in),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I4(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I5(s_axi_arvalid),
        .O(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF5D0000)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1 
       (.I0(bram_en_a_INST_0_i_1_n_0),
        .I1(p_0_in),
        .I2(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I4(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I5(s_axi_arvalid),
        .O(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[0]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .S(s_axi_reg_aresetn));
  (* FSM_ENCODED_STATES = "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[4]_i_1_n_0 ),
        .Q(p_0_in),
        .R(s_axi_reg_aresetn));
  (* FSM_ENCODED_STATES = "rmw_rd_data:001000,rmw_mod_data:000100,rmw_wr_data:000010,sng_wr_data:100000,idle:000001,rd_data:010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .R(s_axi_reg_aresetn));
  LUT6 #(
    .INIT(64'h0000AAAA22A222A2)) 
    \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1 
       (.I0(s_axi_aresetn),
        .I1(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ),
        .I2(axi_aresetn_d1),
        .I3(axi_aresetn_d2),
        .I4(s_axi_arvalid),
        .I5(s_axi_arready),
        .O(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2 
       (.I0(s_axi_rvalid),
        .I1(s_axi_rready),
        .O(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_i_1_n_0 ),
        .Q(s_axi_arready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAA88808880)) 
    \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1 
       (.I0(s_axi_aresetn),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(s_axi_rready),
        .I5(s_axi_rvalid),
        .O(\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_i_1_n_0 ),
        .Q(s_axi_rvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_aresetn),
        .Q(axi_aresetn_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_aresetn_d1),
        .Q(axi_aresetn_d2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA88AAA8AAA8AAA8)) 
    \GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1 
       (.I0(s_axi_aresetn),
        .I1(bvalid_cnt[1]),
        .I2(bvalid_cnt[0]),
        .I3(bvalid_cnt[2]),
        .I4(s_axi_bready),
        .I5(s_axi_bvalid),
        .O(\GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0 ),
        .Q(s_axi_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_NO_RD_CMD_OPT.axi_wready_int_i_1 
       (.I0(bram_en_a_INST_0_i_1_n_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_aresetn),
        .O(\GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.axi_wready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.axi_wready_int_i_1_n_0 ),
        .Q(s_axi_wready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(bram_en_a_INST_0_i_1_n_0),
        .I2(bvalid_cnt_dec2_out),
        .I3(bvalid_cnt[0]),
        .O(\GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBBBD4442)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1 
       (.I0(bvalid_cnt[0]),
        .I1(bvalid_cnt_dec2_out),
        .I2(bram_en_a_INST_0_i_1_n_0),
        .I3(s_axi_arvalid),
        .I4(bvalid_cnt[1]),
        .O(\GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFF710101008)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1 
       (.I0(bvalid_cnt[1]),
        .I1(bvalid_cnt[0]),
        .I2(bvalid_cnt_dec2_out),
        .I3(bram_en_a_INST_0_i_1_n_0),
        .I4(s_axi_arvalid),
        .I5(bvalid_cnt[2]),
        .O(\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_2 
       (.I0(s_axi_bvalid),
        .I1(s_axi_bready),
        .I2(bvalid_cnt[2]),
        .I3(bvalid_cnt[1]),
        .I4(bvalid_cnt[0]),
        .O(bvalid_cnt_dec2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.bvalid_cnt[0]_i_1_n_0 ),
        .Q(bvalid_cnt[0]),
        .R(s_axi_reg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.bvalid_cnt[1]_i_1_n_0 ),
        .Q(bvalid_cnt[1]),
        .R(s_axi_reg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_RD_CMD_OPT.bvalid_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0 ),
        .Q(bvalid_cnt[2]),
        .R(s_axi_reg_aresetn));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[10]_INST_0 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[8]),
        .O(bram_addr_a[8]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[11]_INST_0 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[9]),
        .O(bram_addr_a[9]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[2]_INST_0 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[0]),
        .O(bram_addr_a[0]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[3]_INST_0 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[1]),
        .O(bram_addr_a[1]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[4]_INST_0 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[2]),
        .O(bram_addr_a[2]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[5]_INST_0 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[3]),
        .O(bram_addr_a[3]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[6]_INST_0 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[4]),
        .O(bram_addr_a[4]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[7]_INST_0 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[5]),
        .O(bram_addr_a[5]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[8]_INST_0 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[6]),
        .O(bram_addr_a[6]));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    \bram_addr_a[9]_INST_0 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I3(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(s_axi_awaddr[7]),
        .O(bram_addr_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hE0FF0000)) 
    bram_en_a_INST_0
       (.I0(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I1(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[5] ),
        .I2(s_axi_arvalid),
        .I3(bram_en_a_INST_0_i_1_n_0),
        .I4(s_axi_aresetn),
        .O(bram_en_a));
  LUT6 #(
    .INIT(64'hD555FFFFFFFFFFFF)) 
    bram_en_a_INST_0_i_1
       (.I0(\FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg_n_0_[0] ),
        .I1(bvalid_cnt[0]),
        .I2(bvalid_cnt[1]),
        .I3(bvalid_cnt[2]),
        .I4(s_axi_awvalid),
        .I5(s_axi_wvalid),
        .O(bram_en_a_INST_0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bram_rst_a_INST_0
       (.I0(s_axi_aresetn),
        .O(s_axi_reg_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bram_we_a[0]_INST_0 
       (.I0(s_axi_wstrb[0]),
        .I1(s_axi_arvalid),
        .I2(bram_en_a_INST_0_i_1_n_0),
        .O(bram_we_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bram_we_a[1]_INST_0 
       (.I0(s_axi_wstrb[1]),
        .I1(s_axi_arvalid),
        .I2(bram_en_a_INST_0_i_1_n_0),
        .O(bram_we_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bram_we_a[2]_INST_0 
       (.I0(s_axi_wstrb[2]),
        .I1(s_axi_arvalid),
        .I2(bram_en_a_INST_0_i_1_n_0),
        .O(bram_we_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bram_we_a[3]_INST_0 
       (.I0(s_axi_wstrb[3]),
        .I1(s_axi_arvalid),
        .I2(bram_en_a_INST_0_i_1_n_0),
        .O(bram_we_a[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib
   (\cfg_chb_outshift_reg[2] ,
    \dac_o_reg[15]_0 ,
    Q,
    \dac_o_reg[11]_0 ,
    \dac_o_reg[7]_0 ,
    S,
    clk,
    B,
    p_8_in,
    dac_mult_reg_0,
    cfg_loopback_chb,
    \dac_b_diff_reg[15] ,
    \dac_b_diff_reg[15]_0 ,
    \dac_o_reg[0]_0 );
  output \cfg_chb_outshift_reg[2] ;
  output [3:0]\dac_o_reg[15]_0 ;
  output [15:0]Q;
  output [3:0]\dac_o_reg[11]_0 ;
  output [3:0]\dac_o_reg[7]_0 ;
  output [3:0]S;
  input clk;
  input [15:0]B;
  input [27:0]p_8_in;
  input [1:0]dac_mult_reg_0;
  input cfg_loopback_chb;
  input [15:0]\dac_b_diff_reg[15] ;
  input [15:0]\dac_b_diff_reg[15]_0 ;
  input [0:0]\dac_o_reg[0]_0 ;

  wire [15:0]B;
  wire [15:0]Q;
  wire [3:0]S;
  wire \cfg_chb_outshift_reg[2] ;
  wire cfg_loopback_chb;
  wire clk;
  wire [15:0]\dac_b_diff_reg[15] ;
  wire [15:0]\dac_b_diff_reg[15]_0 ;
  wire [1:0]dac_mult_reg_0;
  wire [31:15]dac_mult_reg__0;
  wire dac_mult_reg_n_100;
  wire dac_mult_reg_n_101;
  wire dac_mult_reg_n_102;
  wire dac_mult_reg_n_103;
  wire dac_mult_reg_n_104;
  wire dac_mult_reg_n_105;
  wire dac_mult_reg_n_91;
  wire dac_mult_reg_n_92;
  wire dac_mult_reg_n_93;
  wire dac_mult_reg_n_94;
  wire dac_mult_reg_n_95;
  wire dac_mult_reg_n_96;
  wire dac_mult_reg_n_97;
  wire dac_mult_reg_n_98;
  wire dac_mult_reg_n_99;
  wire \dac_o[0]_i_1_n_0 ;
  wire \dac_o[10]_i_1_n_0 ;
  wire \dac_o[11]_i_1_n_0 ;
  wire \dac_o[12]_i_1_n_0 ;
  wire \dac_o[13]_i_1_n_0 ;
  wire \dac_o[14]_i_1_n_0 ;
  wire \dac_o[1]_i_1_n_0 ;
  wire \dac_o[2]_i_1_n_0 ;
  wire \dac_o[3]_i_1_n_0 ;
  wire \dac_o[4]_i_1_n_0 ;
  wire \dac_o[5]_i_1_n_0 ;
  wire \dac_o[6]_i_1_n_0 ;
  wire \dac_o[7]_i_1_n_0 ;
  wire \dac_o[8]_i_1_n_0 ;
  wire \dac_o[9]_i_1_n_0 ;
  wire [0:0]\dac_o_reg[0]_0 ;
  wire [3:0]\dac_o_reg[11]_0 ;
  wire [3:0]\dac_o_reg[15]_0 ;
  wire [3:0]\dac_o_reg[7]_0 ;
  wire [16:0]dac_sum_r;
  wire dac_sum_r0_carry__0_i_1__0_n_0;
  wire dac_sum_r0_carry__0_i_2__0_n_0;
  wire dac_sum_r0_carry__0_i_3__0_n_0;
  wire dac_sum_r0_carry__0_i_4__0_n_0;
  wire dac_sum_r0_carry__0_n_0;
  wire dac_sum_r0_carry__0_n_1;
  wire dac_sum_r0_carry__0_n_2;
  wire dac_sum_r0_carry__0_n_3;
  wire dac_sum_r0_carry__0_n_4;
  wire dac_sum_r0_carry__0_n_5;
  wire dac_sum_r0_carry__0_n_6;
  wire dac_sum_r0_carry__0_n_7;
  wire dac_sum_r0_carry__1_i_1__0_n_0;
  wire dac_sum_r0_carry__1_i_2__0_n_0;
  wire dac_sum_r0_carry__1_i_3__0_n_0;
  wire dac_sum_r0_carry__1_i_4__0_n_0;
  wire dac_sum_r0_carry__1_n_0;
  wire dac_sum_r0_carry__1_n_1;
  wire dac_sum_r0_carry__1_n_2;
  wire dac_sum_r0_carry__1_n_3;
  wire dac_sum_r0_carry__1_n_4;
  wire dac_sum_r0_carry__1_n_5;
  wire dac_sum_r0_carry__1_n_6;
  wire dac_sum_r0_carry__1_n_7;
  wire dac_sum_r0_carry__2_i_1__0_n_0;
  wire dac_sum_r0_carry__2_i_2__0_n_0;
  wire dac_sum_r0_carry__2_i_3__0_n_0;
  wire dac_sum_r0_carry__2_n_2;
  wire dac_sum_r0_carry__2_n_3;
  wire dac_sum_r0_carry__2_n_5;
  wire dac_sum_r0_carry__2_n_6;
  wire dac_sum_r0_carry__2_n_7;
  wire dac_sum_r0_carry_i_1__0_n_0;
  wire dac_sum_r0_carry_i_2__0_n_0;
  wire dac_sum_r0_carry_i_3__0_n_0;
  wire dac_sum_r0_carry_i_4__0_n_0;
  wire dac_sum_r0_carry_n_0;
  wire dac_sum_r0_carry_n_1;
  wire dac_sum_r0_carry_n_2;
  wire dac_sum_r0_carry_n_3;
  wire dac_sum_r0_carry_n_4;
  wire dac_sum_r0_carry_n_5;
  wire dac_sum_r0_carry_n_6;
  wire \dac_sum_r[2]_i_1__0_n_0 ;
  wire \dac_sum_reg_n_0_[0] ;
  wire \dac_sum_reg_n_0_[10] ;
  wire \dac_sum_reg_n_0_[11] ;
  wire \dac_sum_reg_n_0_[12] ;
  wire \dac_sum_reg_n_0_[13] ;
  wire \dac_sum_reg_n_0_[14] ;
  wire \dac_sum_reg_n_0_[15] ;
  wire \dac_sum_reg_n_0_[1] ;
  wire \dac_sum_reg_n_0_[2] ;
  wire \dac_sum_reg_n_0_[3] ;
  wire \dac_sum_reg_n_0_[4] ;
  wire \dac_sum_reg_n_0_[5] ;
  wire \dac_sum_reg_n_0_[6] ;
  wire \dac_sum_reg_n_0_[7] ;
  wire \dac_sum_reg_n_0_[8] ;
  wire \dac_sum_reg_n_0_[9] ;
  wire p_1_in0;
  wire [27:0]p_8_in;
  wire NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dac_mult_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dac_mult_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dac_mult_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dac_mult_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_dac_mult_reg_P_UNCONNECTED;
  wire [47:0]NLW_dac_mult_reg_PCOUT_UNCONNECTED;
  wire [0:0]NLW_dac_sum_r0_carry_O_UNCONNECTED;
  wire [3:2]NLW_dac_sum_r0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_dac_sum_r0_carry__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[11]_i_6 
       (.I0(Q[11]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [11]),
        .I3(\dac_b_diff_reg[15]_0 [11]),
        .O(\dac_o_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[11]_i_7 
       (.I0(Q[10]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [10]),
        .I3(\dac_b_diff_reg[15]_0 [10]),
        .O(\dac_o_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[11]_i_8 
       (.I0(Q[9]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [9]),
        .I3(\dac_b_diff_reg[15]_0 [9]),
        .O(\dac_o_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[11]_i_9 
       (.I0(Q[8]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [8]),
        .I3(\dac_b_diff_reg[15]_0 [8]),
        .O(\dac_o_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[15]_i_5 
       (.I0(Q[15]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [15]),
        .I3(\dac_b_diff_reg[15]_0 [15]),
        .O(\dac_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[15]_i_6 
       (.I0(Q[14]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [14]),
        .I3(\dac_b_diff_reg[15]_0 [14]),
        .O(\dac_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[15]_i_7 
       (.I0(Q[13]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [13]),
        .I3(\dac_b_diff_reg[15]_0 [13]),
        .O(\dac_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[15]_i_8 
       (.I0(Q[12]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [12]),
        .I3(\dac_b_diff_reg[15]_0 [12]),
        .O(\dac_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[3]_i_6 
       (.I0(Q[3]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [3]),
        .I3(\dac_b_diff_reg[15]_0 [3]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[3]_i_7 
       (.I0(Q[2]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [2]),
        .I3(\dac_b_diff_reg[15]_0 [2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[3]_i_8 
       (.I0(Q[1]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [1]),
        .I3(\dac_b_diff_reg[15]_0 [1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[3]_i_9 
       (.I0(Q[0]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [0]),
        .I3(\dac_b_diff_reg[15]_0 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[7]_i_6 
       (.I0(Q[7]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [7]),
        .I3(\dac_b_diff_reg[15]_0 [7]),
        .O(\dac_o_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[7]_i_7 
       (.I0(Q[6]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [6]),
        .I3(\dac_b_diff_reg[15]_0 [6]),
        .O(\dac_o_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[7]_i_8 
       (.I0(Q[5]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [5]),
        .I3(\dac_b_diff_reg[15]_0 [5]),
        .O(\dac_o_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_b_diff[7]_i_9 
       (.I0(Q[4]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_diff_reg[15] [4]),
        .I3(\dac_b_diff_reg[15]_0 [4]),
        .O(\dac_o_reg[7]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dac_mult_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_8_in[13:0],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dac_mult_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dac_mult_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dac_mult_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dac_mult_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_dac_mult_reg_P_UNCONNECTED[47:32],dac_mult_reg__0,dac_mult_reg_n_91,dac_mult_reg_n_92,dac_mult_reg_n_93,dac_mult_reg_n_94,dac_mult_reg_n_95,dac_mult_reg_n_96,dac_mult_reg_n_97,dac_mult_reg_n_98,dac_mult_reg_n_99,dac_mult_reg_n_100,dac_mult_reg_n_101,dac_mult_reg_n_102,dac_mult_reg_n_103,dac_mult_reg_n_104,dac_mult_reg_n_105}),
        .PATTERNBDETECT(NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dac_mult_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    dac_mult_reg_i_17__0
       (.I0(dac_mult_reg_0[0]),
        .I1(dac_mult_reg_0[1]),
        .O(\cfg_chb_outshift_reg[2] ));
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[0]_i_1 
       (.I0(\dac_sum_reg_n_0_[0] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[10]_i_1 
       (.I0(\dac_sum_reg_n_0_[10] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[11]_i_1 
       (.I0(\dac_sum_reg_n_0_[11] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[12]_i_1 
       (.I0(\dac_sum_reg_n_0_[12] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[13]_i_1 
       (.I0(\dac_sum_reg_n_0_[13] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[14]_i_1 
       (.I0(\dac_sum_reg_n_0_[14] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[1]_i_1 
       (.I0(\dac_sum_reg_n_0_[1] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[2]_i_1 
       (.I0(\dac_sum_reg_n_0_[2] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[3]_i_1 
       (.I0(\dac_sum_reg_n_0_[3] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[4]_i_1 
       (.I0(\dac_sum_reg_n_0_[4] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[5]_i_1 
       (.I0(\dac_sum_reg_n_0_[5] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[6]_i_1 
       (.I0(\dac_sum_reg_n_0_[6] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[7]_i_1 
       (.I0(\dac_sum_reg_n_0_[7] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[8]_i_1 
       (.I0(\dac_sum_reg_n_0_[8] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[9]_i_1 
       (.I0(\dac_sum_reg_n_0_[9] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[9]_i_1_n_0 ));
  FDRE \dac_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in0),
        .Q(Q[15]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\dac_o_reg[0]_0 ));
  FDRE \dac_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\dac_o_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry
       (.CI(1'b0),
        .CO({dac_sum_r0_carry_n_0,dac_sum_r0_carry_n_1,dac_sum_r0_carry_n_2,dac_sum_r0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[20:17]),
        .O({dac_sum_r0_carry_n_4,dac_sum_r0_carry_n_5,dac_sum_r0_carry_n_6,NLW_dac_sum_r0_carry_O_UNCONNECTED[0]}),
        .S({dac_sum_r0_carry_i_1__0_n_0,dac_sum_r0_carry_i_2__0_n_0,dac_sum_r0_carry_i_3__0_n_0,dac_sum_r0_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__0
       (.CI(dac_sum_r0_carry_n_0),
        .CO({dac_sum_r0_carry__0_n_0,dac_sum_r0_carry__0_n_1,dac_sum_r0_carry__0_n_2,dac_sum_r0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[24:21]),
        .O({dac_sum_r0_carry__0_n_4,dac_sum_r0_carry__0_n_5,dac_sum_r0_carry__0_n_6,dac_sum_r0_carry__0_n_7}),
        .S({dac_sum_r0_carry__0_i_1__0_n_0,dac_sum_r0_carry__0_i_2__0_n_0,dac_sum_r0_carry__0_i_3__0_n_0,dac_sum_r0_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_1__0
       (.I0(dac_mult_reg__0[24]),
        .I1(p_8_in[21]),
        .O(dac_sum_r0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_2__0
       (.I0(dac_mult_reg__0[23]),
        .I1(p_8_in[20]),
        .O(dac_sum_r0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_3__0
       (.I0(dac_mult_reg__0[22]),
        .I1(p_8_in[19]),
        .O(dac_sum_r0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_4__0
       (.I0(dac_mult_reg__0[21]),
        .I1(p_8_in[18]),
        .O(dac_sum_r0_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__1
       (.CI(dac_sum_r0_carry__0_n_0),
        .CO({dac_sum_r0_carry__1_n_0,dac_sum_r0_carry__1_n_1,dac_sum_r0_carry__1_n_2,dac_sum_r0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[28:25]),
        .O({dac_sum_r0_carry__1_n_4,dac_sum_r0_carry__1_n_5,dac_sum_r0_carry__1_n_6,dac_sum_r0_carry__1_n_7}),
        .S({dac_sum_r0_carry__1_i_1__0_n_0,dac_sum_r0_carry__1_i_2__0_n_0,dac_sum_r0_carry__1_i_3__0_n_0,dac_sum_r0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_1__0
       (.I0(dac_mult_reg__0[28]),
        .I1(p_8_in[25]),
        .O(dac_sum_r0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_2__0
       (.I0(dac_mult_reg__0[27]),
        .I1(p_8_in[24]),
        .O(dac_sum_r0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_3__0
       (.I0(dac_mult_reg__0[26]),
        .I1(p_8_in[23]),
        .O(dac_sum_r0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_4__0
       (.I0(dac_mult_reg__0[25]),
        .I1(p_8_in[22]),
        .O(dac_sum_r0_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__2
       (.CI(dac_sum_r0_carry__1_n_0),
        .CO({NLW_dac_sum_r0_carry__2_CO_UNCONNECTED[3:2],dac_sum_r0_carry__2_n_2,dac_sum_r0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_8_in[27],dac_mult_reg__0[29]}),
        .O({NLW_dac_sum_r0_carry__2_O_UNCONNECTED[3],dac_sum_r0_carry__2_n_5,dac_sum_r0_carry__2_n_6,dac_sum_r0_carry__2_n_7}),
        .S({1'b0,dac_sum_r0_carry__2_i_1__0_n_0,dac_sum_r0_carry__2_i_2__0_n_0,dac_sum_r0_carry__2_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_1__0
       (.I0(dac_mult_reg__0[31]),
        .I1(p_8_in[27]),
        .O(dac_sum_r0_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_2__0
       (.I0(p_8_in[27]),
        .I1(dac_mult_reg__0[30]),
        .O(dac_sum_r0_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_3__0
       (.I0(dac_mult_reg__0[29]),
        .I1(p_8_in[26]),
        .O(dac_sum_r0_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_1__0
       (.I0(dac_mult_reg__0[20]),
        .I1(p_8_in[17]),
        .O(dac_sum_r0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_2__0
       (.I0(dac_mult_reg__0[19]),
        .I1(p_8_in[16]),
        .O(dac_sum_r0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_3__0
       (.I0(dac_mult_reg__0[18]),
        .I1(p_8_in[15]),
        .O(dac_sum_r0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_4__0
       (.I0(dac_mult_reg__0[17]),
        .I1(p_8_in[14]),
        .O(dac_sum_r0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_sum_r[2]_i_1__0 
       (.I0(dac_mult_reg__0[17]),
        .I1(p_8_in[14]),
        .O(\dac_sum_r[2]_i_1__0_n_0 ));
  FDRE \dac_sum_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_mult_reg__0[15]),
        .Q(dac_sum_r[0]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_7),
        .Q(dac_sum_r[10]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_6),
        .Q(dac_sum_r[11]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_5),
        .Q(dac_sum_r[12]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_4),
        .Q(dac_sum_r[13]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_7),
        .Q(dac_sum_r[14]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_6),
        .Q(dac_sum_r[15]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_5),
        .Q(dac_sum_r[16]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_mult_reg__0[16]),
        .Q(dac_sum_r[1]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_sum_r[2]_i_1__0_n_0 ),
        .Q(dac_sum_r[2]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_6),
        .Q(dac_sum_r[3]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_5),
        .Q(dac_sum_r[4]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_4),
        .Q(dac_sum_r[5]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_7),
        .Q(dac_sum_r[6]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_6),
        .Q(dac_sum_r[7]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_5),
        .Q(dac_sum_r[8]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_4),
        .Q(dac_sum_r[9]),
        .R(1'b0));
  FDRE \dac_sum_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[0]),
        .Q(\dac_sum_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dac_sum_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[10]),
        .Q(\dac_sum_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dac_sum_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[11]),
        .Q(\dac_sum_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dac_sum_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[12]),
        .Q(\dac_sum_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dac_sum_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[13]),
        .Q(\dac_sum_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dac_sum_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[14]),
        .Q(\dac_sum_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dac_sum_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[15]),
        .Q(\dac_sum_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dac_sum_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[16]),
        .Q(p_1_in0),
        .R(1'b0));
  FDRE \dac_sum_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[1]),
        .Q(\dac_sum_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dac_sum_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[2]),
        .Q(\dac_sum_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dac_sum_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[3]),
        .Q(\dac_sum_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dac_sum_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[4]),
        .Q(\dac_sum_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dac_sum_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[5]),
        .Q(\dac_sum_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dac_sum_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[6]),
        .Q(\dac_sum_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dac_sum_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[7]),
        .Q(\dac_sum_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dac_sum_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[8]),
        .Q(\dac_sum_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dac_sum_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[9]),
        .Q(\dac_sum_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dac_calib" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3
   (\cfg_cha_outshift_reg[2] ,
    \dac_o_reg[15]_0 ,
    Q,
    \dac_o_reg[11]_0 ,
    \dac_o_reg[7]_0 ,
    S,
    clk,
    B,
    p_9_in,
    dac_mult_reg_0,
    cfg_loopback_cha,
    \dac_a_diff_reg[15] ,
    \dac_a_diff_reg[15]_0 ,
    p_10_in);
  output \cfg_cha_outshift_reg[2] ;
  output [3:0]\dac_o_reg[15]_0 ;
  output [15:0]Q;
  output [3:0]\dac_o_reg[11]_0 ;
  output [3:0]\dac_o_reg[7]_0 ;
  output [3:0]S;
  input clk;
  input [15:0]B;
  input [27:0]p_9_in;
  input [1:0]dac_mult_reg_0;
  input cfg_loopback_cha;
  input [15:0]\dac_a_diff_reg[15] ;
  input [15:0]\dac_a_diff_reg[15]_0 ;
  input [0:0]p_10_in;

  wire [15:0]B;
  wire [15:0]Q;
  wire [3:0]S;
  wire \cfg_cha_outshift_reg[2] ;
  wire cfg_loopback_cha;
  wire clk;
  wire [15:0]\dac_a_diff_reg[15] ;
  wire [15:0]\dac_a_diff_reg[15]_0 ;
  wire [1:0]dac_mult_reg_0;
  wire [31:15]dac_mult_reg__0;
  wire dac_mult_reg_n_100;
  wire dac_mult_reg_n_101;
  wire dac_mult_reg_n_102;
  wire dac_mult_reg_n_103;
  wire dac_mult_reg_n_104;
  wire dac_mult_reg_n_105;
  wire dac_mult_reg_n_91;
  wire dac_mult_reg_n_92;
  wire dac_mult_reg_n_93;
  wire dac_mult_reg_n_94;
  wire dac_mult_reg_n_95;
  wire dac_mult_reg_n_96;
  wire dac_mult_reg_n_97;
  wire dac_mult_reg_n_98;
  wire dac_mult_reg_n_99;
  wire \dac_o[0]_i_1_n_0 ;
  wire \dac_o[10]_i_1_n_0 ;
  wire \dac_o[11]_i_1_n_0 ;
  wire \dac_o[12]_i_1_n_0 ;
  wire \dac_o[13]_i_1_n_0 ;
  wire \dac_o[14]_i_1_n_0 ;
  wire \dac_o[1]_i_1_n_0 ;
  wire \dac_o[2]_i_1_n_0 ;
  wire \dac_o[3]_i_1_n_0 ;
  wire \dac_o[4]_i_1_n_0 ;
  wire \dac_o[5]_i_1_n_0 ;
  wire \dac_o[6]_i_1_n_0 ;
  wire \dac_o[7]_i_1_n_0 ;
  wire \dac_o[8]_i_1_n_0 ;
  wire \dac_o[9]_i_1_n_0 ;
  wire [3:0]\dac_o_reg[11]_0 ;
  wire [3:0]\dac_o_reg[15]_0 ;
  wire [3:0]\dac_o_reg[7]_0 ;
  wire [16:0]dac_sum_r;
  wire dac_sum_r0_carry__0_i_1_n_0;
  wire dac_sum_r0_carry__0_i_2_n_0;
  wire dac_sum_r0_carry__0_i_3_n_0;
  wire dac_sum_r0_carry__0_i_4_n_0;
  wire dac_sum_r0_carry__0_n_0;
  wire dac_sum_r0_carry__0_n_1;
  wire dac_sum_r0_carry__0_n_2;
  wire dac_sum_r0_carry__0_n_3;
  wire dac_sum_r0_carry__0_n_4;
  wire dac_sum_r0_carry__0_n_5;
  wire dac_sum_r0_carry__0_n_6;
  wire dac_sum_r0_carry__0_n_7;
  wire dac_sum_r0_carry__1_i_1_n_0;
  wire dac_sum_r0_carry__1_i_2_n_0;
  wire dac_sum_r0_carry__1_i_3_n_0;
  wire dac_sum_r0_carry__1_i_4_n_0;
  wire dac_sum_r0_carry__1_n_0;
  wire dac_sum_r0_carry__1_n_1;
  wire dac_sum_r0_carry__1_n_2;
  wire dac_sum_r0_carry__1_n_3;
  wire dac_sum_r0_carry__1_n_4;
  wire dac_sum_r0_carry__1_n_5;
  wire dac_sum_r0_carry__1_n_6;
  wire dac_sum_r0_carry__1_n_7;
  wire dac_sum_r0_carry__2_i_1_n_0;
  wire dac_sum_r0_carry__2_i_2_n_0;
  wire dac_sum_r0_carry__2_i_3_n_0;
  wire dac_sum_r0_carry__2_n_2;
  wire dac_sum_r0_carry__2_n_3;
  wire dac_sum_r0_carry__2_n_5;
  wire dac_sum_r0_carry__2_n_6;
  wire dac_sum_r0_carry__2_n_7;
  wire dac_sum_r0_carry_i_1_n_0;
  wire dac_sum_r0_carry_i_2_n_0;
  wire dac_sum_r0_carry_i_3_n_0;
  wire dac_sum_r0_carry_i_4_n_0;
  wire dac_sum_r0_carry_n_0;
  wire dac_sum_r0_carry_n_1;
  wire dac_sum_r0_carry_n_2;
  wire dac_sum_r0_carry_n_3;
  wire dac_sum_r0_carry_n_4;
  wire dac_sum_r0_carry_n_5;
  wire dac_sum_r0_carry_n_6;
  wire \dac_sum_r[2]_i_1_n_0 ;
  wire \dac_sum_reg_n_0_[0] ;
  wire \dac_sum_reg_n_0_[10] ;
  wire \dac_sum_reg_n_0_[11] ;
  wire \dac_sum_reg_n_0_[12] ;
  wire \dac_sum_reg_n_0_[13] ;
  wire \dac_sum_reg_n_0_[14] ;
  wire \dac_sum_reg_n_0_[15] ;
  wire \dac_sum_reg_n_0_[1] ;
  wire \dac_sum_reg_n_0_[2] ;
  wire \dac_sum_reg_n_0_[3] ;
  wire \dac_sum_reg_n_0_[4] ;
  wire \dac_sum_reg_n_0_[5] ;
  wire \dac_sum_reg_n_0_[6] ;
  wire \dac_sum_reg_n_0_[7] ;
  wire \dac_sum_reg_n_0_[8] ;
  wire \dac_sum_reg_n_0_[9] ;
  wire [0:0]p_10_in;
  wire p_1_in0;
  wire [27:0]p_9_in;
  wire NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dac_mult_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dac_mult_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dac_mult_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dac_mult_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_dac_mult_reg_P_UNCONNECTED;
  wire [47:0]NLW_dac_mult_reg_PCOUT_UNCONNECTED;
  wire [0:0]NLW_dac_sum_r0_carry_O_UNCONNECTED;
  wire [3:2]NLW_dac_sum_r0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_dac_sum_r0_carry__2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[11]_i_6 
       (.I0(Q[11]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [11]),
        .I3(\dac_a_diff_reg[15]_0 [11]),
        .O(\dac_o_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[11]_i_7 
       (.I0(Q[10]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [10]),
        .I3(\dac_a_diff_reg[15]_0 [10]),
        .O(\dac_o_reg[11]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[11]_i_8 
       (.I0(Q[9]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [9]),
        .I3(\dac_a_diff_reg[15]_0 [9]),
        .O(\dac_o_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[11]_i_9 
       (.I0(Q[8]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [8]),
        .I3(\dac_a_diff_reg[15]_0 [8]),
        .O(\dac_o_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[15]_i_5 
       (.I0(Q[15]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [15]),
        .I3(\dac_a_diff_reg[15]_0 [15]),
        .O(\dac_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[15]_i_6 
       (.I0(Q[14]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [14]),
        .I3(\dac_a_diff_reg[15]_0 [14]),
        .O(\dac_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[15]_i_7 
       (.I0(Q[13]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [13]),
        .I3(\dac_a_diff_reg[15]_0 [13]),
        .O(\dac_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[15]_i_8 
       (.I0(Q[12]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [12]),
        .I3(\dac_a_diff_reg[15]_0 [12]),
        .O(\dac_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[3]_i_6 
       (.I0(Q[3]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [3]),
        .I3(\dac_a_diff_reg[15]_0 [3]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[3]_i_7 
       (.I0(Q[2]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [2]),
        .I3(\dac_a_diff_reg[15]_0 [2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[3]_i_8 
       (.I0(Q[1]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [1]),
        .I3(\dac_a_diff_reg[15]_0 [1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[3]_i_9 
       (.I0(Q[0]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [0]),
        .I3(\dac_a_diff_reg[15]_0 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[7]_i_6 
       (.I0(Q[7]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [7]),
        .I3(\dac_a_diff_reg[15]_0 [7]),
        .O(\dac_o_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[7]_i_7 
       (.I0(Q[6]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [6]),
        .I3(\dac_a_diff_reg[15]_0 [6]),
        .O(\dac_o_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[7]_i_8 
       (.I0(Q[5]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [5]),
        .I3(\dac_a_diff_reg[15]_0 [5]),
        .O(\dac_o_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hE21D)) 
    \dac_a_diff[7]_i_9 
       (.I0(Q[4]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_diff_reg[15] [4]),
        .I3(\dac_a_diff_reg[15]_0 [4]),
        .O(\dac_o_reg[7]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dac_mult_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_9_in[13:0],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dac_mult_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dac_mult_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dac_mult_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dac_mult_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dac_mult_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dac_mult_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_dac_mult_reg_P_UNCONNECTED[47:32],dac_mult_reg__0,dac_mult_reg_n_91,dac_mult_reg_n_92,dac_mult_reg_n_93,dac_mult_reg_n_94,dac_mult_reg_n_95,dac_mult_reg_n_96,dac_mult_reg_n_97,dac_mult_reg_n_98,dac_mult_reg_n_99,dac_mult_reg_n_100,dac_mult_reg_n_101,dac_mult_reg_n_102,dac_mult_reg_n_103,dac_mult_reg_n_104,dac_mult_reg_n_105}),
        .PATTERNBDETECT(NLW_dac_mult_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dac_mult_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dac_mult_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dac_mult_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    dac_mult_reg_i_17
       (.I0(dac_mult_reg_0[0]),
        .I1(dac_mult_reg_0[1]),
        .O(\cfg_cha_outshift_reg[2] ));
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[0]_i_1 
       (.I0(\dac_sum_reg_n_0_[0] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[10]_i_1 
       (.I0(\dac_sum_reg_n_0_[10] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[11]_i_1 
       (.I0(\dac_sum_reg_n_0_[11] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[12]_i_1 
       (.I0(\dac_sum_reg_n_0_[12] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[13]_i_1 
       (.I0(\dac_sum_reg_n_0_[13] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[14]_i_1 
       (.I0(\dac_sum_reg_n_0_[14] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[1]_i_1 
       (.I0(\dac_sum_reg_n_0_[1] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[2]_i_1 
       (.I0(\dac_sum_reg_n_0_[2] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[3]_i_1 
       (.I0(\dac_sum_reg_n_0_[3] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[4]_i_1 
       (.I0(\dac_sum_reg_n_0_[4] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[5]_i_1 
       (.I0(\dac_sum_reg_n_0_[5] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[6]_i_1 
       (.I0(\dac_sum_reg_n_0_[6] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[7]_i_1 
       (.I0(\dac_sum_reg_n_0_[7] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[8]_i_1 
       (.I0(\dac_sum_reg_n_0_[8] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \dac_o[9]_i_1 
       (.I0(\dac_sum_reg_n_0_[9] ),
        .I1(p_1_in0),
        .I2(\dac_sum_reg_n_0_[15] ),
        .O(\dac_o[9]_i_1_n_0 ));
  FDRE \dac_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(p_10_in));
  FDRE \dac_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(p_10_in));
  FDRE \dac_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(p_10_in));
  FDRE \dac_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(p_10_in));
  FDRE \dac_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(p_10_in));
  FDRE \dac_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(p_10_in));
  FDRE \dac_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in0),
        .Q(Q[15]),
        .R(p_10_in));
  FDRE \dac_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(p_10_in));
  FDRE \dac_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(p_10_in));
  FDRE \dac_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(p_10_in));
  FDRE \dac_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(p_10_in));
  FDRE \dac_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(p_10_in));
  FDRE \dac_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(p_10_in));
  FDRE \dac_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(p_10_in));
  FDRE \dac_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(p_10_in));
  FDRE \dac_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_o[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(p_10_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry
       (.CI(1'b0),
        .CO({dac_sum_r0_carry_n_0,dac_sum_r0_carry_n_1,dac_sum_r0_carry_n_2,dac_sum_r0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[20:17]),
        .O({dac_sum_r0_carry_n_4,dac_sum_r0_carry_n_5,dac_sum_r0_carry_n_6,NLW_dac_sum_r0_carry_O_UNCONNECTED[0]}),
        .S({dac_sum_r0_carry_i_1_n_0,dac_sum_r0_carry_i_2_n_0,dac_sum_r0_carry_i_3_n_0,dac_sum_r0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__0
       (.CI(dac_sum_r0_carry_n_0),
        .CO({dac_sum_r0_carry__0_n_0,dac_sum_r0_carry__0_n_1,dac_sum_r0_carry__0_n_2,dac_sum_r0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[24:21]),
        .O({dac_sum_r0_carry__0_n_4,dac_sum_r0_carry__0_n_5,dac_sum_r0_carry__0_n_6,dac_sum_r0_carry__0_n_7}),
        .S({dac_sum_r0_carry__0_i_1_n_0,dac_sum_r0_carry__0_i_2_n_0,dac_sum_r0_carry__0_i_3_n_0,dac_sum_r0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_1
       (.I0(dac_mult_reg__0[24]),
        .I1(p_9_in[21]),
        .O(dac_sum_r0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_2
       (.I0(dac_mult_reg__0[23]),
        .I1(p_9_in[20]),
        .O(dac_sum_r0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_3
       (.I0(dac_mult_reg__0[22]),
        .I1(p_9_in[19]),
        .O(dac_sum_r0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__0_i_4
       (.I0(dac_mult_reg__0[21]),
        .I1(p_9_in[18]),
        .O(dac_sum_r0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__1
       (.CI(dac_sum_r0_carry__0_n_0),
        .CO({dac_sum_r0_carry__1_n_0,dac_sum_r0_carry__1_n_1,dac_sum_r0_carry__1_n_2,dac_sum_r0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dac_mult_reg__0[28:25]),
        .O({dac_sum_r0_carry__1_n_4,dac_sum_r0_carry__1_n_5,dac_sum_r0_carry__1_n_6,dac_sum_r0_carry__1_n_7}),
        .S({dac_sum_r0_carry__1_i_1_n_0,dac_sum_r0_carry__1_i_2_n_0,dac_sum_r0_carry__1_i_3_n_0,dac_sum_r0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_1
       (.I0(dac_mult_reg__0[28]),
        .I1(p_9_in[25]),
        .O(dac_sum_r0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_2
       (.I0(dac_mult_reg__0[27]),
        .I1(p_9_in[24]),
        .O(dac_sum_r0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_3
       (.I0(dac_mult_reg__0[26]),
        .I1(p_9_in[23]),
        .O(dac_sum_r0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__1_i_4
       (.I0(dac_mult_reg__0[25]),
        .I1(p_9_in[22]),
        .O(dac_sum_r0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_sum_r0_carry__2
       (.CI(dac_sum_r0_carry__1_n_0),
        .CO({NLW_dac_sum_r0_carry__2_CO_UNCONNECTED[3:2],dac_sum_r0_carry__2_n_2,dac_sum_r0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_9_in[27],dac_mult_reg__0[29]}),
        .O({NLW_dac_sum_r0_carry__2_O_UNCONNECTED[3],dac_sum_r0_carry__2_n_5,dac_sum_r0_carry__2_n_6,dac_sum_r0_carry__2_n_7}),
        .S({1'b0,dac_sum_r0_carry__2_i_1_n_0,dac_sum_r0_carry__2_i_2_n_0,dac_sum_r0_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_1
       (.I0(dac_mult_reg__0[31]),
        .I1(p_9_in[27]),
        .O(dac_sum_r0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_2
       (.I0(p_9_in[27]),
        .I1(dac_mult_reg__0[30]),
        .O(dac_sum_r0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry__2_i_3
       (.I0(dac_mult_reg__0[29]),
        .I1(p_9_in[26]),
        .O(dac_sum_r0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_1
       (.I0(dac_mult_reg__0[20]),
        .I1(p_9_in[17]),
        .O(dac_sum_r0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_2
       (.I0(dac_mult_reg__0[19]),
        .I1(p_9_in[16]),
        .O(dac_sum_r0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_3
       (.I0(dac_mult_reg__0[18]),
        .I1(p_9_in[15]),
        .O(dac_sum_r0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_sum_r0_carry_i_4
       (.I0(dac_mult_reg__0[17]),
        .I1(p_9_in[14]),
        .O(dac_sum_r0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_sum_r[2]_i_1 
       (.I0(dac_mult_reg__0[17]),
        .I1(p_9_in[14]),
        .O(\dac_sum_r[2]_i_1_n_0 ));
  FDRE \dac_sum_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_mult_reg__0[15]),
        .Q(dac_sum_r[0]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_7),
        .Q(dac_sum_r[10]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_6),
        .Q(dac_sum_r[11]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_5),
        .Q(dac_sum_r[12]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__1_n_4),
        .Q(dac_sum_r[13]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_7),
        .Q(dac_sum_r[14]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_6),
        .Q(dac_sum_r[15]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__2_n_5),
        .Q(dac_sum_r[16]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_mult_reg__0[16]),
        .Q(dac_sum_r[1]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\dac_sum_r[2]_i_1_n_0 ),
        .Q(dac_sum_r[2]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_6),
        .Q(dac_sum_r[3]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_5),
        .Q(dac_sum_r[4]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry_n_4),
        .Q(dac_sum_r[5]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_7),
        .Q(dac_sum_r[6]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_6),
        .Q(dac_sum_r[7]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_5),
        .Q(dac_sum_r[8]),
        .R(1'b0));
  FDRE \dac_sum_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r0_carry__0_n_4),
        .Q(dac_sum_r[9]),
        .R(1'b0));
  FDRE \dac_sum_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[0]),
        .Q(\dac_sum_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dac_sum_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[10]),
        .Q(\dac_sum_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dac_sum_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[11]),
        .Q(\dac_sum_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dac_sum_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[12]),
        .Q(\dac_sum_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dac_sum_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[13]),
        .Q(\dac_sum_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dac_sum_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[14]),
        .Q(\dac_sum_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dac_sum_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[15]),
        .Q(\dac_sum_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dac_sum_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[16]),
        .Q(p_1_in0),
        .R(1'b0));
  FDRE \dac_sum_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[1]),
        .Q(\dac_sum_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dac_sum_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[2]),
        .Q(\dac_sum_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dac_sum_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[3]),
        .Q(\dac_sum_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dac_sum_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[4]),
        .Q(\dac_sum_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dac_sum_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[5]),
        .Q(\dac_sum_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dac_sum_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[6]),
        .Q(\dac_sum_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dac_sum_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[7]),
        .Q(\dac_sum_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dac_sum_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[8]),
        .Q(\dac_sum_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dac_sum_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_sum_r[9]),
        .Q(\dac_sum_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top
   (rst_n_0,
    dac2_event_op,
    m_axi_dac1_araddr_o,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg,
    event_val,
    \s_axi_reg_wstrb[2] ,
    \s_axi_reg_araddr[7] ,
    D,
    dac_data_cha_o,
    ctl_trg__0,
    \dac_chb_conf_reg[2] ,
    \dac_chb_conf_reg[3] ,
    \dac_chb_conf_reg[4] ,
    \dac_chb_conf_reg[5] ,
    \dac_chb_conf_reg[6] ,
    \dac_chb_conf_reg[7] ,
    \cfg_cha_step_reg[16] ,
    \cfg_cha_step_reg[17] ,
    \m_axis_tdata_reg[14] ,
    m_axi_dac1_aclk,
    clk,
    m_axi_dac1_rdata_i,
    p_9_in,
    rst_n,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rlast_i,
    Q,
    bram_addr_a,
    bram_we_a,
    bram_en_a,
    \reg_rd_data_reg[0] ,
    \reg_rd_data_reg[0]_0 ,
    \reg_rd_data_reg[0]_1 ,
    \reg_rd_data_reg[0]_2 ,
    \reg_rd_data_reg[1] ,
    \reg_rd_data_reg[1]_0 ,
    \reg_rd_data_reg[2] ,
    \reg_rd_data_reg[2]_0 ,
    \reg_rd_data_reg[3] ,
    \reg_rd_data_reg[3]_0 ,
    \reg_rd_data_reg[4] ,
    \reg_rd_data_reg[4]_0 ,
    \reg_rd_data_reg[0]_3 ,
    \reg_rd_data_reg[5] ,
    \reg_rd_data_reg[6] ,
    \reg_rd_data_reg[7] ,
    \reg_rd_data_reg[8] ,
    \reg_rd_data_reg[8]_0 ,
    \reg_rd_data_reg[8]_1 ,
    \reg_rd_data_reg[9] ,
    \reg_rd_data_reg[9]_0 ,
    \reg_rd_data_reg[10] ,
    \reg_rd_data_reg[10]_0 ,
    \reg_rd_data_reg[11] ,
    \reg_rd_data_reg[11]_0 ,
    \reg_rd_data_reg[12] ,
    \reg_rd_data_reg[12]_0 ,
    \reg_rd_data_reg[13] ,
    \reg_rd_data_reg[13]_0 ,
    \reg_rd_data_reg[14] ,
    \reg_rd_data_reg[14]_0 ,
    \reg_rd_data_reg[15] ,
    \reg_rd_data_reg[15]_0 ,
    \reg_rd_data_reg[24] ,
    \reg_rd_data_reg[24]_0 ,
    \reg_rd_data_reg[25] ,
    \reg_rd_data_reg[25]_0 ,
    \reg_rd_data_reg[26] ,
    \reg_rd_data_reg[26]_0 ,
    \reg_rd_data_reg[27] ,
    \reg_rd_data_reg[27]_0 ,
    \reg_rd_data_reg[28] ,
    \reg_rd_data_reg[28]_0 ,
    \reg_rd_data_reg[29] ,
    \reg_rd_data_reg[29]_0 ,
    \reg_rd_data_reg[30] ,
    \reg_rd_data_reg[30]_0 ,
    \reg_rd_data_reg[6]_0 ,
    \reg_rd_data_reg[7]_0 ,
    \reg_rd_data_reg[7]_1 ,
    \reg_rd_data_reg[31] ,
    \reg_rd_data_reg[31]_0 ,
    \reg_rd_data_reg[31]_1 ,
    m_axi_dac1_arready_i,
    cfg_loopback_cha,
    event_ip_trig,
    \req_buf_addr_reg[31] ,
    \req_buf_addr_reg[31]_0 ,
    \reg_rd_data_reg[5]_0 ,
    trig_ip,
    dac_mult_reg,
    \reg_rd_data_reg[5]_1 ,
    p_10_in,
    \reg_rd_data_reg[2]_1 ,
    \reg_rd_data_reg[2]_2 ,
    \reg_rd_data_reg[0]_4 ,
    \reg_rd_data_reg[0]_5 ,
    \reg_rd_data_reg[0]_6 ,
    \reg_rd_data[31]_i_7 ,
    \reg_rd_data[31]_i_7_0 ,
    \buf_ovr_limit0_inferred__0/i__carry__6 ,
    \reg_rd_data[4]_i_4 ,
    \reg_rd_data[31]_i_7_1 ,
    \reg_rd_data[17]_i_4 ,
    \reg_rd_data[31]_i_7_2 ,
    p_8_in,
    \dac_a_diff_reg[15] ,
    ctrl_cha,
    \reg_ctrl_reg[7] );
  output rst_n_0;
  output [3:0]dac2_event_op;
  output [31:0]m_axi_dac1_araddr_o;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg;
  output event_val;
  output \s_axi_reg_wstrb[2] ;
  output \s_axi_reg_araddr[7] ;
  output [23:0]D;
  output [15:0]dac_data_cha_o;
  output ctl_trg__0;
  output \dac_chb_conf_reg[2] ;
  output \dac_chb_conf_reg[3] ;
  output \dac_chb_conf_reg[4] ;
  output \dac_chb_conf_reg[5] ;
  output \dac_chb_conf_reg[6] ;
  output \dac_chb_conf_reg[7] ;
  output \cfg_cha_step_reg[16] ;
  output \cfg_cha_step_reg[17] ;
  output [15:0]\m_axis_tdata_reg[14] ;
  input m_axi_dac1_aclk;
  input clk;
  input [63:0]m_axi_dac1_rdata_i;
  input [27:0]p_9_in;
  input rst_n;
  input m_axi_dac1_rvalid_i;
  input m_axi_dac1_rlast_i;
  input [4:0]Q;
  input [7:0]bram_addr_a;
  input [3:0]bram_we_a;
  input bram_en_a;
  input \reg_rd_data_reg[0] ;
  input \reg_rd_data_reg[0]_0 ;
  input \reg_rd_data_reg[0]_1 ;
  input \reg_rd_data_reg[0]_2 ;
  input \reg_rd_data_reg[1] ;
  input \reg_rd_data_reg[1]_0 ;
  input \reg_rd_data_reg[2] ;
  input \reg_rd_data_reg[2]_0 ;
  input \reg_rd_data_reg[3] ;
  input \reg_rd_data_reg[3]_0 ;
  input \reg_rd_data_reg[4] ;
  input \reg_rd_data_reg[4]_0 ;
  input \reg_rd_data_reg[0]_3 ;
  input \reg_rd_data_reg[5] ;
  input \reg_rd_data_reg[6] ;
  input \reg_rd_data_reg[7] ;
  input \reg_rd_data_reg[8] ;
  input \reg_rd_data_reg[8]_0 ;
  input \reg_rd_data_reg[8]_1 ;
  input \reg_rd_data_reg[9] ;
  input \reg_rd_data_reg[9]_0 ;
  input \reg_rd_data_reg[10] ;
  input \reg_rd_data_reg[10]_0 ;
  input \reg_rd_data_reg[11] ;
  input \reg_rd_data_reg[11]_0 ;
  input \reg_rd_data_reg[12] ;
  input \reg_rd_data_reg[12]_0 ;
  input \reg_rd_data_reg[13] ;
  input \reg_rd_data_reg[13]_0 ;
  input \reg_rd_data_reg[14] ;
  input \reg_rd_data_reg[14]_0 ;
  input \reg_rd_data_reg[15] ;
  input \reg_rd_data_reg[15]_0 ;
  input \reg_rd_data_reg[24] ;
  input \reg_rd_data_reg[24]_0 ;
  input \reg_rd_data_reg[25] ;
  input \reg_rd_data_reg[25]_0 ;
  input \reg_rd_data_reg[26] ;
  input \reg_rd_data_reg[26]_0 ;
  input \reg_rd_data_reg[27] ;
  input \reg_rd_data_reg[27]_0 ;
  input \reg_rd_data_reg[28] ;
  input \reg_rd_data_reg[28]_0 ;
  input \reg_rd_data_reg[29] ;
  input \reg_rd_data_reg[29]_0 ;
  input \reg_rd_data_reg[30] ;
  input \reg_rd_data_reg[30]_0 ;
  input \reg_rd_data_reg[6]_0 ;
  input \reg_rd_data_reg[7]_0 ;
  input [7:0]\reg_rd_data_reg[7]_1 ;
  input \reg_rd_data_reg[31] ;
  input \reg_rd_data_reg[31]_0 ;
  input [31:0]\reg_rd_data_reg[31]_1 ;
  input m_axi_dac1_arready_i;
  input cfg_loopback_cha;
  input [4:0]event_ip_trig;
  input [31:0]\req_buf_addr_reg[31] ;
  input [31:0]\req_buf_addr_reg[31]_0 ;
  input [5:0]\reg_rd_data_reg[5]_0 ;
  input [4:0]trig_ip;
  input [4:0]dac_mult_reg;
  input \reg_rd_data_reg[5]_1 ;
  input [31:0]p_10_in;
  input \reg_rd_data_reg[2]_1 ;
  input \reg_rd_data_reg[2]_2 ;
  input \reg_rd_data_reg[0]_4 ;
  input \reg_rd_data_reg[0]_5 ;
  input \reg_rd_data_reg[0]_6 ;
  input \reg_rd_data[31]_i_7 ;
  input \reg_rd_data[31]_i_7_0 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  input [4:0]\reg_rd_data[4]_i_4 ;
  input [31:0]\reg_rd_data[31]_i_7_1 ;
  input \reg_rd_data[17]_i_4 ;
  input [31:0]\reg_rd_data[31]_i_7_2 ;
  input [27:0]p_8_in;
  input [15:0]\dac_a_diff_reg[15] ;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7] ;

  wire [15:0]B;
  wire [23:0]D;
  wire [4:0]Q;
  wire U_osc_calib_n_0;
  wire U_osc_calib_n_1;
  wire U_osc_calib_n_2;
  wire U_osc_calib_n_21;
  wire U_osc_calib_n_22;
  wire U_osc_calib_n_23;
  wire U_osc_calib_n_24;
  wire U_osc_calib_n_25;
  wire U_osc_calib_n_26;
  wire U_osc_calib_n_27;
  wire U_osc_calib_n_28;
  wire U_osc_calib_n_29;
  wire U_osc_calib_n_3;
  wire U_osc_calib_n_30;
  wire U_osc_calib_n_31;
  wire U_osc_calib_n_32;
  wire U_osc_calib_n_4;
  wire [7:0]bram_addr_a;
  wire bram_en_a;
  wire [3:0]bram_we_a;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  wire \cfg_cha_step_reg[16] ;
  wire \cfg_cha_step_reg[17] ;
  wire cfg_loopback_cha;
  wire clk;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire [3:0]dac2_event_op;
  wire [15:0]\dac_a_diff_reg[15] ;
  wire \dac_chb_conf_reg[2] ;
  wire \dac_chb_conf_reg[3] ;
  wire \dac_chb_conf_reg[4] ;
  wire \dac_chb_conf_reg[5] ;
  wire \dac_chb_conf_reg[6] ;
  wire \dac_chb_conf_reg[7] ;
  wire [15:0]dac_data_cha_o;
  wire [4:0]dac_mult_reg;
  wire [15:0]dac_o;
  wire [4:0]event_ip_trig;
  wire event_num_trig;
  wire event_num_trig_i_1_n_0;
  wire event_num_trig_i_2_n_0;
  wire event_op_reset_i_2_n_0;
  wire event_op_start_i_1_n_0;
  wire event_op_stop_i_1_n_0;
  wire event_op_trig_i_1_n_0;
  wire event_val;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac1_araddr_o;
  wire m_axi_dac1_arready_i;
  wire [63:0]m_axi_dac1_rdata_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rvalid_i;
  wire m_axi_dac_arvalid_o_reg;
  wire m_axi_rready_reg;
  wire [15:0]m_axis_tdata;
  wire [15:0]\m_axis_tdata_reg[14] ;
  wire [31:0]p_10_in;
  wire [27:0]p_8_in;
  wire [27:0]p_9_in;
  wire [7:0]\reg_ctrl_reg[7] ;
  wire \reg_rd_data[17]_i_4 ;
  wire \reg_rd_data[31]_i_7 ;
  wire \reg_rd_data[31]_i_7_0 ;
  wire [31:0]\reg_rd_data[31]_i_7_1 ;
  wire [31:0]\reg_rd_data[31]_i_7_2 ;
  wire [4:0]\reg_rd_data[4]_i_4 ;
  wire \reg_rd_data_reg[0] ;
  wire \reg_rd_data_reg[0]_0 ;
  wire \reg_rd_data_reg[0]_1 ;
  wire \reg_rd_data_reg[0]_2 ;
  wire \reg_rd_data_reg[0]_3 ;
  wire \reg_rd_data_reg[0]_4 ;
  wire \reg_rd_data_reg[0]_5 ;
  wire \reg_rd_data_reg[0]_6 ;
  wire \reg_rd_data_reg[10] ;
  wire \reg_rd_data_reg[10]_0 ;
  wire \reg_rd_data_reg[11] ;
  wire \reg_rd_data_reg[11]_0 ;
  wire \reg_rd_data_reg[12] ;
  wire \reg_rd_data_reg[12]_0 ;
  wire \reg_rd_data_reg[13] ;
  wire \reg_rd_data_reg[13]_0 ;
  wire \reg_rd_data_reg[14] ;
  wire \reg_rd_data_reg[14]_0 ;
  wire \reg_rd_data_reg[15] ;
  wire \reg_rd_data_reg[15]_0 ;
  wire \reg_rd_data_reg[1] ;
  wire \reg_rd_data_reg[1]_0 ;
  wire \reg_rd_data_reg[24] ;
  wire \reg_rd_data_reg[24]_0 ;
  wire \reg_rd_data_reg[25] ;
  wire \reg_rd_data_reg[25]_0 ;
  wire \reg_rd_data_reg[26] ;
  wire \reg_rd_data_reg[26]_0 ;
  wire \reg_rd_data_reg[27] ;
  wire \reg_rd_data_reg[27]_0 ;
  wire \reg_rd_data_reg[28] ;
  wire \reg_rd_data_reg[28]_0 ;
  wire \reg_rd_data_reg[29] ;
  wire \reg_rd_data_reg[29]_0 ;
  wire \reg_rd_data_reg[2] ;
  wire \reg_rd_data_reg[2]_0 ;
  wire \reg_rd_data_reg[2]_1 ;
  wire \reg_rd_data_reg[2]_2 ;
  wire \reg_rd_data_reg[30] ;
  wire \reg_rd_data_reg[30]_0 ;
  wire \reg_rd_data_reg[31] ;
  wire \reg_rd_data_reg[31]_0 ;
  wire [31:0]\reg_rd_data_reg[31]_1 ;
  wire \reg_rd_data_reg[3] ;
  wire \reg_rd_data_reg[3]_0 ;
  wire \reg_rd_data_reg[4] ;
  wire \reg_rd_data_reg[4]_0 ;
  wire \reg_rd_data_reg[5] ;
  wire [5:0]\reg_rd_data_reg[5]_0 ;
  wire \reg_rd_data_reg[5]_1 ;
  wire \reg_rd_data_reg[6] ;
  wire \reg_rd_data_reg[6]_0 ;
  wire \reg_rd_data_reg[7] ;
  wire \reg_rd_data_reg[7]_0 ;
  wire [7:0]\reg_rd_data_reg[7]_1 ;
  wire \reg_rd_data_reg[8] ;
  wire \reg_rd_data_reg[8]_0 ;
  wire \reg_rd_data_reg[8]_1 ;
  wire \reg_rd_data_reg[9] ;
  wire \reg_rd_data_reg[9]_0 ;
  wire [31:0]\req_buf_addr_reg[31] ;
  wire [31:0]\req_buf_addr_reg[31]_0 ;
  wire rst_n;
  wire rst_n_0;
  wire \s_axi_reg_araddr[7] ;
  wire \s_axi_reg_wstrb[2] ;
  wire [4:0]trig_ip;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s U_dma_mm2s
       (.B(B),
        .D(D),
        .Q(m_axi_dac1_araddr_o),
        .S({U_osc_calib_n_29,U_osc_calib_n_30,U_osc_calib_n_31,U_osc_calib_n_32}),
        .\buf_ovr_limit0_inferred__0/i__carry__6 (\buf_ovr_limit0_inferred__0/i__carry__6 ),
        .\cfg_cha_step_reg[16] (\cfg_cha_step_reg[16] ),
        .\cfg_cha_step_reg[17] (\cfg_cha_step_reg[17] ),
        .cfg_loopback_cha(cfg_loopback_cha),
        .clk(clk),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .\dac_a_diff_reg[11] ({U_osc_calib_n_21,U_osc_calib_n_22,U_osc_calib_n_23,U_osc_calib_n_24}),
        .\dac_a_diff_reg[15] ({U_osc_calib_n_1,U_osc_calib_n_2,U_osc_calib_n_3,U_osc_calib_n_4}),
        .\dac_a_diff_reg[7] ({U_osc_calib_n_25,U_osc_calib_n_26,U_osc_calib_n_27,U_osc_calib_n_28}),
        .\dac_a_r_reg[15] (dac_o),
        .\dac_chb_conf_reg[2] (\dac_chb_conf_reg[2] ),
        .\dac_chb_conf_reg[3] (\dac_chb_conf_reg[3] ),
        .\dac_chb_conf_reg[4] (\dac_chb_conf_reg[4] ),
        .\dac_chb_conf_reg[5] (\dac_chb_conf_reg[5] ),
        .\dac_chb_conf_reg[6] (\dac_chb_conf_reg[6] ),
        .\dac_chb_conf_reg[7] (\dac_chb_conf_reg[7] ),
        .dac_data_cha_o(dac_data_cha_o),
        .dac_mult_reg(dac_mult_reg),
        .dac_mult_reg_0(U_osc_calib_n_0),
        .event_num_trig(event_num_trig),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac1_arready_i(m_axi_dac1_arready_i),
        .m_axi_dac1_rdata_i(m_axi_dac1_rdata_i),
        .m_axi_dac1_rlast_i(m_axi_dac1_rlast_i),
        .m_axi_dac1_rvalid_i(m_axi_dac1_rvalid_i),
        .m_axi_dac_arvalid_o_reg(m_axi_dac_arvalid_o_reg),
        .m_axi_rready_reg(m_axi_rready_reg),
        .\m_axis_tdata_reg[14] (\m_axis_tdata_reg[14] ),
        .\m_axis_tdata_reg[15] (m_axis_tdata),
        .p_10_in(p_10_in),
        .p_8_in(p_8_in),
        .p_9_in(p_9_in),
        .\reg_ctrl_reg[7] (\reg_ctrl_reg[7] ),
        .\reg_rd_data[17]_i_4 (\reg_rd_data[17]_i_4 ),
        .\reg_rd_data[31]_i_7 (\reg_rd_data[31]_i_7 ),
        .\reg_rd_data[31]_i_7_0 (\reg_rd_data[31]_i_7_0 ),
        .\reg_rd_data[31]_i_7_1 (\reg_rd_data[31]_i_7_1 ),
        .\reg_rd_data[31]_i_7_2 (\reg_rd_data[31]_i_7_2 ),
        .\reg_rd_data[4]_i_4 (\reg_rd_data[4]_i_4 ),
        .\reg_rd_data[4]_i_4_0 (Q),
        .\reg_rd_data_reg[0] (\reg_rd_data_reg[0] ),
        .\reg_rd_data_reg[0]_0 (\reg_rd_data_reg[0]_0 ),
        .\reg_rd_data_reg[0]_1 (\reg_rd_data_reg[0]_1 ),
        .\reg_rd_data_reg[0]_2 (\reg_rd_data_reg[0]_2 ),
        .\reg_rd_data_reg[0]_3 (\reg_rd_data_reg[0]_3 ),
        .\reg_rd_data_reg[0]_4 (\reg_rd_data_reg[0]_4 ),
        .\reg_rd_data_reg[0]_5 (\reg_rd_data_reg[0]_5 ),
        .\reg_rd_data_reg[0]_6 (\reg_rd_data_reg[0]_6 ),
        .\reg_rd_data_reg[10] (\reg_rd_data_reg[10] ),
        .\reg_rd_data_reg[10]_0 (\reg_rd_data_reg[10]_0 ),
        .\reg_rd_data_reg[11] (\reg_rd_data_reg[11] ),
        .\reg_rd_data_reg[11]_0 (\reg_rd_data_reg[11]_0 ),
        .\reg_rd_data_reg[12] (\reg_rd_data_reg[12] ),
        .\reg_rd_data_reg[12]_0 (\reg_rd_data_reg[12]_0 ),
        .\reg_rd_data_reg[13] (\reg_rd_data_reg[13] ),
        .\reg_rd_data_reg[13]_0 (\reg_rd_data_reg[13]_0 ),
        .\reg_rd_data_reg[14] (\reg_rd_data_reg[14] ),
        .\reg_rd_data_reg[14]_0 (\reg_rd_data_reg[14]_0 ),
        .\reg_rd_data_reg[15] (\reg_rd_data_reg[15] ),
        .\reg_rd_data_reg[15]_0 (\reg_rd_data_reg[15]_0 ),
        .\reg_rd_data_reg[1] (\reg_rd_data_reg[1] ),
        .\reg_rd_data_reg[1]_0 (\reg_rd_data_reg[1]_0 ),
        .\reg_rd_data_reg[24] (\reg_rd_data_reg[24] ),
        .\reg_rd_data_reg[24]_0 (\reg_rd_data_reg[24]_0 ),
        .\reg_rd_data_reg[25] (\reg_rd_data_reg[25] ),
        .\reg_rd_data_reg[25]_0 (\reg_rd_data_reg[25]_0 ),
        .\reg_rd_data_reg[26] (\reg_rd_data_reg[26] ),
        .\reg_rd_data_reg[26]_0 (\reg_rd_data_reg[26]_0 ),
        .\reg_rd_data_reg[27] (\reg_rd_data_reg[27] ),
        .\reg_rd_data_reg[27]_0 (\reg_rd_data_reg[27]_0 ),
        .\reg_rd_data_reg[28] (\reg_rd_data_reg[28] ),
        .\reg_rd_data_reg[28]_0 (\reg_rd_data_reg[28]_0 ),
        .\reg_rd_data_reg[29] (\reg_rd_data_reg[29] ),
        .\reg_rd_data_reg[29]_0 (\reg_rd_data_reg[29]_0 ),
        .\reg_rd_data_reg[2] (\reg_rd_data_reg[2] ),
        .\reg_rd_data_reg[2]_0 (\reg_rd_data_reg[2]_0 ),
        .\reg_rd_data_reg[2]_1 (\reg_rd_data_reg[2]_1 ),
        .\reg_rd_data_reg[2]_2 (\reg_rd_data_reg[2]_2 ),
        .\reg_rd_data_reg[30] (\reg_rd_data_reg[30] ),
        .\reg_rd_data_reg[30]_0 (\reg_rd_data_reg[30]_0 ),
        .\reg_rd_data_reg[31] (\reg_rd_data_reg[31] ),
        .\reg_rd_data_reg[31]_0 (\reg_rd_data_reg[31]_0 ),
        .\reg_rd_data_reg[31]_1 (\reg_rd_data_reg[31]_1 ),
        .\reg_rd_data_reg[3] (\reg_rd_data_reg[3] ),
        .\reg_rd_data_reg[3]_0 (\reg_rd_data_reg[3]_0 ),
        .\reg_rd_data_reg[4] (\reg_rd_data_reg[4] ),
        .\reg_rd_data_reg[4]_0 (\reg_rd_data_reg[4]_0 ),
        .\reg_rd_data_reg[5] (\reg_rd_data_reg[5] ),
        .\reg_rd_data_reg[5]_0 (\reg_rd_data_reg[5]_0 ),
        .\reg_rd_data_reg[5]_1 (\reg_rd_data_reg[5]_1 ),
        .\reg_rd_data_reg[6] (\reg_rd_data_reg[6] ),
        .\reg_rd_data_reg[6]_0 (\reg_rd_data_reg[6]_0 ),
        .\reg_rd_data_reg[7] (\reg_rd_data_reg[7] ),
        .\reg_rd_data_reg[7]_0 (\reg_rd_data_reg[7]_0 ),
        .\reg_rd_data_reg[7]_1 (\reg_rd_data_reg[7]_1 ),
        .\reg_rd_data_reg[8] (\reg_rd_data_reg[8] ),
        .\reg_rd_data_reg[8]_0 (\reg_rd_data_reg[8]_0 ),
        .\reg_rd_data_reg[8]_1 (\reg_rd_data_reg[8]_1 ),
        .\reg_rd_data_reg[9] (\reg_rd_data_reg[9] ),
        .\reg_rd_data_reg[9]_0 (\reg_rd_data_reg[9]_0 ),
        .\req_buf_addr_reg[31] (\req_buf_addr_reg[31] ),
        .\req_buf_addr_reg[31]_0 (\req_buf_addr_reg[31]_0 ),
        .rst_n(rst_n),
        .rst_n_0(rst_n_0),
        .trig_ip(trig_ip));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib_3 U_osc_calib
       (.B(B),
        .Q(dac_o),
        .S({U_osc_calib_n_29,U_osc_calib_n_30,U_osc_calib_n_31,U_osc_calib_n_32}),
        .\cfg_cha_outshift_reg[2] (U_osc_calib_n_0),
        .cfg_loopback_cha(cfg_loopback_cha),
        .clk(clk),
        .\dac_a_diff_reg[15] (m_axis_tdata),
        .\dac_a_diff_reg[15]_0 (\dac_a_diff_reg[15] ),
        .dac_mult_reg_0(dac_mult_reg[3:2]),
        .\dac_o_reg[11]_0 ({U_osc_calib_n_21,U_osc_calib_n_22,U_osc_calib_n_23,U_osc_calib_n_24}),
        .\dac_o_reg[15]_0 ({U_osc_calib_n_1,U_osc_calib_n_2,U_osc_calib_n_3,U_osc_calib_n_4}),
        .\dac_o_reg[7]_0 ({U_osc_calib_n_25,U_osc_calib_n_26,U_osc_calib_n_27,U_osc_calib_n_28}),
        .p_10_in(p_10_in[7]),
        .p_9_in(p_9_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \cfg_chb_scale[15]_i_2 
       (.I0(bram_addr_a[7]),
        .I1(bram_addr_a[6]),
        .I2(bram_addr_a[1]),
        .O(\s_axi_reg_araddr[7] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cfg_dma_buf_size[31]_i_3 
       (.I0(bram_we_a[2]),
        .I1(bram_we_a[3]),
        .I2(bram_we_a[1]),
        .I3(bram_we_a[0]),
        .I4(bram_en_a),
        .I5(bram_addr_a[2]),
        .O(\s_axi_reg_wstrb[2] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \cfg_event_sts[4]_i_1 
       (.I0(\s_axi_reg_wstrb[2] ),
        .I1(bram_addr_a[0]),
        .I2(bram_addr_a[5]),
        .I3(bram_addr_a[4]),
        .I4(bram_addr_a[3]),
        .I5(\s_axi_reg_araddr[7] ),
        .O(event_val));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    event_num_trig_i_1
       (.I0(event_ip_trig[4]),
        .I1(Q[2]),
        .I2(event_num_trig_i_2_n_0),
        .O(event_num_trig_i_1_n_0));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    event_num_trig_i_2
       (.I0(event_ip_trig[2]),
        .I1(event_ip_trig[3]),
        .I2(Q[1]),
        .I3(event_ip_trig[0]),
        .I4(Q[0]),
        .I5(event_ip_trig[1]),
        .O(event_num_trig_i_2_n_0));
  FDRE event_num_trig_reg
       (.C(clk),
        .CE(1'b1),
        .D(event_num_trig_i_1_n_0),
        .Q(event_num_trig),
        .R(rst_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    event_op_reset_i_2
       (.I0(event_val),
        .I1(Q[0]),
        .O(event_op_reset_i_2_n_0));
  FDRE event_op_reset_reg
       (.C(clk),
        .CE(1'b1),
        .D(event_op_reset_i_2_n_0),
        .Q(dac2_event_op[3]),
        .R(rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    event_op_start_i_1
       (.I0(event_val),
        .I1(Q[1]),
        .O(event_op_start_i_1_n_0));
  FDRE event_op_start_reg
       (.C(clk),
        .CE(1'b1),
        .D(event_op_start_i_1_n_0),
        .Q(dac2_event_op[2]),
        .R(rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    event_op_stop_i_1
       (.I0(event_val),
        .I1(Q[2]),
        .O(event_op_stop_i_1_n_0));
  FDRE event_op_stop_reg
       (.C(clk),
        .CE(1'b1),
        .D(event_op_stop_i_1_n_0),
        .Q(dac2_event_op[1]),
        .R(rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    event_op_trig_i_1
       (.I0(event_val),
        .I1(Q[3]),
        .O(event_op_trig_i_1_n_0));
  FDRE event_op_trig_reg
       (.C(clk),
        .CE(1'b1),
        .D(event_op_trig_i_1_n_0),
        .Q(dac2_event_op[0]),
        .R(rst_n_0));
endmodule

(* ORIG_REF_NAME = "dac_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0
   (m_axi_dac2_araddr_o,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg,
    D,
    dac_data_chb_o,
    \m_axis_tdata_reg[14] ,
    first_full_reg,
    m_axi_dac1_aclk,
    clk,
    m_axi_dac2_rdata_i,
    p_8_in,
    rst_n,
    \reg_rd_data_reg[16] ,
    \reg_rd_data_reg[16]_0 ,
    \reg_rd_data_reg[16]_1 ,
    \reg_rd_data_reg[16]_2 ,
    \reg_rd_data_reg[17] ,
    \reg_rd_data_reg[17]_0 ,
    \reg_rd_data_reg[18] ,
    \reg_rd_data_reg[18]_0 ,
    \reg_rd_data_reg[19] ,
    \reg_rd_data_reg[19]_0 ,
    \reg_rd_data_reg[20] ,
    \reg_rd_data_reg[20]_0 ,
    \reg_rd_data_reg[21] ,
    \reg_rd_data_reg[21]_0 ,
    \reg_rd_data_reg[22] ,
    \reg_rd_data_reg[22]_0 ,
    \reg_rd_data_reg[23] ,
    \reg_rd_data_reg[23]_0 ,
    \reg_rd_data_reg[16]_3 ,
    \reg_rd_data_reg[16]_4 ,
    \reg_rd_data_reg[23]_1 ,
    Q,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rlast_i,
    \dac_rp_curr_reg[19] ,
    m_axi_dac2_arready_i,
    cfg_loopback_chb,
    ctl_trg__0,
    \req_buf_addr_reg[31] ,
    dac_mult_reg,
    \reg_rd_data[22]_i_3 ,
    \reg_rd_data[22]_i_3_0 ,
    \reg_rd_data[22]_i_3_1 ,
    \buf_ovr_limit0_inferred__0/i__carry__6 ,
    \dac_b_diff_reg[15] ,
    ctrl_cha,
    \reg_ctrl_reg[7] ,
    \dac_o_reg[0] );
  output [31:0]m_axi_dac2_araddr_o;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg;
  output [7:0]D;
  output [15:0]dac_data_chb_o;
  output [15:0]\m_axis_tdata_reg[14] ;
  input first_full_reg;
  input m_axi_dac1_aclk;
  input clk;
  input [63:0]m_axi_dac2_rdata_i;
  input [27:0]p_8_in;
  input rst_n;
  input \reg_rd_data_reg[16] ;
  input \reg_rd_data_reg[16]_0 ;
  input \reg_rd_data_reg[16]_1 ;
  input \reg_rd_data_reg[16]_2 ;
  input \reg_rd_data_reg[17] ;
  input \reg_rd_data_reg[17]_0 ;
  input \reg_rd_data_reg[18] ;
  input \reg_rd_data_reg[18]_0 ;
  input \reg_rd_data_reg[19] ;
  input \reg_rd_data_reg[19]_0 ;
  input \reg_rd_data_reg[20] ;
  input \reg_rd_data_reg[20]_0 ;
  input \reg_rd_data_reg[21] ;
  input \reg_rd_data_reg[21]_0 ;
  input \reg_rd_data_reg[22] ;
  input \reg_rd_data_reg[22]_0 ;
  input \reg_rd_data_reg[23] ;
  input \reg_rd_data_reg[23]_0 ;
  input \reg_rd_data_reg[16]_3 ;
  input \reg_rd_data_reg[16]_4 ;
  input \reg_rd_data_reg[23]_1 ;
  input [31:0]Q;
  input m_axi_dac2_rvalid_i;
  input m_axi_dac2_rlast_i;
  input [18:0]\dac_rp_curr_reg[19] ;
  input m_axi_dac2_arready_i;
  input cfg_loopback_chb;
  input ctl_trg__0;
  input [31:0]\req_buf_addr_reg[31] ;
  input [4:0]dac_mult_reg;
  input [6:0]\reg_rd_data[22]_i_3 ;
  input \reg_rd_data[22]_i_3_0 ;
  input \reg_rd_data[22]_i_3_1 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  input [15:0]\dac_b_diff_reg[15] ;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7] ;
  input [0:0]\dac_o_reg[0] ;

  wire [15:0]B;
  wire [7:0]D;
  wire [31:0]Q;
  wire U_osc_calib_n_0;
  wire U_osc_calib_n_1;
  wire U_osc_calib_n_2;
  wire U_osc_calib_n_21;
  wire U_osc_calib_n_22;
  wire U_osc_calib_n_23;
  wire U_osc_calib_n_24;
  wire U_osc_calib_n_25;
  wire U_osc_calib_n_26;
  wire U_osc_calib_n_27;
  wire U_osc_calib_n_28;
  wire U_osc_calib_n_29;
  wire U_osc_calib_n_3;
  wire U_osc_calib_n_30;
  wire U_osc_calib_n_31;
  wire U_osc_calib_n_32;
  wire U_osc_calib_n_4;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  wire cfg_loopback_chb;
  wire clk;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire [15:0]\dac_b_diff_reg[15] ;
  wire [15:0]dac_data_chb_o;
  wire [4:0]dac_mult_reg;
  wire [15:0]dac_o;
  wire [0:0]\dac_o_reg[0] ;
  wire [18:0]\dac_rp_curr_reg[19] ;
  wire first_full_reg;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac2_araddr_o;
  wire m_axi_dac2_arready_i;
  wire [63:0]m_axi_dac2_rdata_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rvalid_i;
  wire m_axi_dac_arvalid_o_reg;
  wire m_axi_rready_reg;
  wire [15:0]m_axis_tdata;
  wire [15:0]\m_axis_tdata_reg[14] ;
  wire [27:0]p_8_in;
  wire [7:0]\reg_ctrl_reg[7] ;
  wire [6:0]\reg_rd_data[22]_i_3 ;
  wire \reg_rd_data[22]_i_3_0 ;
  wire \reg_rd_data[22]_i_3_1 ;
  wire \reg_rd_data_reg[16] ;
  wire \reg_rd_data_reg[16]_0 ;
  wire \reg_rd_data_reg[16]_1 ;
  wire \reg_rd_data_reg[16]_2 ;
  wire \reg_rd_data_reg[16]_3 ;
  wire \reg_rd_data_reg[16]_4 ;
  wire \reg_rd_data_reg[17] ;
  wire \reg_rd_data_reg[17]_0 ;
  wire \reg_rd_data_reg[18] ;
  wire \reg_rd_data_reg[18]_0 ;
  wire \reg_rd_data_reg[19] ;
  wire \reg_rd_data_reg[19]_0 ;
  wire \reg_rd_data_reg[20] ;
  wire \reg_rd_data_reg[20]_0 ;
  wire \reg_rd_data_reg[21] ;
  wire \reg_rd_data_reg[21]_0 ;
  wire \reg_rd_data_reg[22] ;
  wire \reg_rd_data_reg[22]_0 ;
  wire \reg_rd_data_reg[23] ;
  wire \reg_rd_data_reg[23]_0 ;
  wire \reg_rd_data_reg[23]_1 ;
  wire [31:0]\req_buf_addr_reg[31] ;
  wire rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0 U_dma_mm2s
       (.B(B),
        .D(D),
        .Q(Q),
        .S({U_osc_calib_n_29,U_osc_calib_n_30,U_osc_calib_n_31,U_osc_calib_n_32}),
        .\buf_ovr_limit0_inferred__0/i__carry__6 (\buf_ovr_limit0_inferred__0/i__carry__6 ),
        .cfg_loopback_chb(cfg_loopback_chb),
        .clk(clk),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .\dac_b_diff_reg[11] ({U_osc_calib_n_21,U_osc_calib_n_22,U_osc_calib_n_23,U_osc_calib_n_24}),
        .\dac_b_diff_reg[15] ({U_osc_calib_n_1,U_osc_calib_n_2,U_osc_calib_n_3,U_osc_calib_n_4}),
        .\dac_b_diff_reg[7] ({U_osc_calib_n_25,U_osc_calib_n_26,U_osc_calib_n_27,U_osc_calib_n_28}),
        .\dac_b_r_reg[15] (dac_o),
        .dac_data_chb_o(dac_data_chb_o),
        .dac_mult_reg(dac_mult_reg),
        .dac_mult_reg_0(U_osc_calib_n_0),
        .\dac_rp_curr_reg[19] (\dac_rp_curr_reg[19] ),
        .first_full_reg(first_full_reg),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac2_araddr_o(m_axi_dac2_araddr_o),
        .m_axi_dac2_arready_i(m_axi_dac2_arready_i),
        .m_axi_dac2_rdata_i(m_axi_dac2_rdata_i),
        .m_axi_dac2_rlast_i(m_axi_dac2_rlast_i),
        .m_axi_dac2_rvalid_i(m_axi_dac2_rvalid_i),
        .m_axi_dac_arvalid_o_reg(m_axi_dac_arvalid_o_reg),
        .m_axi_rready_reg(m_axi_rready_reg),
        .\m_axis_tdata_reg[14] (\m_axis_tdata_reg[14] ),
        .\m_axis_tdata_reg[15] (m_axis_tdata),
        .\reg_ctrl_reg[7] (\reg_ctrl_reg[7] ),
        .\reg_rd_data[22]_i_3 (\reg_rd_data[22]_i_3 ),
        .\reg_rd_data[22]_i_3_0 (\reg_rd_data[22]_i_3_0 ),
        .\reg_rd_data[22]_i_3_1 (\reg_rd_data[22]_i_3_1 ),
        .\reg_rd_data_reg[16] (\reg_rd_data_reg[16] ),
        .\reg_rd_data_reg[16]_0 (\reg_rd_data_reg[16]_0 ),
        .\reg_rd_data_reg[16]_1 (\reg_rd_data_reg[16]_1 ),
        .\reg_rd_data_reg[16]_2 (\reg_rd_data_reg[16]_2 ),
        .\reg_rd_data_reg[16]_3 (\reg_rd_data_reg[16]_3 ),
        .\reg_rd_data_reg[16]_4 (\reg_rd_data_reg[16]_4 ),
        .\reg_rd_data_reg[17] (\reg_rd_data_reg[17] ),
        .\reg_rd_data_reg[17]_0 (\reg_rd_data_reg[17]_0 ),
        .\reg_rd_data_reg[18] (\reg_rd_data_reg[18] ),
        .\reg_rd_data_reg[18]_0 (\reg_rd_data_reg[18]_0 ),
        .\reg_rd_data_reg[19] (\reg_rd_data_reg[19] ),
        .\reg_rd_data_reg[19]_0 (\reg_rd_data_reg[19]_0 ),
        .\reg_rd_data_reg[20] (\reg_rd_data_reg[20] ),
        .\reg_rd_data_reg[20]_0 (\reg_rd_data_reg[20]_0 ),
        .\reg_rd_data_reg[21] (\reg_rd_data_reg[21] ),
        .\reg_rd_data_reg[21]_0 (\reg_rd_data_reg[21]_0 ),
        .\reg_rd_data_reg[22] (\reg_rd_data_reg[22] ),
        .\reg_rd_data_reg[22]_0 (\reg_rd_data_reg[22]_0 ),
        .\reg_rd_data_reg[23] (\reg_rd_data_reg[23] ),
        .\reg_rd_data_reg[23]_0 (\reg_rd_data_reg[23]_0 ),
        .\reg_rd_data_reg[23]_1 (\reg_rd_data_reg[23]_1 ),
        .\req_buf_addr_reg[31] (\req_buf_addr_reg[31] ),
        .rst_n(rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_calib U_osc_calib
       (.B(B),
        .Q(dac_o),
        .S({U_osc_calib_n_29,U_osc_calib_n_30,U_osc_calib_n_31,U_osc_calib_n_32}),
        .\cfg_chb_outshift_reg[2] (U_osc_calib_n_0),
        .cfg_loopback_chb(cfg_loopback_chb),
        .clk(clk),
        .\dac_b_diff_reg[15] (m_axis_tdata),
        .\dac_b_diff_reg[15]_0 (\dac_b_diff_reg[15] ),
        .dac_mult_reg_0(dac_mult_reg[3:2]),
        .\dac_o_reg[0]_0 (\dac_o_reg[0] ),
        .\dac_o_reg[11]_0 ({U_osc_calib_n_21,U_osc_calib_n_22,U_osc_calib_n_23,U_osc_calib_n_24}),
        .\dac_o_reg[15]_0 ({U_osc_calib_n_1,U_osc_calib_n_2,U_osc_calib_n_3,U_osc_calib_n_4}),
        .\dac_o_reg[7]_0 ({U_osc_calib_n_25,U_osc_calib_n_26,U_osc_calib_n_27,U_osc_calib_n_28}),
        .p_8_in(p_8_in));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_axi_data_dac,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    rd_data_count,
    wr_data_count,
    wr_rst_busy,
    rd_rst_busy);
  input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [63:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [63:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output wr_rst_busy;
  output rd_rst_busy;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [11:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "12" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "64" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "64" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx9" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "12" *) 
  (* C_RD_DEPTH = "4096" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "12" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "12" *) 
  (* C_WR_DEPTH = "4096" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "12" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[11:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_axi_data_dac,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_axi_data_dac" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    rd_data_count,
    wr_data_count,
    wr_rst_busy,
    rd_rst_busy);
  input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [63:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [63:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output wr_rst_busy;
  output rd_rst_busy;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [11:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "12" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "64" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "64" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx9" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "12" *) 
  (* C_RD_DEPTH = "4096" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "12" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "12" *) 
  (* C_WR_DEPTH = "4096" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "12" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[11:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CHECK_LICENSE_TYPE = "reg_ctrl,axi_bram_ctrl,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_bram_ctrl,Vivado 2020.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, ASSOCIATED_BUSIF S_AXI:S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [11:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [11:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1" *) output bram_rst_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) output bram_clk_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) output bram_en_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) output [3:0]bram_we_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) output [11:0]bram_addr_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) output [31:0]bram_wrdata_a;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) input [31:0]bram_rddata_a;

  wire \<const0> ;
  wire [11:2]\^bram_addr_a ;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign bram_addr_a[11:2] = \^bram_addr_a [11:2];
  assign bram_addr_a[1] = \<const0> ;
  assign bram_addr_a[0] = \<const0> ;
  assign bram_clk_a = s_axi_aclk;
  assign bram_wrdata_a[31:0] = s_axi_wdata;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31:0] = bram_rddata_a;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_bram_ctrl U0
       (.bram_addr_a(\^bram_addr_a ),
        .bram_en_a(bram_en_a),
        .bram_we_a(bram_we_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_reg_aresetn(bram_rst_a),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* AXI_BURST_LEN = "16" *) (* DAC_CHA_CNT_STEP = "8'b00001000" *) (* DAC_CHA_CUR_RP = "8'b00001100" *) 
(* DAC_CHA_SCALE_OFFS = "8'b00000100" *) (* DAC_CHB_CNT_STEP = "8'b00010100" *) (* DAC_CHB_CUR_RP = "8'b00011000" *) 
(* DAC_CHB_SCALE_OFFS = "8'b00010000" *) (* DAC_CONF_REG = "8'b00000000" *) (* DAC_DATA_BITS = "16" *) 
(* DIAG_REG_ADDR1 = "8'b01110000" *) (* DIAG_REG_ADDR2 = "8'b01110100" *) (* DIAG_REG_ADDR3 = "8'b01111000" *) 
(* DIAG_REG_ADDR4 = "8'b10001100" *) (* DMA_BUF1_ADR_CHA = "8'b00111000" *) (* DMA_BUF1_ADR_CHB = "8'b01000000" *) 
(* DMA_BUF2_ADR_CHA = "8'b00111100" *) (* DMA_BUF2_ADR_CHB = "8'b01000100" *) (* DMA_BUF_SIZE_ADDR = "8'b00110100" *) 
(* DMA_CTRL_ADDR = "8'b00101000" *) (* DMA_STS_ADDR = "8'b00101100" *) (* ERRS_CNT_CHA = "8'b01010100" *) 
(* ERRS_CNT_CHB = "8'b01011000" *) (* ERRS_RST = "8'b01010000" *) (* EVENT_SEL_ADDR = "8'b00100000" *) 
(* EVENT_SRC_NUM = "5" *) (* EVENT_STS_ADDR = "8'b00011100" *) (* ID_WIDTH = "4" *) 
(* LOOPBACK_EN = "8'b01011100" *) (* M_AXI_DAC_ADDR_BITS = "32" *) (* M_AXI_DAC_DATA_BITS = "64" *) 
(* M_AXI_DAC_DATA_BITS_O = "64" *) (* OUT_SHIFT_CH1 = "8'b01100000" *) (* OUT_SHIFT_CH2 = "8'b01100100" *) 
(* REG_ADDR_BITS = "8" *) (* SETDEC_CHA = "8'b01001000" *) (* SETDEC_CHB = "8'b01001100" *) 
(* S_AXI_REG_ADDR_BITS = "12" *) (* TRIG_MASK_ADDR = "8'b00100100" *) (* TRIG_SRC_NUM = "6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac
   (clk,
    rst_n,
    intr,
    dac_data_cha_o,
    dac_data_chb_o,
    event_ip_trig,
    event_ip_stop,
    event_ip_start,
    event_ip_reset,
    trig_ip,
    dac1_event_op,
    dac1_trig_op,
    dac2_event_op,
    dac2_trig_op,
    s_axi_reg_aclk,
    s_axi_reg_aresetn,
    s_axi_reg_awaddr,
    s_axi_reg_awprot,
    s_axi_reg_awvalid,
    s_axi_reg_awready,
    s_axi_reg_wdata,
    s_axi_reg_wstrb,
    s_axi_reg_wvalid,
    s_axi_reg_wready,
    s_axi_reg_bresp,
    s_axi_reg_bvalid,
    s_axi_reg_bready,
    s_axi_reg_araddr,
    s_axi_reg_arprot,
    s_axi_reg_arvalid,
    s_axi_reg_arready,
    s_axi_reg_rdata,
    s_axi_reg_rresp,
    s_axi_reg_rvalid,
    s_axi_reg_rready,
    m_axi_dac1_aclk,
    m_axi_dac1_aresetn,
    m_axi_dac1_arid_o,
    m_axi_dac1_araddr_o,
    m_axi_dac1_arlen_o,
    m_axi_dac1_arsize_o,
    m_axi_dac1_arburst_o,
    m_axi_dac1_arlock_o,
    m_axi_dac1_arcache_o,
    m_axi_dac1_arprot_o,
    m_axi_dac1_arvalid_o,
    m_axi_dac1_arready_i,
    m_axi_dac1_arqos_o,
    m_axi_dac1_rid_i,
    m_axi_dac1_rdata_i,
    m_axi_dac1_rresp_i,
    m_axi_dac1_rlast_i,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rready_o,
    m_axi_dac2_aclk,
    m_axi_dac2_aresetn,
    m_axi_dac2_arid_o,
    m_axi_dac2_araddr_o,
    m_axi_dac2_arlen_o,
    m_axi_dac2_arsize_o,
    m_axi_dac2_arburst_o,
    m_axi_dac2_arlock_o,
    m_axi_dac2_arcache_o,
    m_axi_dac2_arprot_o,
    m_axi_dac2_arvalid_o,
    m_axi_dac2_arready_i,
    m_axi_dac2_arqos_o,
    m_axi_dac2_rid_i,
    m_axi_dac2_rdata_i,
    m_axi_dac2_rresp_i,
    m_axi_dac2_rlast_i,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rready_o);
  input clk;
  input rst_n;
  output intr;
  output [15:0]dac_data_cha_o;
  output [15:0]dac_data_chb_o;
  input [4:0]event_ip_trig;
  input [4:0]event_ip_stop;
  input [4:0]event_ip_start;
  input [4:0]event_ip_reset;
  input [5:0]trig_ip;
  output [3:0]dac1_event_op;
  output dac1_trig_op;
  output [3:0]dac2_event_op;
  output dac2_trig_op;
  input s_axi_reg_aclk;
  input s_axi_reg_aresetn;
  input [11:0]s_axi_reg_awaddr;
  input [2:0]s_axi_reg_awprot;
  input s_axi_reg_awvalid;
  output s_axi_reg_awready;
  input [31:0]s_axi_reg_wdata;
  input [3:0]s_axi_reg_wstrb;
  input s_axi_reg_wvalid;
  output s_axi_reg_wready;
  output [1:0]s_axi_reg_bresp;
  output s_axi_reg_bvalid;
  input s_axi_reg_bready;
  input [11:0]s_axi_reg_araddr;
  input [2:0]s_axi_reg_arprot;
  input s_axi_reg_arvalid;
  output s_axi_reg_arready;
  output [31:0]s_axi_reg_rdata;
  output [1:0]s_axi_reg_rresp;
  output s_axi_reg_rvalid;
  input s_axi_reg_rready;
  input m_axi_dac1_aclk;
  input m_axi_dac1_aresetn;
  output [3:0]m_axi_dac1_arid_o;
  output [31:0]m_axi_dac1_araddr_o;
  output [3:0]m_axi_dac1_arlen_o;
  output [2:0]m_axi_dac1_arsize_o;
  output [1:0]m_axi_dac1_arburst_o;
  output [1:0]m_axi_dac1_arlock_o;
  output [3:0]m_axi_dac1_arcache_o;
  output [2:0]m_axi_dac1_arprot_o;
  output m_axi_dac1_arvalid_o;
  input m_axi_dac1_arready_i;
  output [3:0]m_axi_dac1_arqos_o;
  input [3:0]m_axi_dac1_rid_i;
  input [63:0]m_axi_dac1_rdata_i;
  input [1:0]m_axi_dac1_rresp_i;
  input m_axi_dac1_rlast_i;
  input m_axi_dac1_rvalid_i;
  output m_axi_dac1_rready_o;
  input m_axi_dac2_aclk;
  input m_axi_dac2_aresetn;
  output [3:0]m_axi_dac2_arid_o;
  output [31:0]m_axi_dac2_araddr_o;
  output [3:0]m_axi_dac2_arlen_o;
  output [2:0]m_axi_dac2_arsize_o;
  output [1:0]m_axi_dac2_arburst_o;
  output [1:0]m_axi_dac2_arlock_o;
  output [3:0]m_axi_dac2_arcache_o;
  output [2:0]m_axi_dac2_arprot_o;
  output m_axi_dac2_arvalid_o;
  input m_axi_dac2_arready_i;
  output [3:0]m_axi_dac2_arqos_o;
  input [3:0]m_axi_dac2_rid_i;
  input [63:0]m_axi_dac2_rdata_i;
  input [1:0]m_axi_dac2_rresp_i;
  input m_axi_dac2_rlast_i;
  input m_axi_dac2_rvalid_i;
  output m_axi_dac2_rready_o;

  wire \<const0> ;
  wire \<const1> ;
  wire U_dac1_n_40;
  wire U_dac1_n_41;
  wire U_dac1_n_42;
  wire U_dac1_n_43;
  wire U_dac1_n_44;
  wire U_dac1_n_45;
  wire U_dac1_n_46;
  wire U_dac1_n_47;
  wire U_dac1_n_48;
  wire U_dac1_n_49;
  wire U_dac1_n_50;
  wire U_dac1_n_51;
  wire U_dac1_n_52;
  wire U_dac1_n_53;
  wire U_dac1_n_54;
  wire U_dac1_n_55;
  wire U_dac1_n_56;
  wire U_dac1_n_57;
  wire U_dac1_n_58;
  wire U_dac1_n_59;
  wire U_dac1_n_60;
  wire U_dac1_n_61;
  wire U_dac1_n_62;
  wire U_dac1_n_63;
  wire U_dac1_n_64;
  wire U_dac1_n_65;
  wire U_dac1_n_83;
  wire U_dac1_n_84;
  wire U_dac1_n_85;
  wire U_dac1_n_86;
  wire U_dac1_n_87;
  wire U_dac1_n_88;
  wire U_dac1_n_89;
  wire U_dac1_n_90;
  wire U_dac2_n_34;
  wire U_dac2_n_35;
  wire U_dac2_n_36;
  wire U_dac2_n_37;
  wire U_dac2_n_38;
  wire U_dac2_n_39;
  wire U_dac2_n_40;
  wire U_dac2_n_41;
  wire [31:0]cfg_buf1_adr_cha;
  wire cfg_buf1_adr_cha0;
  wire [31:0]cfg_buf1_adr_chb;
  wire cfg_buf1_adr_chb0;
  wire \cfg_buf1_adr_chb[31]_i_2_n_0 ;
  wire [31:0]cfg_buf2_adr_cha;
  wire cfg_buf2_adr_cha0;
  wire \cfg_buf2_adr_cha[31]_i_2_n_0 ;
  wire [31:0]cfg_buf2_adr_chb;
  wire cfg_buf2_adr_chb0;
  wire [4:0]cfg_cha_outshift;
  wire cfg_cha_outshift0;
  wire \cfg_cha_outshift[4]_i_2_n_0 ;
  wire cfg_cha_scale0;
  wire \cfg_cha_scale[15]_i_2_n_0 ;
  wire [15:0]cfg_cha_setdec;
  wire cfg_cha_setdec0;
  wire \cfg_cha_setdec[15]_i_2_n_0 ;
  wire [31:0]cfg_cha_step;
  wire cfg_cha_step0;
  wire \cfg_cha_step[31]_i_2_n_0 ;
  wire [4:0]cfg_chb_outshift;
  wire cfg_chb_outshift0;
  wire \cfg_chb_outshift[4]_i_2_n_0 ;
  wire cfg_chb_scale0;
  wire [15:0]cfg_chb_setdec;
  wire cfg_chb_setdec0;
  wire [31:0]cfg_chb_step;
  wire cfg_chb_step0;
  wire [7:0]cfg_ctrl_reg_cha;
  wire cfg_ctrl_reg_cha0;
  wire [7:0]cfg_ctrl_reg_chb;
  wire [31:0]cfg_dma_buf_size;
  wire cfg_dma_buf_size0;
  wire \cfg_dma_buf_size[31]_i_2_n_0 ;
  wire [4:0]cfg_event_sel;
  wire cfg_event_sel0;
  wire \cfg_event_sel[4]_i_2_n_0 ;
  wire [4:0]cfg_event_sts;
  wire cfg_loopback_cha;
  wire cfg_loopback_cha0;
  wire cfg_loopback_cha_i_1_n_0;
  wire cfg_loopback_chb;
  wire cfg_loopback_chb_i_1_n_0;
  wire [4:0]cfg_trig_mask;
  wire cfg_trig_mask0;
  wire [5:5]cfg_trig_mask__0;
  wire clk;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire [3:0]dac2_event_op;
  wire [15:0]dac_a_diff;
  wire [15:0]dac_a_diff01_out;
  wire [15:0]dac_a_r;
  wire [15:0]dac_b_diff;
  wire [15:0]dac_b_diff00_out;
  wire [15:0]dac_b_r;
  wire dac_cha_conf0;
  wire \dac_cha_conf[15]_i_2_n_0 ;
  wire \dac_cha_conf[15]_i_3_n_0 ;
  wire [15:0]dac_data_cha_o;
  wire [15:0]dac_data_chb_o;
  wire errs_cnt_cha03_out;
  wire errs_cnt_cha2;
  wire \errs_cnt_cha[0]_i_10_n_0 ;
  wire \errs_cnt_cha[0]_i_11_n_0 ;
  wire \errs_cnt_cha[0]_i_12_n_0 ;
  wire \errs_cnt_cha[0]_i_13_n_0 ;
  wire \errs_cnt_cha[0]_i_14_n_0 ;
  wire \errs_cnt_cha[0]_i_15_n_0 ;
  wire \errs_cnt_cha[0]_i_16_n_0 ;
  wire \errs_cnt_cha[0]_i_17_n_0 ;
  wire \errs_cnt_cha[0]_i_4_n_0 ;
  wire \errs_cnt_cha[0]_i_6_n_0 ;
  wire \errs_cnt_cha[0]_i_7_n_0 ;
  wire \errs_cnt_cha[0]_i_9_n_0 ;
  wire [31:0]errs_cnt_cha_reg;
  wire \errs_cnt_cha_reg[0]_i_3_n_0 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_1 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_2 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_3 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_4 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_5 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_6 ;
  wire \errs_cnt_cha_reg[0]_i_3_n_7 ;
  wire \errs_cnt_cha_reg[0]_i_5_n_3 ;
  wire \errs_cnt_cha_reg[0]_i_8_n_0 ;
  wire \errs_cnt_cha_reg[0]_i_8_n_1 ;
  wire \errs_cnt_cha_reg[0]_i_8_n_2 ;
  wire \errs_cnt_cha_reg[0]_i_8_n_3 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[12]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[16]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[20]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[24]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[28]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[4]_i_1_n_7 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_0 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_1 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_2 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_3 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_4 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_5 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_6 ;
  wire \errs_cnt_cha_reg[8]_i_1_n_7 ;
  wire errs_cnt_chb;
  wire errs_cnt_chb0;
  wire errs_cnt_chb2;
  wire \errs_cnt_chb[0]_i_10_n_0 ;
  wire \errs_cnt_chb[0]_i_11_n_0 ;
  wire \errs_cnt_chb[0]_i_12_n_0 ;
  wire \errs_cnt_chb[0]_i_13_n_0 ;
  wire \errs_cnt_chb[0]_i_14_n_0 ;
  wire \errs_cnt_chb[0]_i_15_n_0 ;
  wire \errs_cnt_chb[0]_i_4_n_0 ;
  wire \errs_cnt_chb[0]_i_5_n_0 ;
  wire \errs_cnt_chb[0]_i_7_n_0 ;
  wire \errs_cnt_chb[0]_i_8_n_0 ;
  wire \errs_cnt_chb[0]_i_9_n_0 ;
  wire [31:0]errs_cnt_chb_reg;
  wire \errs_cnt_chb_reg[0]_i_2_n_0 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_1 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_2 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_3 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_4 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_5 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_6 ;
  wire \errs_cnt_chb_reg[0]_i_2_n_7 ;
  wire \errs_cnt_chb_reg[0]_i_3_n_3 ;
  wire \errs_cnt_chb_reg[0]_i_6_n_0 ;
  wire \errs_cnt_chb_reg[0]_i_6_n_1 ;
  wire \errs_cnt_chb_reg[0]_i_6_n_2 ;
  wire \errs_cnt_chb_reg[0]_i_6_n_3 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[12]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[16]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[20]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[24]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[28]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[4]_i_1_n_7 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_0 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_1 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_2 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_3 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_4 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_5 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_6 ;
  wire \errs_cnt_chb_reg[8]_i_1_n_7 ;
  wire [4:0]event_ip_trig;
  wire event_val;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac1_araddr_o;
  wire m_axi_dac1_arready_i;
  wire m_axi_dac1_arvalid_o;
  wire [63:0]m_axi_dac1_rdata_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rready_o;
  wire m_axi_dac1_rvalid_i;
  wire [31:0]m_axi_dac2_araddr_o;
  wire m_axi_dac2_arready_i;
  wire m_axi_dac2_arvalid_o;
  wire [63:0]m_axi_dac2_rdata_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rready_o;
  wire m_axi_dac2_rvalid_i;
  wire p_0_in;
  wire [31:0]p_10_in;
  wire [31:2]p_8_in;
  wire [31:2]p_9_in;
  wire [7:0]reg_addr;
  wire reg_en;
  wire reg_rd_data;
  wire \reg_rd_data[0]_i_2_n_0 ;
  wire \reg_rd_data[0]_i_3_n_0 ;
  wire \reg_rd_data[10]_i_2_n_0 ;
  wire \reg_rd_data[10]_i_3_n_0 ;
  wire \reg_rd_data[10]_i_5_n_0 ;
  wire \reg_rd_data[11]_i_2_n_0 ;
  wire \reg_rd_data[11]_i_3_n_0 ;
  wire \reg_rd_data[11]_i_5_n_0 ;
  wire \reg_rd_data[12]_i_2_n_0 ;
  wire \reg_rd_data[12]_i_3_n_0 ;
  wire \reg_rd_data[12]_i_5_n_0 ;
  wire \reg_rd_data[13]_i_2_n_0 ;
  wire \reg_rd_data[13]_i_3_n_0 ;
  wire \reg_rd_data[13]_i_5_n_0 ;
  wire \reg_rd_data[14]_i_2_n_0 ;
  wire \reg_rd_data[14]_i_3_n_0 ;
  wire \reg_rd_data[14]_i_5_n_0 ;
  wire \reg_rd_data[15]_i_2_n_0 ;
  wire \reg_rd_data[15]_i_3_n_0 ;
  wire \reg_rd_data[15]_i_5_n_0 ;
  wire \reg_rd_data[16]_i_2_n_0 ;
  wire \reg_rd_data[16]_i_5_n_0 ;
  wire \reg_rd_data[17]_i_10_n_0 ;
  wire \reg_rd_data[17]_i_11_n_0 ;
  wire \reg_rd_data[17]_i_2_n_0 ;
  wire \reg_rd_data[17]_i_5_n_0 ;
  wire \reg_rd_data[17]_i_7_n_0 ;
  wire \reg_rd_data[17]_i_8_n_0 ;
  wire \reg_rd_data[18]_i_2_n_0 ;
  wire \reg_rd_data[18]_i_5_n_0 ;
  wire \reg_rd_data[19]_i_2_n_0 ;
  wire \reg_rd_data[19]_i_5_n_0 ;
  wire \reg_rd_data[1]_i_2_n_0 ;
  wire \reg_rd_data[1]_i_3_n_0 ;
  wire \reg_rd_data[20]_i_2_n_0 ;
  wire \reg_rd_data[20]_i_5_n_0 ;
  wire \reg_rd_data[21]_i_2_n_0 ;
  wire \reg_rd_data[21]_i_5_n_0 ;
  wire \reg_rd_data[22]_i_2_n_0 ;
  wire \reg_rd_data[22]_i_5_n_0 ;
  wire \reg_rd_data[23]_i_2_n_0 ;
  wire \reg_rd_data[23]_i_5_n_0 ;
  wire \reg_rd_data[23]_i_6_n_0 ;
  wire \reg_rd_data[23]_i_7_n_0 ;
  wire \reg_rd_data[24]_i_2_n_0 ;
  wire \reg_rd_data[24]_i_3_n_0 ;
  wire \reg_rd_data[24]_i_5_n_0 ;
  wire \reg_rd_data[25]_i_2_n_0 ;
  wire \reg_rd_data[25]_i_3_n_0 ;
  wire \reg_rd_data[25]_i_5_n_0 ;
  wire \reg_rd_data[26]_i_2_n_0 ;
  wire \reg_rd_data[26]_i_3_n_0 ;
  wire \reg_rd_data[26]_i_5_n_0 ;
  wire \reg_rd_data[27]_i_2_n_0 ;
  wire \reg_rd_data[27]_i_3_n_0 ;
  wire \reg_rd_data[27]_i_5_n_0 ;
  wire \reg_rd_data[28]_i_2_n_0 ;
  wire \reg_rd_data[28]_i_3_n_0 ;
  wire \reg_rd_data[28]_i_5_n_0 ;
  wire \reg_rd_data[29]_i_2_n_0 ;
  wire \reg_rd_data[29]_i_3_n_0 ;
  wire \reg_rd_data[29]_i_5_n_0 ;
  wire \reg_rd_data[2]_i_2_n_0 ;
  wire \reg_rd_data[2]_i_3_n_0 ;
  wire \reg_rd_data[30]_i_2_n_0 ;
  wire \reg_rd_data[30]_i_3_n_0 ;
  wire \reg_rd_data[30]_i_5_n_0 ;
  wire \reg_rd_data[31]_i_10_n_0 ;
  wire \reg_rd_data[31]_i_11_n_0 ;
  wire \reg_rd_data[31]_i_12_n_0 ;
  wire \reg_rd_data[31]_i_13_n_0 ;
  wire \reg_rd_data[31]_i_14_n_0 ;
  wire \reg_rd_data[31]_i_15_n_0 ;
  wire \reg_rd_data[31]_i_3_n_0 ;
  wire \reg_rd_data[31]_i_4_n_0 ;
  wire \reg_rd_data[31]_i_5_n_0 ;
  wire \reg_rd_data[31]_i_6_n_0 ;
  wire \reg_rd_data[31]_i_8_n_0 ;
  wire \reg_rd_data[31]_i_9_n_0 ;
  wire \reg_rd_data[3]_i_2_n_0 ;
  wire \reg_rd_data[3]_i_3_n_0 ;
  wire \reg_rd_data[4]_i_2_n_0 ;
  wire \reg_rd_data[4]_i_3_n_0 ;
  wire \reg_rd_data[4]_i_6_n_0 ;
  wire \reg_rd_data[4]_i_7_n_0 ;
  wire \reg_rd_data[5]_i_4_n_0 ;
  wire \reg_rd_data[5]_i_7_n_0 ;
  wire \reg_rd_data[6]_i_2_n_0 ;
  wire \reg_rd_data[6]_i_5_n_0 ;
  wire \reg_rd_data[7]_i_2_n_0 ;
  wire \reg_rd_data[7]_i_5_n_0 ;
  wire \reg_rd_data[7]_i_6_n_0 ;
  wire \reg_rd_data[8]_i_2_n_0 ;
  wire \reg_rd_data[8]_i_3_n_0 ;
  wire \reg_rd_data[8]_i_5_n_0 ;
  wire \reg_rd_data[9]_i_2_n_0 ;
  wire \reg_rd_data[9]_i_3_n_0 ;
  wire \reg_rd_data[9]_i_5_n_0 ;
  wire \reg_rd_data_reg_n_0_[0] ;
  wire \reg_rd_data_reg_n_0_[10] ;
  wire \reg_rd_data_reg_n_0_[11] ;
  wire \reg_rd_data_reg_n_0_[12] ;
  wire \reg_rd_data_reg_n_0_[13] ;
  wire \reg_rd_data_reg_n_0_[14] ;
  wire \reg_rd_data_reg_n_0_[15] ;
  wire \reg_rd_data_reg_n_0_[16] ;
  wire \reg_rd_data_reg_n_0_[17] ;
  wire \reg_rd_data_reg_n_0_[18] ;
  wire \reg_rd_data_reg_n_0_[19] ;
  wire \reg_rd_data_reg_n_0_[1] ;
  wire \reg_rd_data_reg_n_0_[20] ;
  wire \reg_rd_data_reg_n_0_[21] ;
  wire \reg_rd_data_reg_n_0_[22] ;
  wire \reg_rd_data_reg_n_0_[23] ;
  wire \reg_rd_data_reg_n_0_[24] ;
  wire \reg_rd_data_reg_n_0_[25] ;
  wire \reg_rd_data_reg_n_0_[26] ;
  wire \reg_rd_data_reg_n_0_[27] ;
  wire \reg_rd_data_reg_n_0_[28] ;
  wire \reg_rd_data_reg_n_0_[29] ;
  wire \reg_rd_data_reg_n_0_[2] ;
  wire \reg_rd_data_reg_n_0_[30] ;
  wire \reg_rd_data_reg_n_0_[31] ;
  wire \reg_rd_data_reg_n_0_[3] ;
  wire \reg_rd_data_reg_n_0_[4] ;
  wire \reg_rd_data_reg_n_0_[5] ;
  wire \reg_rd_data_reg_n_0_[6] ;
  wire \reg_rd_data_reg_n_0_[7] ;
  wire \reg_rd_data_reg_n_0_[8] ;
  wire \reg_rd_data_reg_n_0_[9] ;
  wire [3:0]reg_we;
  wire [31:0]reg_wr_data;
  wire reg_wr_we;
  wire rst_n;
  wire s_axi_reg_aclk;
  wire [11:0]s_axi_reg_araddr;
  wire s_axi_reg_aresetn;
  wire [2:0]s_axi_reg_arprot;
  wire s_axi_reg_arready;
  wire s_axi_reg_arvalid;
  wire [11:0]s_axi_reg_awaddr;
  wire [2:0]s_axi_reg_awprot;
  wire s_axi_reg_awready;
  wire s_axi_reg_awvalid;
  wire s_axi_reg_bready;
  wire [1:0]s_axi_reg_bresp;
  wire s_axi_reg_bvalid;
  wire [31:0]s_axi_reg_rdata;
  wire s_axi_reg_rready;
  wire [1:0]s_axi_reg_rresp;
  wire s_axi_reg_rvalid;
  wire [31:0]s_axi_reg_wdata;
  wire s_axi_reg_wready;
  wire [3:0]s_axi_reg_wstrb;
  wire s_axi_reg_wvalid;
  wire [5:0]trig_ip;
  wire NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED;
  wire NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED;
  wire [11:8]NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED;
  wire [3:2]\NLW_errs_cnt_cha_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_errs_cnt_cha_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_errs_cnt_cha_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_errs_cnt_cha_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_errs_cnt_chb_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_errs_cnt_chb_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_errs_cnt_chb_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_errs_cnt_chb_reg[28]_i_1_CO_UNCONNECTED ;

  assign dac1_event_op[3:0] = dac2_event_op;
  assign dac1_trig_op = \<const0> ;
  assign dac2_trig_op = \<const0> ;
  assign intr = \<const0> ;
  assign m_axi_dac1_arburst_o[1] = \<const0> ;
  assign m_axi_dac1_arburst_o[0] = \<const1> ;
  assign m_axi_dac1_arcache_o[3] = \<const0> ;
  assign m_axi_dac1_arcache_o[2] = \<const0> ;
  assign m_axi_dac1_arcache_o[1] = \<const1> ;
  assign m_axi_dac1_arcache_o[0] = \<const1> ;
  assign m_axi_dac1_arid_o[3] = \<const0> ;
  assign m_axi_dac1_arid_o[2] = \<const0> ;
  assign m_axi_dac1_arid_o[1] = \<const1> ;
  assign m_axi_dac1_arid_o[0] = \<const0> ;
  assign m_axi_dac1_arlen_o[3] = \<const1> ;
  assign m_axi_dac1_arlen_o[2] = \<const1> ;
  assign m_axi_dac1_arlen_o[1] = \<const1> ;
  assign m_axi_dac1_arlen_o[0] = \<const1> ;
  assign m_axi_dac1_arlock_o[1] = \<const0> ;
  assign m_axi_dac1_arlock_o[0] = \<const0> ;
  assign m_axi_dac1_arprot_o[2] = \<const0> ;
  assign m_axi_dac1_arprot_o[1] = \<const0> ;
  assign m_axi_dac1_arprot_o[0] = \<const0> ;
  assign m_axi_dac1_arqos_o[3] = \<const1> ;
  assign m_axi_dac1_arqos_o[2] = \<const1> ;
  assign m_axi_dac1_arqos_o[1] = \<const1> ;
  assign m_axi_dac1_arqos_o[0] = \<const1> ;
  assign m_axi_dac1_arsize_o[2] = \<const0> ;
  assign m_axi_dac1_arsize_o[1] = \<const1> ;
  assign m_axi_dac1_arsize_o[0] = \<const1> ;
  assign m_axi_dac2_arburst_o[1] = \<const0> ;
  assign m_axi_dac2_arburst_o[0] = \<const1> ;
  assign m_axi_dac2_arcache_o[3] = \<const0> ;
  assign m_axi_dac2_arcache_o[2] = \<const0> ;
  assign m_axi_dac2_arcache_o[1] = \<const1> ;
  assign m_axi_dac2_arcache_o[0] = \<const1> ;
  assign m_axi_dac2_arid_o[3] = \<const0> ;
  assign m_axi_dac2_arid_o[2] = \<const0> ;
  assign m_axi_dac2_arid_o[1] = \<const1> ;
  assign m_axi_dac2_arid_o[0] = \<const1> ;
  assign m_axi_dac2_arlen_o[3] = \<const1> ;
  assign m_axi_dac2_arlen_o[2] = \<const1> ;
  assign m_axi_dac2_arlen_o[1] = \<const1> ;
  assign m_axi_dac2_arlen_o[0] = \<const1> ;
  assign m_axi_dac2_arlock_o[1] = \<const0> ;
  assign m_axi_dac2_arlock_o[0] = \<const0> ;
  assign m_axi_dac2_arprot_o[2] = \<const0> ;
  assign m_axi_dac2_arprot_o[1] = \<const0> ;
  assign m_axi_dac2_arprot_o[0] = \<const0> ;
  assign m_axi_dac2_arqos_o[3] = \<const1> ;
  assign m_axi_dac2_arqos_o[2] = \<const1> ;
  assign m_axi_dac2_arqos_o[1] = \<const1> ;
  assign m_axi_dac2_arqos_o[0] = \<const1> ;
  assign m_axi_dac2_arsize_o[2] = \<const0> ;
  assign m_axi_dac2_arsize_o[1] = \<const1> ;
  assign m_axi_dac2_arsize_o[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top U_dac1
       (.D({U_dac1_n_42,U_dac1_n_43,U_dac1_n_44,U_dac1_n_45,U_dac1_n_46,U_dac1_n_47,U_dac1_n_48,U_dac1_n_49,U_dac1_n_50,U_dac1_n_51,U_dac1_n_52,U_dac1_n_53,U_dac1_n_54,U_dac1_n_55,U_dac1_n_56,U_dac1_n_57,U_dac1_n_58,U_dac1_n_59,U_dac1_n_60,U_dac1_n_61,U_dac1_n_62,U_dac1_n_63,U_dac1_n_64,U_dac1_n_65}),
        .Q(cfg_event_sel),
        .bram_addr_a(reg_addr),
        .bram_en_a(reg_en),
        .bram_we_a(reg_we),
        .\buf_ovr_limit0_inferred__0/i__carry__6 (cfg_dma_buf_size),
        .\cfg_cha_step_reg[16] (U_dac1_n_89),
        .\cfg_cha_step_reg[17] (U_dac1_n_90),
        .cfg_loopback_cha(cfg_loopback_cha),
        .clk(clk),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .dac2_event_op(dac2_event_op),
        .\dac_a_diff_reg[15] (dac_a_r),
        .\dac_chb_conf_reg[2] (U_dac1_n_83),
        .\dac_chb_conf_reg[3] (U_dac1_n_84),
        .\dac_chb_conf_reg[4] (U_dac1_n_85),
        .\dac_chb_conf_reg[5] (U_dac1_n_86),
        .\dac_chb_conf_reg[6] (U_dac1_n_87),
        .\dac_chb_conf_reg[7] (U_dac1_n_88),
        .dac_data_cha_o(dac_data_cha_o),
        .dac_mult_reg(cfg_cha_outshift),
        .event_ip_trig(event_ip_trig),
        .event_val(event_val),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac1_araddr_o(m_axi_dac1_araddr_o),
        .m_axi_dac1_arready_i(m_axi_dac1_arready_i),
        .m_axi_dac1_rdata_i(m_axi_dac1_rdata_i),
        .m_axi_dac1_rlast_i(m_axi_dac1_rlast_i),
        .m_axi_dac1_rvalid_i(m_axi_dac1_rvalid_i),
        .m_axi_dac_arvalid_o_reg(m_axi_dac1_arvalid_o),
        .m_axi_rready_reg(m_axi_dac1_rready_o),
        .\m_axis_tdata_reg[14] (dac_a_diff01_out),
        .p_10_in(p_10_in),
        .p_8_in({p_8_in[31:18],p_8_in[15:2]}),
        .p_9_in({p_9_in[31:18],p_9_in[15:2]}),
        .\reg_ctrl_reg[7] (cfg_ctrl_reg_cha),
        .\reg_rd_data[17]_i_4 (\reg_rd_data[17]_i_11_n_0 ),
        .\reg_rd_data[31]_i_7 (\reg_rd_data[4]_i_6_n_0 ),
        .\reg_rd_data[31]_i_7_0 (\reg_rd_data[4]_i_7_n_0 ),
        .\reg_rd_data[31]_i_7_1 (cfg_chb_step),
        .\reg_rd_data[31]_i_7_2 (m_axi_dac2_araddr_o),
        .\reg_rd_data[4]_i_4 (cfg_event_sts),
        .\reg_rd_data_reg[0] (\reg_rd_data[0]_i_2_n_0 ),
        .\reg_rd_data_reg[0]_0 (\reg_rd_data[0]_i_3_n_0 ),
        .\reg_rd_data_reg[0]_1 (\reg_rd_data[31]_i_9_n_0 ),
        .\reg_rd_data_reg[0]_2 (\reg_rd_data[31]_i_8_n_0 ),
        .\reg_rd_data_reg[0]_3 (\reg_rd_data[23]_i_7_n_0 ),
        .\reg_rd_data_reg[0]_4 (\reg_rd_data[17]_i_7_n_0 ),
        .\reg_rd_data_reg[0]_5 (\reg_rd_data[17]_i_8_n_0 ),
        .\reg_rd_data_reg[0]_6 (\reg_rd_data[17]_i_10_n_0 ),
        .\reg_rd_data_reg[10] (\reg_rd_data[10]_i_2_n_0 ),
        .\reg_rd_data_reg[10]_0 (\reg_rd_data[10]_i_3_n_0 ),
        .\reg_rd_data_reg[11] (\reg_rd_data[11]_i_2_n_0 ),
        .\reg_rd_data_reg[11]_0 (\reg_rd_data[11]_i_3_n_0 ),
        .\reg_rd_data_reg[12] (\reg_rd_data[12]_i_2_n_0 ),
        .\reg_rd_data_reg[12]_0 (\reg_rd_data[12]_i_3_n_0 ),
        .\reg_rd_data_reg[13] (\reg_rd_data[13]_i_2_n_0 ),
        .\reg_rd_data_reg[13]_0 (\reg_rd_data[13]_i_3_n_0 ),
        .\reg_rd_data_reg[14] (\reg_rd_data[14]_i_2_n_0 ),
        .\reg_rd_data_reg[14]_0 (\reg_rd_data[14]_i_3_n_0 ),
        .\reg_rd_data_reg[15] (\reg_rd_data[15]_i_2_n_0 ),
        .\reg_rd_data_reg[15]_0 (\reg_rd_data[15]_i_3_n_0 ),
        .\reg_rd_data_reg[1] (\reg_rd_data[1]_i_2_n_0 ),
        .\reg_rd_data_reg[1]_0 (\reg_rd_data[1]_i_3_n_0 ),
        .\reg_rd_data_reg[24] (\reg_rd_data[24]_i_2_n_0 ),
        .\reg_rd_data_reg[24]_0 (\reg_rd_data[24]_i_3_n_0 ),
        .\reg_rd_data_reg[25] (\reg_rd_data[25]_i_2_n_0 ),
        .\reg_rd_data_reg[25]_0 (\reg_rd_data[25]_i_3_n_0 ),
        .\reg_rd_data_reg[26] (\reg_rd_data[26]_i_2_n_0 ),
        .\reg_rd_data_reg[26]_0 (\reg_rd_data[26]_i_3_n_0 ),
        .\reg_rd_data_reg[27] (\reg_rd_data[27]_i_2_n_0 ),
        .\reg_rd_data_reg[27]_0 (\reg_rd_data[27]_i_3_n_0 ),
        .\reg_rd_data_reg[28] (\reg_rd_data[28]_i_2_n_0 ),
        .\reg_rd_data_reg[28]_0 (\reg_rd_data[28]_i_3_n_0 ),
        .\reg_rd_data_reg[29] (\reg_rd_data[29]_i_2_n_0 ),
        .\reg_rd_data_reg[29]_0 (\reg_rd_data[29]_i_3_n_0 ),
        .\reg_rd_data_reg[2] (\reg_rd_data[2]_i_2_n_0 ),
        .\reg_rd_data_reg[2]_0 (\reg_rd_data[2]_i_3_n_0 ),
        .\reg_rd_data_reg[2]_1 (\reg_rd_data[31]_i_14_n_0 ),
        .\reg_rd_data_reg[2]_2 (\reg_rd_data[31]_i_15_n_0 ),
        .\reg_rd_data_reg[30] (\reg_rd_data[30]_i_2_n_0 ),
        .\reg_rd_data_reg[30]_0 (\reg_rd_data[30]_i_3_n_0 ),
        .\reg_rd_data_reg[31] (\reg_rd_data[31]_i_5_n_0 ),
        .\reg_rd_data_reg[31]_0 (\reg_rd_data[31]_i_6_n_0 ),
        .\reg_rd_data_reg[31]_1 (cfg_cha_step),
        .\reg_rd_data_reg[3] (\reg_rd_data[3]_i_2_n_0 ),
        .\reg_rd_data_reg[3]_0 (\reg_rd_data[3]_i_3_n_0 ),
        .\reg_rd_data_reg[4] (\reg_rd_data[4]_i_2_n_0 ),
        .\reg_rd_data_reg[4]_0 (\reg_rd_data[4]_i_3_n_0 ),
        .\reg_rd_data_reg[5] (\reg_rd_data[5]_i_4_n_0 ),
        .\reg_rd_data_reg[5]_0 ({cfg_trig_mask__0,cfg_trig_mask}),
        .\reg_rd_data_reg[5]_1 (\reg_rd_data[31]_i_11_n_0 ),
        .\reg_rd_data_reg[6] (\reg_rd_data[6]_i_2_n_0 ),
        .\reg_rd_data_reg[6]_0 (\reg_rd_data[31]_i_12_n_0 ),
        .\reg_rd_data_reg[7] (\reg_rd_data[7]_i_2_n_0 ),
        .\reg_rd_data_reg[7]_0 (\reg_rd_data[7]_i_6_n_0 ),
        .\reg_rd_data_reg[7]_1 (cfg_buf1_adr_chb[7:0]),
        .\reg_rd_data_reg[8] (\reg_rd_data[31]_i_4_n_0 ),
        .\reg_rd_data_reg[8]_0 (\reg_rd_data[8]_i_2_n_0 ),
        .\reg_rd_data_reg[8]_1 (\reg_rd_data[8]_i_3_n_0 ),
        .\reg_rd_data_reg[9] (\reg_rd_data[9]_i_2_n_0 ),
        .\reg_rd_data_reg[9]_0 (\reg_rd_data[9]_i_3_n_0 ),
        .\req_buf_addr_reg[31] (cfg_buf1_adr_cha),
        .\req_buf_addr_reg[31]_0 (cfg_buf2_adr_cha),
        .rst_n(rst_n),
        .rst_n_0(p_0_in),
        .\s_axi_reg_araddr[7] (U_dac1_n_41),
        .\s_axi_reg_wstrb[2] (U_dac1_n_40),
        .trig_ip(trig_ip[4:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dac_top__parameterized0 U_dac2
       (.D({U_dac2_n_34,U_dac2_n_35,U_dac2_n_36,U_dac2_n_37,U_dac2_n_38,U_dac2_n_39,U_dac2_n_40,U_dac2_n_41}),
        .Q(cfg_buf1_adr_chb),
        .\buf_ovr_limit0_inferred__0/i__carry__6 (cfg_dma_buf_size),
        .cfg_loopback_chb(cfg_loopback_chb),
        .clk(clk),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .\dac_b_diff_reg[15] (dac_b_r),
        .dac_data_chb_o(dac_data_chb_o),
        .dac_mult_reg(cfg_chb_outshift),
        .\dac_o_reg[0] (p_10_in[23]),
        .\dac_rp_curr_reg[19] (cfg_chb_step[18:0]),
        .first_full_reg(p_0_in),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac2_araddr_o(m_axi_dac2_araddr_o),
        .m_axi_dac2_arready_i(m_axi_dac2_arready_i),
        .m_axi_dac2_rdata_i(m_axi_dac2_rdata_i),
        .m_axi_dac2_rlast_i(m_axi_dac2_rlast_i),
        .m_axi_dac2_rvalid_i(m_axi_dac2_rvalid_i),
        .m_axi_dac_arvalid_o_reg(m_axi_dac2_arvalid_o),
        .m_axi_rready_reg(m_axi_dac2_rready_o),
        .\m_axis_tdata_reg[14] (dac_b_diff00_out),
        .p_8_in({p_8_in[31:18],p_8_in[15:2]}),
        .\reg_ctrl_reg[7] (cfg_ctrl_reg_chb),
        .\reg_rd_data[22]_i_3 (cfg_buf1_adr_cha[22:16]),
        .\reg_rd_data[22]_i_3_0 (\reg_rd_data[4]_i_6_n_0 ),
        .\reg_rd_data[22]_i_3_1 (\reg_rd_data[4]_i_7_n_0 ),
        .\reg_rd_data_reg[16] (\reg_rd_data[16]_i_2_n_0 ),
        .\reg_rd_data_reg[16]_0 (\reg_rd_data[31]_i_9_n_0 ),
        .\reg_rd_data_reg[16]_1 (\reg_rd_data[31]_i_8_n_0 ),
        .\reg_rd_data_reg[16]_2 (U_dac1_n_89),
        .\reg_rd_data_reg[16]_3 (\reg_rd_data[31]_i_12_n_0 ),
        .\reg_rd_data_reg[16]_4 (\reg_rd_data[23]_i_7_n_0 ),
        .\reg_rd_data_reg[17] (\reg_rd_data[17]_i_2_n_0 ),
        .\reg_rd_data_reg[17]_0 (U_dac1_n_90),
        .\reg_rd_data_reg[18] (\reg_rd_data[18]_i_2_n_0 ),
        .\reg_rd_data_reg[18]_0 (U_dac1_n_83),
        .\reg_rd_data_reg[19] (\reg_rd_data[19]_i_2_n_0 ),
        .\reg_rd_data_reg[19]_0 (U_dac1_n_84),
        .\reg_rd_data_reg[20] (\reg_rd_data[20]_i_2_n_0 ),
        .\reg_rd_data_reg[20]_0 (U_dac1_n_85),
        .\reg_rd_data_reg[21] (\reg_rd_data[21]_i_2_n_0 ),
        .\reg_rd_data_reg[21]_0 (U_dac1_n_86),
        .\reg_rd_data_reg[22] (\reg_rd_data[22]_i_2_n_0 ),
        .\reg_rd_data_reg[22]_0 (U_dac1_n_87),
        .\reg_rd_data_reg[23] (\reg_rd_data[23]_i_2_n_0 ),
        .\reg_rd_data_reg[23]_0 (U_dac1_n_88),
        .\reg_rd_data_reg[23]_1 (\reg_rd_data[23]_i_6_n_0 ),
        .\req_buf_addr_reg[31] (cfg_buf2_adr_chb),
        .rst_n(rst_n));
  (* CHECK_LICENSE_TYPE = "reg_ctrl,axi_bram_ctrl,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "axi_bram_ctrl,Vivado 2020.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reg_ctrl U_reg_ctrl
       (.bram_addr_a({NLW_U_reg_ctrl_bram_addr_a_UNCONNECTED[11:8],reg_addr}),
        .bram_clk_a(NLW_U_reg_ctrl_bram_clk_a_UNCONNECTED),
        .bram_en_a(reg_en),
        .bram_rddata_a({\reg_rd_data_reg_n_0_[31] ,\reg_rd_data_reg_n_0_[30] ,\reg_rd_data_reg_n_0_[29] ,\reg_rd_data_reg_n_0_[28] ,\reg_rd_data_reg_n_0_[27] ,\reg_rd_data_reg_n_0_[26] ,\reg_rd_data_reg_n_0_[25] ,\reg_rd_data_reg_n_0_[24] ,\reg_rd_data_reg_n_0_[23] ,\reg_rd_data_reg_n_0_[22] ,\reg_rd_data_reg_n_0_[21] ,\reg_rd_data_reg_n_0_[20] ,\reg_rd_data_reg_n_0_[19] ,\reg_rd_data_reg_n_0_[18] ,\reg_rd_data_reg_n_0_[17] ,\reg_rd_data_reg_n_0_[16] ,\reg_rd_data_reg_n_0_[15] ,\reg_rd_data_reg_n_0_[14] ,\reg_rd_data_reg_n_0_[13] ,\reg_rd_data_reg_n_0_[12] ,\reg_rd_data_reg_n_0_[11] ,\reg_rd_data_reg_n_0_[10] ,\reg_rd_data_reg_n_0_[9] ,\reg_rd_data_reg_n_0_[8] ,\reg_rd_data_reg_n_0_[7] ,\reg_rd_data_reg_n_0_[6] ,\reg_rd_data_reg_n_0_[5] ,\reg_rd_data_reg_n_0_[4] ,\reg_rd_data_reg_n_0_[3] ,\reg_rd_data_reg_n_0_[2] ,\reg_rd_data_reg_n_0_[1] ,\reg_rd_data_reg_n_0_[0] }),
        .bram_rst_a(NLW_U_reg_ctrl_bram_rst_a_UNCONNECTED),
        .bram_we_a(reg_we),
        .bram_wrdata_a(reg_wr_data),
        .s_axi_aclk(s_axi_reg_aclk),
        .s_axi_araddr(s_axi_reg_araddr),
        .s_axi_aresetn(s_axi_reg_aresetn),
        .s_axi_arprot(s_axi_reg_arprot),
        .s_axi_arready(s_axi_reg_arready),
        .s_axi_arvalid(s_axi_reg_arvalid),
        .s_axi_awaddr(s_axi_reg_awaddr),
        .s_axi_awprot(s_axi_reg_awprot),
        .s_axi_awready(s_axi_reg_awready),
        .s_axi_awvalid(s_axi_reg_awvalid),
        .s_axi_bready(s_axi_reg_bready),
        .s_axi_bresp(s_axi_reg_bresp),
        .s_axi_bvalid(s_axi_reg_bvalid),
        .s_axi_rdata(s_axi_reg_rdata),
        .s_axi_rready(s_axi_reg_rready),
        .s_axi_rresp(s_axi_reg_rresp),
        .s_axi_rvalid(s_axi_reg_rvalid),
        .s_axi_wdata(s_axi_reg_wdata),
        .s_axi_wready(s_axi_reg_wready),
        .s_axi_wstrb(s_axi_reg_wstrb),
        .s_axi_wvalid(s_axi_reg_wvalid));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \cfg_buf1_adr_cha[31]_i_1 
       (.I0(reg_wr_we),
        .I1(reg_addr[2]),
        .I2(reg_addr[0]),
        .I3(reg_addr[4]),
        .I4(reg_addr[3]),
        .I5(\cfg_event_sel[4]_i_2_n_0 ),
        .O(cfg_buf1_adr_cha0));
  FDRE \cfg_buf1_adr_cha_reg[0] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[0]),
        .Q(cfg_buf1_adr_cha[0]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[10] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[10]),
        .Q(cfg_buf1_adr_cha[10]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[11] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[11]),
        .Q(cfg_buf1_adr_cha[11]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[12] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[12]),
        .Q(cfg_buf1_adr_cha[12]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[13] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[13]),
        .Q(cfg_buf1_adr_cha[13]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[14] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[14]),
        .Q(cfg_buf1_adr_cha[14]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[15] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[15]),
        .Q(cfg_buf1_adr_cha[15]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[16] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[16]),
        .Q(cfg_buf1_adr_cha[16]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[17] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[17]),
        .Q(cfg_buf1_adr_cha[17]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[18] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[18]),
        .Q(cfg_buf1_adr_cha[18]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[19] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[19]),
        .Q(cfg_buf1_adr_cha[19]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[1] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[1]),
        .Q(cfg_buf1_adr_cha[1]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[20] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[20]),
        .Q(cfg_buf1_adr_cha[20]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[21] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[21]),
        .Q(cfg_buf1_adr_cha[21]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[22] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[22]),
        .Q(cfg_buf1_adr_cha[22]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[23] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[23]),
        .Q(cfg_buf1_adr_cha[23]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[24] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[24]),
        .Q(cfg_buf1_adr_cha[24]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[25] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[25]),
        .Q(cfg_buf1_adr_cha[25]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[26] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[26]),
        .Q(cfg_buf1_adr_cha[26]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[27] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[27]),
        .Q(cfg_buf1_adr_cha[27]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[28] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[28]),
        .Q(cfg_buf1_adr_cha[28]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[29] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[29]),
        .Q(cfg_buf1_adr_cha[29]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[2] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[2]),
        .Q(cfg_buf1_adr_cha[2]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[30] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[30]),
        .Q(cfg_buf1_adr_cha[30]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[31] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[31]),
        .Q(cfg_buf1_adr_cha[31]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[3] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[3]),
        .Q(cfg_buf1_adr_cha[3]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[4] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[4]),
        .Q(cfg_buf1_adr_cha[4]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[5] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[5]),
        .Q(cfg_buf1_adr_cha[5]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[6] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[6]),
        .Q(cfg_buf1_adr_cha[6]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[7] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[7]),
        .Q(cfg_buf1_adr_cha[7]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[8] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[8]),
        .Q(cfg_buf1_adr_cha[8]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_cha_reg[9] 
       (.C(clk),
        .CE(cfg_buf1_adr_cha0),
        .D(reg_wr_data[9]),
        .Q(cfg_buf1_adr_cha[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cfg_buf1_adr_chb[31]_i_1 
       (.I0(\cfg_buf1_adr_chb[31]_i_2_n_0 ),
        .I1(reg_addr[7]),
        .I2(reg_addr[6]),
        .I3(reg_addr[0]),
        .I4(reg_addr[1]),
        .I5(\dac_cha_conf[15]_i_3_n_0 ),
        .O(cfg_buf1_adr_chb0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cfg_buf1_adr_chb[31]_i_2 
       (.I0(reg_addr[5]),
        .I1(reg_addr[4]),
        .O(\cfg_buf1_adr_chb[31]_i_2_n_0 ));
  FDRE \cfg_buf1_adr_chb_reg[0] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[0]),
        .Q(cfg_buf1_adr_chb[0]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[10] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[10]),
        .Q(cfg_buf1_adr_chb[10]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[11] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[11]),
        .Q(cfg_buf1_adr_chb[11]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[12] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[12]),
        .Q(cfg_buf1_adr_chb[12]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[13] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[13]),
        .Q(cfg_buf1_adr_chb[13]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[14] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[14]),
        .Q(cfg_buf1_adr_chb[14]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[15] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[15]),
        .Q(cfg_buf1_adr_chb[15]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[16] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[16]),
        .Q(cfg_buf1_adr_chb[16]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[17] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[17]),
        .Q(cfg_buf1_adr_chb[17]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[18] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[18]),
        .Q(cfg_buf1_adr_chb[18]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[19] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[19]),
        .Q(cfg_buf1_adr_chb[19]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[1] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[1]),
        .Q(cfg_buf1_adr_chb[1]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[20] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[20]),
        .Q(cfg_buf1_adr_chb[20]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[21] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[21]),
        .Q(cfg_buf1_adr_chb[21]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[22] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[22]),
        .Q(cfg_buf1_adr_chb[22]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[23] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[23]),
        .Q(cfg_buf1_adr_chb[23]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[24] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[24]),
        .Q(cfg_buf1_adr_chb[24]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[25] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[25]),
        .Q(cfg_buf1_adr_chb[25]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[26] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[26]),
        .Q(cfg_buf1_adr_chb[26]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[27] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[27]),
        .Q(cfg_buf1_adr_chb[27]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[28] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[28]),
        .Q(cfg_buf1_adr_chb[28]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[29] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[29]),
        .Q(cfg_buf1_adr_chb[29]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[2] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[2]),
        .Q(cfg_buf1_adr_chb[2]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[30] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[30]),
        .Q(cfg_buf1_adr_chb[30]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[31] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[31]),
        .Q(cfg_buf1_adr_chb[31]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[3] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[3]),
        .Q(cfg_buf1_adr_chb[3]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[4] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[4]),
        .Q(cfg_buf1_adr_chb[4]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[5] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[5]),
        .Q(cfg_buf1_adr_chb[5]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[6] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[6]),
        .Q(cfg_buf1_adr_chb[6]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[7] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[7]),
        .Q(cfg_buf1_adr_chb[7]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[8] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[8]),
        .Q(cfg_buf1_adr_chb[8]),
        .R(p_0_in));
  FDRE \cfg_buf1_adr_chb_reg[9] 
       (.C(clk),
        .CE(cfg_buf1_adr_chb0),
        .D(reg_wr_data[9]),
        .Q(cfg_buf1_adr_chb[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cfg_buf2_adr_cha[31]_i_1 
       (.I0(reg_addr[5]),
        .I1(\cfg_buf2_adr_cha[31]_i_2_n_0 ),
        .I2(\dac_cha_conf[15]_i_2_n_0 ),
        .I3(reg_addr[7]),
        .I4(reg_addr[6]),
        .I5(U_dac1_n_40),
        .O(cfg_buf2_adr_cha0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cfg_buf2_adr_cha[31]_i_2 
       (.I0(reg_addr[3]),
        .I1(reg_addr[4]),
        .O(\cfg_buf2_adr_cha[31]_i_2_n_0 ));
  FDRE \cfg_buf2_adr_cha_reg[0] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[0]),
        .Q(cfg_buf2_adr_cha[0]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[10] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[10]),
        .Q(cfg_buf2_adr_cha[10]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[11] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[11]),
        .Q(cfg_buf2_adr_cha[11]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[12] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[12]),
        .Q(cfg_buf2_adr_cha[12]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[13] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[13]),
        .Q(cfg_buf2_adr_cha[13]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[14] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[14]),
        .Q(cfg_buf2_adr_cha[14]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[15] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[15]),
        .Q(cfg_buf2_adr_cha[15]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[16] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[16]),
        .Q(cfg_buf2_adr_cha[16]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[17] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[17]),
        .Q(cfg_buf2_adr_cha[17]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[18] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[18]),
        .Q(cfg_buf2_adr_cha[18]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[19] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[19]),
        .Q(cfg_buf2_adr_cha[19]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[1] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[1]),
        .Q(cfg_buf2_adr_cha[1]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[20] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[20]),
        .Q(cfg_buf2_adr_cha[20]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[21] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[21]),
        .Q(cfg_buf2_adr_cha[21]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[22] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[22]),
        .Q(cfg_buf2_adr_cha[22]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[23] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[23]),
        .Q(cfg_buf2_adr_cha[23]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[24] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[24]),
        .Q(cfg_buf2_adr_cha[24]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[25] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[25]),
        .Q(cfg_buf2_adr_cha[25]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[26] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[26]),
        .Q(cfg_buf2_adr_cha[26]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[27] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[27]),
        .Q(cfg_buf2_adr_cha[27]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[28] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[28]),
        .Q(cfg_buf2_adr_cha[28]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[29] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[29]),
        .Q(cfg_buf2_adr_cha[29]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[2] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[2]),
        .Q(cfg_buf2_adr_cha[2]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[30] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[30]),
        .Q(cfg_buf2_adr_cha[30]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[31] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[31]),
        .Q(cfg_buf2_adr_cha[31]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[3] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[3]),
        .Q(cfg_buf2_adr_cha[3]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[4] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[4]),
        .Q(cfg_buf2_adr_cha[4]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[5] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[5]),
        .Q(cfg_buf2_adr_cha[5]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[6] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[6]),
        .Q(cfg_buf2_adr_cha[6]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[7] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[7]),
        .Q(cfg_buf2_adr_cha[7]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[8] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[8]),
        .Q(cfg_buf2_adr_cha[8]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_cha_reg[9] 
       (.C(clk),
        .CE(cfg_buf2_adr_cha0),
        .D(reg_wr_data[9]),
        .Q(cfg_buf2_adr_cha[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cfg_buf2_adr_chb[31]_i_1 
       (.I0(reg_addr[7]),
        .I1(reg_addr[1]),
        .I2(reg_addr[4]),
        .I3(reg_addr[5]),
        .I4(reg_addr[6]),
        .I5(\cfg_cha_scale[15]_i_2_n_0 ),
        .O(cfg_buf2_adr_chb0));
  FDRE \cfg_buf2_adr_chb_reg[0] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[0]),
        .Q(cfg_buf2_adr_chb[0]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[10] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[10]),
        .Q(cfg_buf2_adr_chb[10]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[11] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[11]),
        .Q(cfg_buf2_adr_chb[11]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[12] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[12]),
        .Q(cfg_buf2_adr_chb[12]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[13] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[13]),
        .Q(cfg_buf2_adr_chb[13]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[14] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[14]),
        .Q(cfg_buf2_adr_chb[14]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[15] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[15]),
        .Q(cfg_buf2_adr_chb[15]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[16] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[16]),
        .Q(cfg_buf2_adr_chb[16]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[17] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[17]),
        .Q(cfg_buf2_adr_chb[17]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[18] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[18]),
        .Q(cfg_buf2_adr_chb[18]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[19] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[19]),
        .Q(cfg_buf2_adr_chb[19]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[1] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[1]),
        .Q(cfg_buf2_adr_chb[1]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[20] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[20]),
        .Q(cfg_buf2_adr_chb[20]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[21] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[21]),
        .Q(cfg_buf2_adr_chb[21]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[22] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[22]),
        .Q(cfg_buf2_adr_chb[22]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[23] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[23]),
        .Q(cfg_buf2_adr_chb[23]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[24] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[24]),
        .Q(cfg_buf2_adr_chb[24]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[25] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[25]),
        .Q(cfg_buf2_adr_chb[25]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[26] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[26]),
        .Q(cfg_buf2_adr_chb[26]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[27] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[27]),
        .Q(cfg_buf2_adr_chb[27]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[28] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[28]),
        .Q(cfg_buf2_adr_chb[28]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[29] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[29]),
        .Q(cfg_buf2_adr_chb[29]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[2] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[2]),
        .Q(cfg_buf2_adr_chb[2]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[30] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[30]),
        .Q(cfg_buf2_adr_chb[30]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[31] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[31]),
        .Q(cfg_buf2_adr_chb[31]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[3] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[3]),
        .Q(cfg_buf2_adr_chb[3]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[4] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[4]),
        .Q(cfg_buf2_adr_chb[4]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[5] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[5]),
        .Q(cfg_buf2_adr_chb[5]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[6] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[6]),
        .Q(cfg_buf2_adr_chb[6]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[7] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[7]),
        .Q(cfg_buf2_adr_chb[7]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[8] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[8]),
        .Q(cfg_buf2_adr_chb[8]),
        .R(p_0_in));
  FDRE \cfg_buf2_adr_chb_reg[9] 
       (.C(clk),
        .CE(cfg_buf2_adr_chb0),
        .D(reg_wr_data[9]),
        .Q(cfg_buf2_adr_chb[9]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[10] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[24]),
        .Q(p_9_in[26]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[11] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[25]),
        .Q(p_9_in[27]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[12] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[26]),
        .Q(p_9_in[28]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[13] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[27]),
        .Q(p_9_in[29]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[14] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[28]),
        .Q(p_9_in[30]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[15] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[29]),
        .Q(p_9_in[31]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[2] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[16]),
        .Q(p_9_in[18]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[3] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[17]),
        .Q(p_9_in[19]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[4] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[18]),
        .Q(p_9_in[20]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[5] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[19]),
        .Q(p_9_in[21]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[6] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[20]),
        .Q(p_9_in[22]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[7] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[21]),
        .Q(p_9_in[23]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[8] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[22]),
        .Q(p_9_in[24]),
        .R(p_0_in));
  FDRE \cfg_cha_offs_reg[9] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[23]),
        .Q(p_9_in[25]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cfg_cha_outshift[4]_i_1 
       (.I0(reg_addr[7]),
        .I1(reg_addr[1]),
        .I2(reg_addr[4]),
        .I3(reg_addr[0]),
        .I4(\cfg_cha_outshift[4]_i_2_n_0 ),
        .I5(\dac_cha_conf[15]_i_3_n_0 ),
        .O(cfg_cha_outshift0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cfg_cha_outshift[4]_i_2 
       (.I0(reg_addr[5]),
        .I1(reg_addr[6]),
        .O(\cfg_cha_outshift[4]_i_2_n_0 ));
  FDRE \cfg_cha_outshift_reg[0] 
       (.C(clk),
        .CE(cfg_cha_outshift0),
        .D(reg_wr_data[0]),
        .Q(cfg_cha_outshift[0]),
        .R(p_0_in));
  FDRE \cfg_cha_outshift_reg[1] 
       (.C(clk),
        .CE(cfg_cha_outshift0),
        .D(reg_wr_data[1]),
        .Q(cfg_cha_outshift[1]),
        .R(p_0_in));
  FDRE \cfg_cha_outshift_reg[2] 
       (.C(clk),
        .CE(cfg_cha_outshift0),
        .D(reg_wr_data[2]),
        .Q(cfg_cha_outshift[2]),
        .R(p_0_in));
  FDRE \cfg_cha_outshift_reg[3] 
       (.C(clk),
        .CE(cfg_cha_outshift0),
        .D(reg_wr_data[3]),
        .Q(cfg_cha_outshift[3]),
        .R(p_0_in));
  FDRE \cfg_cha_outshift_reg[4] 
       (.C(clk),
        .CE(cfg_cha_outshift0),
        .D(reg_wr_data[4]),
        .Q(cfg_cha_outshift[4]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cfg_cha_scale[15]_i_1 
       (.I0(reg_addr[1]),
        .I1(reg_addr[7]),
        .I2(reg_addr[6]),
        .I3(reg_addr[4]),
        .I4(reg_addr[5]),
        .I5(\cfg_cha_scale[15]_i_2_n_0 ),
        .O(cfg_cha_scale0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \cfg_cha_scale[15]_i_2 
       (.I0(reg_addr[3]),
        .I1(reg_addr[0]),
        .I2(U_dac1_n_40),
        .O(\cfg_cha_scale[15]_i_2_n_0 ));
  FDRE \cfg_cha_scale_reg[10] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[8]),
        .Q(p_9_in[10]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[11] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[9]),
        .Q(p_9_in[11]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[12] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[10]),
        .Q(p_9_in[12]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[13] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[11]),
        .Q(p_9_in[13]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[14] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[12]),
        .Q(p_9_in[14]),
        .R(p_0_in));
  FDSE \cfg_cha_scale_reg[15] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[13]),
        .Q(p_9_in[15]),
        .S(p_0_in));
  FDRE \cfg_cha_scale_reg[2] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[0]),
        .Q(p_9_in[2]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[3] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[1]),
        .Q(p_9_in[3]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[4] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[2]),
        .Q(p_9_in[4]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[5] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[3]),
        .Q(p_9_in[5]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[6] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[4]),
        .Q(p_9_in[6]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[7] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[5]),
        .Q(p_9_in[7]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[8] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[6]),
        .Q(p_9_in[8]),
        .R(p_0_in));
  FDRE \cfg_cha_scale_reg[9] 
       (.C(clk),
        .CE(cfg_cha_scale0),
        .D(reg_wr_data[7]),
        .Q(p_9_in[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \cfg_cha_setdec[15]_i_1 
       (.I0(\cfg_cha_setdec[15]_i_2_n_0 ),
        .I1(reg_addr[6]),
        .I2(reg_addr[3]),
        .I3(reg_addr[2]),
        .I4(reg_addr[0]),
        .I5(reg_wr_we),
        .O(cfg_cha_setdec0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cfg_cha_setdec[15]_i_2 
       (.I0(reg_addr[7]),
        .I1(reg_addr[1]),
        .I2(reg_addr[4]),
        .I3(reg_addr[5]),
        .O(\cfg_cha_setdec[15]_i_2_n_0 ));
  FDSE \cfg_cha_setdec_reg[0] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[0]),
        .Q(cfg_cha_setdec[0]),
        .S(p_0_in));
  FDRE \cfg_cha_setdec_reg[10] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[10]),
        .Q(cfg_cha_setdec[10]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[11] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[11]),
        .Q(cfg_cha_setdec[11]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[12] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[12]),
        .Q(cfg_cha_setdec[12]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[13] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[13]),
        .Q(cfg_cha_setdec[13]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[14] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[14]),
        .Q(cfg_cha_setdec[14]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[15] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[15]),
        .Q(cfg_cha_setdec[15]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[1] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[1]),
        .Q(cfg_cha_setdec[1]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[2] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[2]),
        .Q(cfg_cha_setdec[2]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[3] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[3]),
        .Q(cfg_cha_setdec[3]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[4] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[4]),
        .Q(cfg_cha_setdec[4]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[5] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[5]),
        .Q(cfg_cha_setdec[5]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[6] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[6]),
        .Q(cfg_cha_setdec[6]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[7] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[7]),
        .Q(cfg_cha_setdec[7]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[8] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[8]),
        .Q(cfg_cha_setdec[8]),
        .R(p_0_in));
  FDRE \cfg_cha_setdec_reg[9] 
       (.C(clk),
        .CE(cfg_cha_setdec0),
        .D(reg_wr_data[9]),
        .Q(cfg_cha_setdec[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cfg_cha_step[31]_i_1 
       (.I0(\cfg_cha_step[31]_i_2_n_0 ),
        .I1(reg_addr[1]),
        .I2(reg_addr[3]),
        .I3(reg_addr[2]),
        .I4(reg_addr[0]),
        .I5(reg_wr_we),
        .O(cfg_cha_step0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cfg_cha_step[31]_i_2 
       (.I0(reg_addr[7]),
        .I1(reg_addr[6]),
        .I2(reg_addr[4]),
        .I3(reg_addr[5]),
        .O(\cfg_cha_step[31]_i_2_n_0 ));
  FDRE \cfg_cha_step_reg[0] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[0]),
        .Q(cfg_cha_step[0]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[10] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[10]),
        .Q(cfg_cha_step[10]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[11] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[11]),
        .Q(cfg_cha_step[11]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[12] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[12]),
        .Q(cfg_cha_step[12]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[13] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[13]),
        .Q(cfg_cha_step[13]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[14] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[14]),
        .Q(cfg_cha_step[14]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[15] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[15]),
        .Q(cfg_cha_step[15]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[16] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[16]),
        .Q(cfg_cha_step[16]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[17] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[17]),
        .Q(cfg_cha_step[17]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[18] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[18]),
        .Q(cfg_cha_step[18]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[19] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[19]),
        .Q(cfg_cha_step[19]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[1] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[1]),
        .Q(cfg_cha_step[1]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[20] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[20]),
        .Q(cfg_cha_step[20]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[21] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[21]),
        .Q(cfg_cha_step[21]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[22] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[22]),
        .Q(cfg_cha_step[22]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[23] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[23]),
        .Q(cfg_cha_step[23]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[24] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[24]),
        .Q(cfg_cha_step[24]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[25] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[25]),
        .Q(cfg_cha_step[25]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[26] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[26]),
        .Q(cfg_cha_step[26]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[27] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[27]),
        .Q(cfg_cha_step[27]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[28] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[28]),
        .Q(cfg_cha_step[28]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[29] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[29]),
        .Q(cfg_cha_step[29]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[2] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[2]),
        .Q(cfg_cha_step[2]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[30] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[30]),
        .Q(cfg_cha_step[30]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[31] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[31]),
        .Q(cfg_cha_step[31]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[3] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[3]),
        .Q(cfg_cha_step[3]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[4] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[4]),
        .Q(cfg_cha_step[4]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[5] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[5]),
        .Q(cfg_cha_step[5]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[6] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[6]),
        .Q(cfg_cha_step[6]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[7] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[7]),
        .Q(cfg_cha_step[7]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[8] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[8]),
        .Q(cfg_cha_step[8]),
        .R(p_0_in));
  FDRE \cfg_cha_step_reg[9] 
       (.C(clk),
        .CE(cfg_cha_step0),
        .D(reg_wr_data[9]),
        .Q(cfg_cha_step[9]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[10] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[24]),
        .Q(p_8_in[26]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[11] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[25]),
        .Q(p_8_in[27]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[12] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[26]),
        .Q(p_8_in[28]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[13] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[27]),
        .Q(p_8_in[29]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[14] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[28]),
        .Q(p_8_in[30]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[15] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[29]),
        .Q(p_8_in[31]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[2] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[16]),
        .Q(p_8_in[18]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[3] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[17]),
        .Q(p_8_in[19]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[4] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[18]),
        .Q(p_8_in[20]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[5] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[19]),
        .Q(p_8_in[21]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[6] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[20]),
        .Q(p_8_in[22]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[7] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[21]),
        .Q(p_8_in[23]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[8] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[22]),
        .Q(p_8_in[24]),
        .R(p_0_in));
  FDRE \cfg_chb_offs_reg[9] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[23]),
        .Q(p_8_in[25]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000080)) 
    \cfg_chb_outshift[4]_i_1 
       (.I0(U_dac1_n_40),
        .I1(reg_addr[6]),
        .I2(reg_addr[5]),
        .I3(reg_addr[3]),
        .I4(\cfg_chb_outshift[4]_i_2_n_0 ),
        .O(cfg_chb_outshift0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cfg_chb_outshift[4]_i_2 
       (.I0(reg_addr[7]),
        .I1(reg_addr[1]),
        .I2(reg_addr[4]),
        .I3(reg_addr[0]),
        .O(\cfg_chb_outshift[4]_i_2_n_0 ));
  FDRE \cfg_chb_outshift_reg[0] 
       (.C(clk),
        .CE(cfg_chb_outshift0),
        .D(reg_wr_data[0]),
        .Q(cfg_chb_outshift[0]),
        .R(p_0_in));
  FDRE \cfg_chb_outshift_reg[1] 
       (.C(clk),
        .CE(cfg_chb_outshift0),
        .D(reg_wr_data[1]),
        .Q(cfg_chb_outshift[1]),
        .R(p_0_in));
  FDRE \cfg_chb_outshift_reg[2] 
       (.C(clk),
        .CE(cfg_chb_outshift0),
        .D(reg_wr_data[2]),
        .Q(cfg_chb_outshift[2]),
        .R(p_0_in));
  FDRE \cfg_chb_outshift_reg[3] 
       (.C(clk),
        .CE(cfg_chb_outshift0),
        .D(reg_wr_data[3]),
        .Q(cfg_chb_outshift[3]),
        .R(p_0_in));
  FDRE \cfg_chb_outshift_reg[4] 
       (.C(clk),
        .CE(cfg_chb_outshift0),
        .D(reg_wr_data[4]),
        .Q(cfg_chb_outshift[4]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cfg_chb_scale[15]_i_1 
       (.I0(U_dac1_n_41),
        .I1(reg_addr[4]),
        .I2(reg_addr[0]),
        .I3(reg_addr[5]),
        .I4(\dac_cha_conf[15]_i_3_n_0 ),
        .O(cfg_chb_scale0));
  FDRE \cfg_chb_scale_reg[10] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[8]),
        .Q(p_8_in[10]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[11] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[9]),
        .Q(p_8_in[11]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[12] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[10]),
        .Q(p_8_in[12]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[13] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[11]),
        .Q(p_8_in[13]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[14] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[12]),
        .Q(p_8_in[14]),
        .R(p_0_in));
  FDSE \cfg_chb_scale_reg[15] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[13]),
        .Q(p_8_in[15]),
        .S(p_0_in));
  FDRE \cfg_chb_scale_reg[2] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[0]),
        .Q(p_8_in[2]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[3] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[1]),
        .Q(p_8_in[3]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[4] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[2]),
        .Q(p_8_in[4]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[5] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[3]),
        .Q(p_8_in[5]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[6] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[4]),
        .Q(p_8_in[6]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[7] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[5]),
        .Q(p_8_in[7]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[8] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[6]),
        .Q(p_8_in[8]),
        .R(p_0_in));
  FDRE \cfg_chb_scale_reg[9] 
       (.C(clk),
        .CE(cfg_chb_scale0),
        .D(reg_wr_data[7]),
        .Q(p_8_in[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000080)) 
    \cfg_chb_setdec[15]_i_1 
       (.I0(U_dac1_n_40),
        .I1(reg_addr[6]),
        .I2(reg_addr[3]),
        .I3(reg_addr[0]),
        .I4(\cfg_cha_setdec[15]_i_2_n_0 ),
        .O(cfg_chb_setdec0));
  FDSE \cfg_chb_setdec_reg[0] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[0]),
        .Q(cfg_chb_setdec[0]),
        .S(p_0_in));
  FDRE \cfg_chb_setdec_reg[10] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[10]),
        .Q(cfg_chb_setdec[10]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[11] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[11]),
        .Q(cfg_chb_setdec[11]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[12] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[12]),
        .Q(cfg_chb_setdec[12]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[13] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[13]),
        .Q(cfg_chb_setdec[13]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[14] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[14]),
        .Q(cfg_chb_setdec[14]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[15] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[15]),
        .Q(cfg_chb_setdec[15]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[1] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[1]),
        .Q(cfg_chb_setdec[1]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[2] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[2]),
        .Q(cfg_chb_setdec[2]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[3] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[3]),
        .Q(cfg_chb_setdec[3]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[4] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[4]),
        .Q(cfg_chb_setdec[4]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[5] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[5]),
        .Q(cfg_chb_setdec[5]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[6] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[6]),
        .Q(cfg_chb_setdec[6]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[7] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[7]),
        .Q(cfg_chb_setdec[7]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[8] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[8]),
        .Q(cfg_chb_setdec[8]),
        .R(p_0_in));
  FDRE \cfg_chb_setdec_reg[9] 
       (.C(clk),
        .CE(cfg_chb_setdec0),
        .D(reg_wr_data[9]),
        .Q(cfg_chb_setdec[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \cfg_chb_step[31]_i_1 
       (.I0(reg_addr[7]),
        .I1(reg_addr[6]),
        .I2(reg_addr[1]),
        .I3(reg_addr[4]),
        .I4(reg_addr[5]),
        .I5(\cfg_cha_scale[15]_i_2_n_0 ),
        .O(cfg_chb_step0));
  FDRE \cfg_chb_step_reg[0] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[0]),
        .Q(cfg_chb_step[0]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[10] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[10]),
        .Q(cfg_chb_step[10]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[11] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[11]),
        .Q(cfg_chb_step[11]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[12] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[12]),
        .Q(cfg_chb_step[12]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[13] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[13]),
        .Q(cfg_chb_step[13]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[14] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[14]),
        .Q(cfg_chb_step[14]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[15] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[15]),
        .Q(cfg_chb_step[15]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[16] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[16]),
        .Q(cfg_chb_step[16]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[17] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[17]),
        .Q(cfg_chb_step[17]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[18] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[18]),
        .Q(cfg_chb_step[18]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[19] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[19]),
        .Q(cfg_chb_step[19]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[1] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[1]),
        .Q(cfg_chb_step[1]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[20] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[20]),
        .Q(cfg_chb_step[20]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[21] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[21]),
        .Q(cfg_chb_step[21]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[22] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[22]),
        .Q(cfg_chb_step[22]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[23] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[23]),
        .Q(cfg_chb_step[23]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[24] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[24]),
        .Q(cfg_chb_step[24]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[25] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[25]),
        .Q(cfg_chb_step[25]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[26] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[26]),
        .Q(cfg_chb_step[26]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[27] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[27]),
        .Q(cfg_chb_step[27]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[28] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[28]),
        .Q(cfg_chb_step[28]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[29] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[29]),
        .Q(cfg_chb_step[29]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[2] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[2]),
        .Q(cfg_chb_step[2]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[30] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[30]),
        .Q(cfg_chb_step[30]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[31] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[31]),
        .Q(cfg_chb_step[31]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[3] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[3]),
        .Q(cfg_chb_step[3]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[4] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[4]),
        .Q(cfg_chb_step[4]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[5] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[5]),
        .Q(cfg_chb_step[5]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[6] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[6]),
        .Q(cfg_chb_step[6]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[7] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[7]),
        .Q(cfg_chb_step[7]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[8] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[8]),
        .Q(cfg_chb_step[8]),
        .R(p_0_in));
  FDRE \cfg_chb_step_reg[9] 
       (.C(clk),
        .CE(cfg_chb_step0),
        .D(reg_wr_data[9]),
        .Q(cfg_chb_step[9]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[0] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[0]),
        .Q(cfg_ctrl_reg_cha[0]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[1] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[1]),
        .Q(cfg_ctrl_reg_cha[1]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[2] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[2]),
        .Q(cfg_ctrl_reg_cha[2]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[3] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[3]),
        .Q(cfg_ctrl_reg_cha[3]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[4] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[4]),
        .Q(cfg_ctrl_reg_cha[4]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[5] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[5]),
        .Q(cfg_ctrl_reg_cha[5]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[6] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[6]),
        .Q(cfg_ctrl_reg_cha[6]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_cha_reg[7] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[7]),
        .Q(cfg_ctrl_reg_cha[7]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[0] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[8]),
        .Q(cfg_ctrl_reg_chb[0]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[1] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[9]),
        .Q(cfg_ctrl_reg_chb[1]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[2] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[10]),
        .Q(cfg_ctrl_reg_chb[2]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[3] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[11]),
        .Q(cfg_ctrl_reg_chb[3]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[4] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[12]),
        .Q(cfg_ctrl_reg_chb[4]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[5] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[13]),
        .Q(cfg_ctrl_reg_chb[5]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[6] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[14]),
        .Q(cfg_ctrl_reg_chb[6]),
        .R(p_0_in));
  FDRE \cfg_ctrl_reg_chb_reg[7] 
       (.C(clk),
        .CE(cfg_ctrl_reg_cha0),
        .D(reg_wr_data[15]),
        .Q(cfg_ctrl_reg_chb[7]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h08000000)) 
    \cfg_dma_buf_size[31]_i_1 
       (.I0(reg_addr[5]),
        .I1(reg_addr[4]),
        .I2(reg_addr[3]),
        .I3(\cfg_dma_buf_size[31]_i_2_n_0 ),
        .I4(U_dac1_n_40),
        .O(cfg_dma_buf_size0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cfg_dma_buf_size[31]_i_2 
       (.I0(reg_addr[0]),
        .I1(reg_addr[1]),
        .I2(reg_addr[7]),
        .I3(reg_addr[6]),
        .O(\cfg_dma_buf_size[31]_i_2_n_0 ));
  FDRE \cfg_dma_buf_size_reg[0] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[0]),
        .Q(cfg_dma_buf_size[0]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[10] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[10]),
        .Q(cfg_dma_buf_size[10]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[11] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[11]),
        .Q(cfg_dma_buf_size[11]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[12] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[12]),
        .Q(cfg_dma_buf_size[12]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[13] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[13]),
        .Q(cfg_dma_buf_size[13]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[14] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[14]),
        .Q(cfg_dma_buf_size[14]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[15] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[15]),
        .Q(cfg_dma_buf_size[15]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[16] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[16]),
        .Q(cfg_dma_buf_size[16]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[17] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[17]),
        .Q(cfg_dma_buf_size[17]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[18] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[18]),
        .Q(cfg_dma_buf_size[18]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[19] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[19]),
        .Q(cfg_dma_buf_size[19]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[1] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[1]),
        .Q(cfg_dma_buf_size[1]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[20] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[20]),
        .Q(cfg_dma_buf_size[20]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[21] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[21]),
        .Q(cfg_dma_buf_size[21]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[22] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[22]),
        .Q(cfg_dma_buf_size[22]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[23] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[23]),
        .Q(cfg_dma_buf_size[23]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[24] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[24]),
        .Q(cfg_dma_buf_size[24]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[25] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[25]),
        .Q(cfg_dma_buf_size[25]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[26] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[26]),
        .Q(cfg_dma_buf_size[26]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[27] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[27]),
        .Q(cfg_dma_buf_size[27]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[28] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[28]),
        .Q(cfg_dma_buf_size[28]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[29] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[29]),
        .Q(cfg_dma_buf_size[29]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[2] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[2]),
        .Q(cfg_dma_buf_size[2]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[30] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[30]),
        .Q(cfg_dma_buf_size[30]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[31] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[31]),
        .Q(cfg_dma_buf_size[31]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[3] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[3]),
        .Q(cfg_dma_buf_size[3]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[4] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[4]),
        .Q(cfg_dma_buf_size[4]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[5] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[5]),
        .Q(cfg_dma_buf_size[5]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[6] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[6]),
        .Q(cfg_dma_buf_size[6]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[7] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[7]),
        .Q(cfg_dma_buf_size[7]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[8] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[8]),
        .Q(cfg_dma_buf_size[8]),
        .R(p_0_in));
  FDRE \cfg_dma_buf_size_reg[9] 
       (.C(clk),
        .CE(cfg_dma_buf_size0),
        .D(reg_wr_data[9]),
        .Q(cfg_dma_buf_size[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \cfg_event_sel[4]_i_1 
       (.I0(\cfg_event_sel[4]_i_2_n_0 ),
        .I1(reg_addr[0]),
        .I2(reg_addr[4]),
        .I3(reg_wr_we),
        .I4(reg_addr[2]),
        .I5(reg_addr[3]),
        .O(cfg_event_sel0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cfg_event_sel[4]_i_2 
       (.I0(reg_addr[5]),
        .I1(reg_addr[1]),
        .I2(reg_addr[6]),
        .I3(reg_addr[7]),
        .O(\cfg_event_sel[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \cfg_event_sel[4]_i_3 
       (.I0(reg_en),
        .I1(reg_we[0]),
        .I2(reg_we[1]),
        .I3(reg_we[3]),
        .I4(reg_we[2]),
        .O(reg_wr_we));
  FDRE \cfg_event_sel_reg[0] 
       (.C(clk),
        .CE(cfg_event_sel0),
        .D(reg_wr_data[0]),
        .Q(cfg_event_sel[0]),
        .R(p_0_in));
  FDRE \cfg_event_sel_reg[1] 
       (.C(clk),
        .CE(cfg_event_sel0),
        .D(reg_wr_data[1]),
        .Q(cfg_event_sel[1]),
        .R(p_0_in));
  FDRE \cfg_event_sel_reg[2] 
       (.C(clk),
        .CE(cfg_event_sel0),
        .D(reg_wr_data[2]),
        .Q(cfg_event_sel[2]),
        .R(p_0_in));
  FDRE \cfg_event_sel_reg[3] 
       (.C(clk),
        .CE(cfg_event_sel0),
        .D(reg_wr_data[3]),
        .Q(cfg_event_sel[3]),
        .R(p_0_in));
  FDRE \cfg_event_sel_reg[4] 
       (.C(clk),
        .CE(cfg_event_sel0),
        .D(reg_wr_data[4]),
        .Q(cfg_event_sel[4]),
        .R(p_0_in));
  FDRE \cfg_event_sts_reg[0] 
       (.C(clk),
        .CE(event_val),
        .D(reg_wr_data[0]),
        .Q(cfg_event_sts[0]),
        .R(p_0_in));
  FDRE \cfg_event_sts_reg[1] 
       (.C(clk),
        .CE(event_val),
        .D(reg_wr_data[1]),
        .Q(cfg_event_sts[1]),
        .R(p_0_in));
  FDRE \cfg_event_sts_reg[2] 
       (.C(clk),
        .CE(event_val),
        .D(reg_wr_data[2]),
        .Q(cfg_event_sts[2]),
        .R(p_0_in));
  FDRE \cfg_event_sts_reg[3] 
       (.C(clk),
        .CE(event_val),
        .D(reg_wr_data[3]),
        .Q(cfg_event_sts[3]),
        .R(p_0_in));
  FDRE \cfg_event_sts_reg[4] 
       (.C(clk),
        .CE(event_val),
        .D(reg_wr_data[4]),
        .Q(cfg_event_sts[4]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    cfg_loopback_cha_i_1
       (.I0(reg_wr_data[0]),
        .I1(cfg_loopback_cha0),
        .I2(cfg_loopback_cha),
        .O(cfg_loopback_cha_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    cfg_loopback_cha_i_2
       (.I0(U_dac1_n_40),
        .I1(reg_addr[6]),
        .I2(reg_addr[4]),
        .I3(reg_addr[3]),
        .I4(\errs_cnt_cha[0]_i_4_n_0 ),
        .O(cfg_loopback_cha0));
  FDRE cfg_loopback_cha_reg
       (.C(clk),
        .CE(1'b1),
        .D(cfg_loopback_cha_i_1_n_0),
        .Q(cfg_loopback_cha),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    cfg_loopback_chb_i_1
       (.I0(reg_wr_data[4]),
        .I1(cfg_loopback_cha0),
        .I2(cfg_loopback_chb),
        .O(cfg_loopback_chb_i_1_n_0));
  FDRE cfg_loopback_chb_reg
       (.C(clk),
        .CE(1'b1),
        .D(cfg_loopback_chb_i_1_n_0),
        .Q(cfg_loopback_chb),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cfg_trig_mask[5]_i_1 
       (.I0(reg_addr[4]),
        .I1(reg_addr[5]),
        .I2(reg_addr[1]),
        .I3(reg_addr[6]),
        .I4(reg_addr[7]),
        .I5(\cfg_cha_scale[15]_i_2_n_0 ),
        .O(cfg_trig_mask0));
  FDRE \cfg_trig_mask_reg[0] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[0]),
        .Q(cfg_trig_mask[0]),
        .R(p_0_in));
  FDRE \cfg_trig_mask_reg[1] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[1]),
        .Q(cfg_trig_mask[1]),
        .R(p_0_in));
  FDRE \cfg_trig_mask_reg[2] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[2]),
        .Q(cfg_trig_mask[2]),
        .R(p_0_in));
  FDRE \cfg_trig_mask_reg[3] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[3]),
        .Q(cfg_trig_mask[3]),
        .R(p_0_in));
  FDRE \cfg_trig_mask_reg[4] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[4]),
        .Q(cfg_trig_mask[4]),
        .R(p_0_in));
  FDRE \cfg_trig_mask_reg[5] 
       (.C(clk),
        .CE(cfg_trig_mask0),
        .D(reg_wr_data[5]),
        .Q(cfg_trig_mask__0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    ctrl_cha_i_1
       (.I0(reg_wr_we),
        .I1(reg_addr[2]),
        .I2(reg_addr[0]),
        .I3(reg_addr[3]),
        .I4(reg_addr[4]),
        .I5(\cfg_event_sel[4]_i_2_n_0 ),
        .O(cfg_ctrl_reg_cha0));
  FDRE ctrl_cha_reg
       (.C(clk),
        .CE(1'b1),
        .D(cfg_ctrl_reg_cha0),
        .Q(ctrl_cha),
        .R(1'b0));
  FDRE \dac_a_diff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[0]),
        .Q(dac_a_diff[0]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[10]),
        .Q(dac_a_diff[10]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[11]),
        .Q(dac_a_diff[11]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[12]),
        .Q(dac_a_diff[12]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[13]),
        .Q(dac_a_diff[13]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[14]),
        .Q(dac_a_diff[14]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[15]),
        .Q(dac_a_diff[15]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[1]),
        .Q(dac_a_diff[1]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[2]),
        .Q(dac_a_diff[2]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[3]),
        .Q(dac_a_diff[3]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[4]),
        .Q(dac_a_diff[4]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[5]),
        .Q(dac_a_diff[5]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[6]),
        .Q(dac_a_diff[6]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[7]),
        .Q(dac_a_diff[7]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[8]),
        .Q(dac_a_diff[8]),
        .R(1'b0));
  FDRE \dac_a_diff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_a_diff01_out[9]),
        .Q(dac_a_diff[9]),
        .R(1'b0));
  FDRE \dac_a_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[0]),
        .Q(dac_a_r[0]),
        .R(1'b0));
  FDRE \dac_a_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[10]),
        .Q(dac_a_r[10]),
        .R(1'b0));
  FDRE \dac_a_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[11]),
        .Q(dac_a_r[11]),
        .R(1'b0));
  FDRE \dac_a_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[12]),
        .Q(dac_a_r[12]),
        .R(1'b0));
  FDRE \dac_a_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[13]),
        .Q(dac_a_r[13]),
        .R(1'b0));
  FDRE \dac_a_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[14]),
        .Q(dac_a_r[14]),
        .R(1'b0));
  FDRE \dac_a_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[15]),
        .Q(dac_a_r[15]),
        .R(1'b0));
  FDRE \dac_a_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[1]),
        .Q(dac_a_r[1]),
        .R(1'b0));
  FDRE \dac_a_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[2]),
        .Q(dac_a_r[2]),
        .R(1'b0));
  FDRE \dac_a_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[3]),
        .Q(dac_a_r[3]),
        .R(1'b0));
  FDRE \dac_a_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[4]),
        .Q(dac_a_r[4]),
        .R(1'b0));
  FDRE \dac_a_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[5]),
        .Q(dac_a_r[5]),
        .R(1'b0));
  FDRE \dac_a_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[6]),
        .Q(dac_a_r[6]),
        .R(1'b0));
  FDRE \dac_a_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[7]),
        .Q(dac_a_r[7]),
        .R(1'b0));
  FDRE \dac_a_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[8]),
        .Q(dac_a_r[8]),
        .R(1'b0));
  FDRE \dac_a_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_cha_o[9]),
        .Q(dac_a_r[9]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[0]),
        .Q(dac_b_diff[0]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[10]),
        .Q(dac_b_diff[10]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[11]),
        .Q(dac_b_diff[11]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[12]),
        .Q(dac_b_diff[12]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[13]),
        .Q(dac_b_diff[13]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[14]),
        .Q(dac_b_diff[14]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[15]),
        .Q(dac_b_diff[15]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[1]),
        .Q(dac_b_diff[1]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[2]),
        .Q(dac_b_diff[2]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[3]),
        .Q(dac_b_diff[3]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[4]),
        .Q(dac_b_diff[4]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[5]),
        .Q(dac_b_diff[5]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[6]),
        .Q(dac_b_diff[6]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[7]),
        .Q(dac_b_diff[7]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[8]),
        .Q(dac_b_diff[8]),
        .R(1'b0));
  FDRE \dac_b_diff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_b_diff00_out[9]),
        .Q(dac_b_diff[9]),
        .R(1'b0));
  FDRE \dac_b_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[0]),
        .Q(dac_b_r[0]),
        .R(1'b0));
  FDRE \dac_b_r_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[10]),
        .Q(dac_b_r[10]),
        .R(1'b0));
  FDRE \dac_b_r_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[11]),
        .Q(dac_b_r[11]),
        .R(1'b0));
  FDRE \dac_b_r_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[12]),
        .Q(dac_b_r[12]),
        .R(1'b0));
  FDRE \dac_b_r_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[13]),
        .Q(dac_b_r[13]),
        .R(1'b0));
  FDRE \dac_b_r_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[14]),
        .Q(dac_b_r[14]),
        .R(1'b0));
  FDRE \dac_b_r_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[15]),
        .Q(dac_b_r[15]),
        .R(1'b0));
  FDRE \dac_b_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[1]),
        .Q(dac_b_r[1]),
        .R(1'b0));
  FDRE \dac_b_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[2]),
        .Q(dac_b_r[2]),
        .R(1'b0));
  FDRE \dac_b_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[3]),
        .Q(dac_b_r[3]),
        .R(1'b0));
  FDRE \dac_b_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[4]),
        .Q(dac_b_r[4]),
        .R(1'b0));
  FDRE \dac_b_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[5]),
        .Q(dac_b_r[5]),
        .R(1'b0));
  FDRE \dac_b_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[6]),
        .Q(dac_b_r[6]),
        .R(1'b0));
  FDRE \dac_b_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[7]),
        .Q(dac_b_r[7]),
        .R(1'b0));
  FDRE \dac_b_r_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[8]),
        .Q(dac_b_r[8]),
        .R(1'b0));
  FDRE \dac_b_r_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dac_data_chb_o[9]),
        .Q(dac_b_r[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dac_cha_conf[15]_i_1 
       (.I0(\dac_cha_conf[15]_i_2_n_0 ),
        .I1(reg_addr[7]),
        .I2(reg_addr[6]),
        .I3(reg_addr[4]),
        .I4(reg_addr[5]),
        .I5(\dac_cha_conf[15]_i_3_n_0 ),
        .O(dac_cha_conf0));
  LUT2 #(
    .INIT(4'hE)) 
    \dac_cha_conf[15]_i_2 
       (.I0(reg_addr[1]),
        .I1(reg_addr[0]),
        .O(\dac_cha_conf[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dac_cha_conf[15]_i_3 
       (.I0(reg_addr[3]),
        .I1(reg_addr[2]),
        .I2(reg_wr_we),
        .O(\dac_cha_conf[15]_i_3_n_0 ));
  FDRE \dac_cha_conf_reg[0] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[0]),
        .Q(p_10_in[0]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[10] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[10]),
        .Q(p_10_in[10]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[11] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[11]),
        .Q(p_10_in[11]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[12] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[12]),
        .Q(p_10_in[12]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[13] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[13]),
        .Q(p_10_in[13]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[14] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[14]),
        .Q(p_10_in[14]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[15] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[15]),
        .Q(p_10_in[15]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[1] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[1]),
        .Q(p_10_in[1]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[2] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[2]),
        .Q(p_10_in[2]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[3] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[3]),
        .Q(p_10_in[3]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[4] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[4]),
        .Q(p_10_in[4]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[5] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[5]),
        .Q(p_10_in[5]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[6] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[6]),
        .Q(p_10_in[6]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[7] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[7]),
        .Q(p_10_in[7]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[8] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[8]),
        .Q(p_10_in[8]),
        .R(p_0_in));
  FDRE \dac_cha_conf_reg[9] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[9]),
        .Q(p_10_in[9]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[0] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[16]),
        .Q(p_10_in[16]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[10] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[26]),
        .Q(p_10_in[26]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[11] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[27]),
        .Q(p_10_in[27]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[12] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[28]),
        .Q(p_10_in[28]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[13] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[29]),
        .Q(p_10_in[29]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[14] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[30]),
        .Q(p_10_in[30]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[15] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[31]),
        .Q(p_10_in[31]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[1] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[17]),
        .Q(p_10_in[17]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[2] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[18]),
        .Q(p_10_in[18]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[3] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[19]),
        .Q(p_10_in[19]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[4] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[20]),
        .Q(p_10_in[20]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[5] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[21]),
        .Q(p_10_in[21]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[6] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[22]),
        .Q(p_10_in[22]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[7] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[23]),
        .Q(p_10_in[23]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[8] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[24]),
        .Q(p_10_in[24]),
        .R(p_0_in));
  FDRE \dac_chb_conf_reg[9] 
       (.C(clk),
        .CE(dac_cha_conf0),
        .D(reg_wr_data[25]),
        .Q(p_10_in[25]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \errs_cnt_cha[0]_i_1 
       (.I0(\dac_cha_conf[15]_i_3_n_0 ),
        .I1(reg_addr[6]),
        .I2(reg_addr[4]),
        .I3(\errs_cnt_cha[0]_i_4_n_0 ),
        .I4(rst_n),
        .O(errs_cnt_chb));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_cha[0]_i_10 
       (.I0(dac_a_diff[12]),
        .I1(cfg_cha_setdec[12]),
        .I2(dac_a_diff[13]),
        .I3(cfg_cha_setdec[13]),
        .I4(dac_a_diff[14]),
        .I5(cfg_cha_setdec[14]),
        .O(\errs_cnt_cha[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \errs_cnt_cha[0]_i_11 
       (.I0(dac_a_diff[10]),
        .I1(dac_a_diff[11]),
        .I2(dac_a_diff[8]),
        .I3(dac_a_diff[9]),
        .O(\errs_cnt_cha[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \errs_cnt_cha[0]_i_12 
       (.I0(dac_a_diff[5]),
        .I1(dac_a_diff[4]),
        .I2(dac_a_diff[7]),
        .I3(dac_a_diff[6]),
        .I4(\errs_cnt_cha[0]_i_17_n_0 ),
        .O(\errs_cnt_cha[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_cha[0]_i_13 
       (.I0(dac_a_diff[9]),
        .I1(cfg_cha_setdec[9]),
        .I2(dac_a_diff[10]),
        .I3(cfg_cha_setdec[10]),
        .I4(dac_a_diff[11]),
        .I5(cfg_cha_setdec[11]),
        .O(\errs_cnt_cha[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_cha[0]_i_14 
       (.I0(dac_a_diff[6]),
        .I1(cfg_cha_setdec[6]),
        .I2(dac_a_diff[7]),
        .I3(cfg_cha_setdec[7]),
        .I4(dac_a_diff[8]),
        .I5(cfg_cha_setdec[8]),
        .O(\errs_cnt_cha[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_cha[0]_i_15 
       (.I0(dac_a_diff[3]),
        .I1(cfg_cha_setdec[3]),
        .I2(dac_a_diff[4]),
        .I3(cfg_cha_setdec[4]),
        .I4(dac_a_diff[5]),
        .I5(cfg_cha_setdec[5]),
        .O(\errs_cnt_cha[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_cha[0]_i_16 
       (.I0(dac_a_diff[0]),
        .I1(cfg_cha_setdec[0]),
        .I2(dac_a_diff[1]),
        .I3(cfg_cha_setdec[1]),
        .I4(dac_a_diff[2]),
        .I5(cfg_cha_setdec[2]),
        .O(\errs_cnt_cha[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \errs_cnt_cha[0]_i_17 
       (.I0(dac_a_diff[2]),
        .I1(dac_a_diff[3]),
        .I2(dac_a_diff[0]),
        .I3(dac_a_diff[1]),
        .O(\errs_cnt_cha[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \errs_cnt_cha[0]_i_2 
       (.I0(dac_a_diff[14]),
        .I1(dac_a_diff[13]),
        .I2(dac_a_diff[12]),
        .I3(errs_cnt_cha2),
        .I4(dac_a_diff[15]),
        .I5(\errs_cnt_cha[0]_i_6_n_0 ),
        .O(errs_cnt_cha03_out));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \errs_cnt_cha[0]_i_4 
       (.I0(reg_addr[0]),
        .I1(reg_addr[5]),
        .I2(reg_addr[7]),
        .I3(reg_addr[1]),
        .O(\errs_cnt_cha[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \errs_cnt_cha[0]_i_6 
       (.I0(\errs_cnt_cha[0]_i_11_n_0 ),
        .I1(dac_a_diff[15]),
        .I2(dac_a_diff[14]),
        .I3(dac_a_diff[12]),
        .I4(dac_a_diff[13]),
        .I5(\errs_cnt_cha[0]_i_12_n_0 ),
        .O(\errs_cnt_cha[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \errs_cnt_cha[0]_i_7 
       (.I0(errs_cnt_cha_reg[0]),
        .O(\errs_cnt_cha[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \errs_cnt_cha[0]_i_9 
       (.I0(cfg_cha_setdec[15]),
        .I1(dac_a_diff[15]),
        .O(\errs_cnt_cha[0]_i_9_n_0 ));
  FDRE \errs_cnt_cha_reg[0] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[0]_i_3_n_7 ),
        .Q(errs_cnt_cha_reg[0]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\errs_cnt_cha_reg[0]_i_3_n_0 ,\errs_cnt_cha_reg[0]_i_3_n_1 ,\errs_cnt_cha_reg[0]_i_3_n_2 ,\errs_cnt_cha_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\errs_cnt_cha_reg[0]_i_3_n_4 ,\errs_cnt_cha_reg[0]_i_3_n_5 ,\errs_cnt_cha_reg[0]_i_3_n_6 ,\errs_cnt_cha_reg[0]_i_3_n_7 }),
        .S({errs_cnt_cha_reg[3:1],\errs_cnt_cha[0]_i_7_n_0 }));
  CARRY4 \errs_cnt_cha_reg[0]_i_5 
       (.CI(\errs_cnt_cha_reg[0]_i_8_n_0 ),
        .CO({\NLW_errs_cnt_cha_reg[0]_i_5_CO_UNCONNECTED [3:2],errs_cnt_cha2,\errs_cnt_cha_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_errs_cnt_cha_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\errs_cnt_cha[0]_i_9_n_0 ,\errs_cnt_cha[0]_i_10_n_0 }));
  CARRY4 \errs_cnt_cha_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\errs_cnt_cha_reg[0]_i_8_n_0 ,\errs_cnt_cha_reg[0]_i_8_n_1 ,\errs_cnt_cha_reg[0]_i_8_n_2 ,\errs_cnt_cha_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_errs_cnt_cha_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\errs_cnt_cha[0]_i_13_n_0 ,\errs_cnt_cha[0]_i_14_n_0 ,\errs_cnt_cha[0]_i_15_n_0 ,\errs_cnt_cha[0]_i_16_n_0 }));
  FDRE \errs_cnt_cha_reg[10] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[8]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[10]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[11] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[8]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[11]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[12] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[12]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[12]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[12]_i_1 
       (.CI(\errs_cnt_cha_reg[8]_i_1_n_0 ),
        .CO({\errs_cnt_cha_reg[12]_i_1_n_0 ,\errs_cnt_cha_reg[12]_i_1_n_1 ,\errs_cnt_cha_reg[12]_i_1_n_2 ,\errs_cnt_cha_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[12]_i_1_n_4 ,\errs_cnt_cha_reg[12]_i_1_n_5 ,\errs_cnt_cha_reg[12]_i_1_n_6 ,\errs_cnt_cha_reg[12]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[15:12]));
  FDRE \errs_cnt_cha_reg[13] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[12]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[13]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[14] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[12]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[14]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[15] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[12]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[15]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[16] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[16]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[16]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[16]_i_1 
       (.CI(\errs_cnt_cha_reg[12]_i_1_n_0 ),
        .CO({\errs_cnt_cha_reg[16]_i_1_n_0 ,\errs_cnt_cha_reg[16]_i_1_n_1 ,\errs_cnt_cha_reg[16]_i_1_n_2 ,\errs_cnt_cha_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[16]_i_1_n_4 ,\errs_cnt_cha_reg[16]_i_1_n_5 ,\errs_cnt_cha_reg[16]_i_1_n_6 ,\errs_cnt_cha_reg[16]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[19:16]));
  FDRE \errs_cnt_cha_reg[17] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[16]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[17]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[18] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[16]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[18]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[19] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[16]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[19]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[1] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[0]_i_3_n_6 ),
        .Q(errs_cnt_cha_reg[1]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[20] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[20]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[20]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[20]_i_1 
       (.CI(\errs_cnt_cha_reg[16]_i_1_n_0 ),
        .CO({\errs_cnt_cha_reg[20]_i_1_n_0 ,\errs_cnt_cha_reg[20]_i_1_n_1 ,\errs_cnt_cha_reg[20]_i_1_n_2 ,\errs_cnt_cha_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[20]_i_1_n_4 ,\errs_cnt_cha_reg[20]_i_1_n_5 ,\errs_cnt_cha_reg[20]_i_1_n_6 ,\errs_cnt_cha_reg[20]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[23:20]));
  FDRE \errs_cnt_cha_reg[21] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[20]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[21]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[22] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[20]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[22]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[23] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[20]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[23]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[24] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[24]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[24]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[24]_i_1 
       (.CI(\errs_cnt_cha_reg[20]_i_1_n_0 ),
        .CO({\errs_cnt_cha_reg[24]_i_1_n_0 ,\errs_cnt_cha_reg[24]_i_1_n_1 ,\errs_cnt_cha_reg[24]_i_1_n_2 ,\errs_cnt_cha_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[24]_i_1_n_4 ,\errs_cnt_cha_reg[24]_i_1_n_5 ,\errs_cnt_cha_reg[24]_i_1_n_6 ,\errs_cnt_cha_reg[24]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[27:24]));
  FDRE \errs_cnt_cha_reg[25] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[24]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[25]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[26] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[24]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[26]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[27] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[24]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[27]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[28] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[28]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[28]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[28]_i_1 
       (.CI(\errs_cnt_cha_reg[24]_i_1_n_0 ),
        .CO({\NLW_errs_cnt_cha_reg[28]_i_1_CO_UNCONNECTED [3],\errs_cnt_cha_reg[28]_i_1_n_1 ,\errs_cnt_cha_reg[28]_i_1_n_2 ,\errs_cnt_cha_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[28]_i_1_n_4 ,\errs_cnt_cha_reg[28]_i_1_n_5 ,\errs_cnt_cha_reg[28]_i_1_n_6 ,\errs_cnt_cha_reg[28]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[31:28]));
  FDRE \errs_cnt_cha_reg[29] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[28]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[29]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[2] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[0]_i_3_n_5 ),
        .Q(errs_cnt_cha_reg[2]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[30] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[28]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[30]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[31] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[28]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[31]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[3] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[0]_i_3_n_4 ),
        .Q(errs_cnt_cha_reg[3]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[4] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[4]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[4]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[4]_i_1 
       (.CI(\errs_cnt_cha_reg[0]_i_3_n_0 ),
        .CO({\errs_cnt_cha_reg[4]_i_1_n_0 ,\errs_cnt_cha_reg[4]_i_1_n_1 ,\errs_cnt_cha_reg[4]_i_1_n_2 ,\errs_cnt_cha_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[4]_i_1_n_4 ,\errs_cnt_cha_reg[4]_i_1_n_5 ,\errs_cnt_cha_reg[4]_i_1_n_6 ,\errs_cnt_cha_reg[4]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[7:4]));
  FDRE \errs_cnt_cha_reg[5] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[4]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[5]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[6] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[4]_i_1_n_5 ),
        .Q(errs_cnt_cha_reg[6]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[7] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[4]_i_1_n_4 ),
        .Q(errs_cnt_cha_reg[7]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_cha_reg[8] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[8]_i_1_n_7 ),
        .Q(errs_cnt_cha_reg[8]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_cha_reg[8]_i_1 
       (.CI(\errs_cnt_cha_reg[4]_i_1_n_0 ),
        .CO({\errs_cnt_cha_reg[8]_i_1_n_0 ,\errs_cnt_cha_reg[8]_i_1_n_1 ,\errs_cnt_cha_reg[8]_i_1_n_2 ,\errs_cnt_cha_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_cha_reg[8]_i_1_n_4 ,\errs_cnt_cha_reg[8]_i_1_n_5 ,\errs_cnt_cha_reg[8]_i_1_n_6 ,\errs_cnt_cha_reg[8]_i_1_n_7 }),
        .S(errs_cnt_cha_reg[11:8]));
  FDRE \errs_cnt_cha_reg[9] 
       (.C(clk),
        .CE(errs_cnt_cha03_out),
        .D(\errs_cnt_cha_reg[8]_i_1_n_6 ),
        .Q(errs_cnt_cha_reg[9]),
        .R(errs_cnt_chb));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \errs_cnt_chb[0]_i_1 
       (.I0(dac_b_diff[14]),
        .I1(dac_b_diff[13]),
        .I2(dac_b_diff[12]),
        .I3(errs_cnt_chb2),
        .I4(dac_b_diff[15]),
        .I5(\errs_cnt_chb[0]_i_4_n_0 ),
        .O(errs_cnt_chb0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \errs_cnt_chb[0]_i_10 
       (.I0(dac_b_diff[5]),
        .I1(dac_b_diff[4]),
        .I2(dac_b_diff[7]),
        .I3(dac_b_diff[6]),
        .I4(\errs_cnt_chb[0]_i_15_n_0 ),
        .O(\errs_cnt_chb[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_chb[0]_i_11 
       (.I0(dac_b_diff[9]),
        .I1(cfg_chb_setdec[9]),
        .I2(dac_b_diff[10]),
        .I3(cfg_chb_setdec[10]),
        .I4(dac_b_diff[11]),
        .I5(cfg_chb_setdec[11]),
        .O(\errs_cnt_chb[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_chb[0]_i_12 
       (.I0(dac_b_diff[6]),
        .I1(cfg_chb_setdec[6]),
        .I2(dac_b_diff[7]),
        .I3(cfg_chb_setdec[7]),
        .I4(dac_b_diff[8]),
        .I5(cfg_chb_setdec[8]),
        .O(\errs_cnt_chb[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_chb[0]_i_13 
       (.I0(dac_b_diff[3]),
        .I1(cfg_chb_setdec[3]),
        .I2(dac_b_diff[4]),
        .I3(cfg_chb_setdec[4]),
        .I4(dac_b_diff[5]),
        .I5(cfg_chb_setdec[5]),
        .O(\errs_cnt_chb[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_chb[0]_i_14 
       (.I0(dac_b_diff[0]),
        .I1(cfg_chb_setdec[0]),
        .I2(dac_b_diff[1]),
        .I3(cfg_chb_setdec[1]),
        .I4(dac_b_diff[2]),
        .I5(cfg_chb_setdec[2]),
        .O(\errs_cnt_chb[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \errs_cnt_chb[0]_i_15 
       (.I0(dac_b_diff[2]),
        .I1(dac_b_diff[3]),
        .I2(dac_b_diff[0]),
        .I3(dac_b_diff[1]),
        .O(\errs_cnt_chb[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \errs_cnt_chb[0]_i_4 
       (.I0(\errs_cnt_chb[0]_i_9_n_0 ),
        .I1(dac_b_diff[15]),
        .I2(dac_b_diff[14]),
        .I3(dac_b_diff[12]),
        .I4(dac_b_diff[13]),
        .I5(\errs_cnt_chb[0]_i_10_n_0 ),
        .O(\errs_cnt_chb[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \errs_cnt_chb[0]_i_5 
       (.I0(errs_cnt_chb_reg[0]),
        .O(\errs_cnt_chb[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \errs_cnt_chb[0]_i_7 
       (.I0(cfg_chb_setdec[15]),
        .I1(dac_b_diff[15]),
        .O(\errs_cnt_chb[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \errs_cnt_chb[0]_i_8 
       (.I0(dac_b_diff[12]),
        .I1(cfg_chb_setdec[12]),
        .I2(dac_b_diff[13]),
        .I3(cfg_chb_setdec[13]),
        .I4(dac_b_diff[14]),
        .I5(cfg_chb_setdec[14]),
        .O(\errs_cnt_chb[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \errs_cnt_chb[0]_i_9 
       (.I0(dac_b_diff[10]),
        .I1(dac_b_diff[11]),
        .I2(dac_b_diff[8]),
        .I3(dac_b_diff[9]),
        .O(\errs_cnt_chb[0]_i_9_n_0 ));
  FDRE \errs_cnt_chb_reg[0] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[0]_i_2_n_7 ),
        .Q(errs_cnt_chb_reg[0]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\errs_cnt_chb_reg[0]_i_2_n_0 ,\errs_cnt_chb_reg[0]_i_2_n_1 ,\errs_cnt_chb_reg[0]_i_2_n_2 ,\errs_cnt_chb_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\errs_cnt_chb_reg[0]_i_2_n_4 ,\errs_cnt_chb_reg[0]_i_2_n_5 ,\errs_cnt_chb_reg[0]_i_2_n_6 ,\errs_cnt_chb_reg[0]_i_2_n_7 }),
        .S({errs_cnt_chb_reg[3:1],\errs_cnt_chb[0]_i_5_n_0 }));
  CARRY4 \errs_cnt_chb_reg[0]_i_3 
       (.CI(\errs_cnt_chb_reg[0]_i_6_n_0 ),
        .CO({\NLW_errs_cnt_chb_reg[0]_i_3_CO_UNCONNECTED [3:2],errs_cnt_chb2,\errs_cnt_chb_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_errs_cnt_chb_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\errs_cnt_chb[0]_i_7_n_0 ,\errs_cnt_chb[0]_i_8_n_0 }));
  CARRY4 \errs_cnt_chb_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\errs_cnt_chb_reg[0]_i_6_n_0 ,\errs_cnt_chb_reg[0]_i_6_n_1 ,\errs_cnt_chb_reg[0]_i_6_n_2 ,\errs_cnt_chb_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_errs_cnt_chb_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\errs_cnt_chb[0]_i_11_n_0 ,\errs_cnt_chb[0]_i_12_n_0 ,\errs_cnt_chb[0]_i_13_n_0 ,\errs_cnt_chb[0]_i_14_n_0 }));
  FDRE \errs_cnt_chb_reg[10] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[8]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[10]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[11] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[8]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[11]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[12] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[12]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[12]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[12]_i_1 
       (.CI(\errs_cnt_chb_reg[8]_i_1_n_0 ),
        .CO({\errs_cnt_chb_reg[12]_i_1_n_0 ,\errs_cnt_chb_reg[12]_i_1_n_1 ,\errs_cnt_chb_reg[12]_i_1_n_2 ,\errs_cnt_chb_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[12]_i_1_n_4 ,\errs_cnt_chb_reg[12]_i_1_n_5 ,\errs_cnt_chb_reg[12]_i_1_n_6 ,\errs_cnt_chb_reg[12]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[15:12]));
  FDRE \errs_cnt_chb_reg[13] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[12]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[13]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[14] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[12]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[14]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[15] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[12]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[15]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[16] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[16]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[16]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[16]_i_1 
       (.CI(\errs_cnt_chb_reg[12]_i_1_n_0 ),
        .CO({\errs_cnt_chb_reg[16]_i_1_n_0 ,\errs_cnt_chb_reg[16]_i_1_n_1 ,\errs_cnt_chb_reg[16]_i_1_n_2 ,\errs_cnt_chb_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[16]_i_1_n_4 ,\errs_cnt_chb_reg[16]_i_1_n_5 ,\errs_cnt_chb_reg[16]_i_1_n_6 ,\errs_cnt_chb_reg[16]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[19:16]));
  FDRE \errs_cnt_chb_reg[17] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[16]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[17]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[18] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[16]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[18]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[19] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[16]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[19]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[1] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[0]_i_2_n_6 ),
        .Q(errs_cnt_chb_reg[1]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[20] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[20]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[20]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[20]_i_1 
       (.CI(\errs_cnt_chb_reg[16]_i_1_n_0 ),
        .CO({\errs_cnt_chb_reg[20]_i_1_n_0 ,\errs_cnt_chb_reg[20]_i_1_n_1 ,\errs_cnt_chb_reg[20]_i_1_n_2 ,\errs_cnt_chb_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[20]_i_1_n_4 ,\errs_cnt_chb_reg[20]_i_1_n_5 ,\errs_cnt_chb_reg[20]_i_1_n_6 ,\errs_cnt_chb_reg[20]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[23:20]));
  FDRE \errs_cnt_chb_reg[21] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[20]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[21]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[22] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[20]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[22]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[23] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[20]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[23]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[24] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[24]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[24]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[24]_i_1 
       (.CI(\errs_cnt_chb_reg[20]_i_1_n_0 ),
        .CO({\errs_cnt_chb_reg[24]_i_1_n_0 ,\errs_cnt_chb_reg[24]_i_1_n_1 ,\errs_cnt_chb_reg[24]_i_1_n_2 ,\errs_cnt_chb_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[24]_i_1_n_4 ,\errs_cnt_chb_reg[24]_i_1_n_5 ,\errs_cnt_chb_reg[24]_i_1_n_6 ,\errs_cnt_chb_reg[24]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[27:24]));
  FDRE \errs_cnt_chb_reg[25] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[24]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[25]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[26] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[24]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[26]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[27] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[24]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[27]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[28] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[28]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[28]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[28]_i_1 
       (.CI(\errs_cnt_chb_reg[24]_i_1_n_0 ),
        .CO({\NLW_errs_cnt_chb_reg[28]_i_1_CO_UNCONNECTED [3],\errs_cnt_chb_reg[28]_i_1_n_1 ,\errs_cnt_chb_reg[28]_i_1_n_2 ,\errs_cnt_chb_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[28]_i_1_n_4 ,\errs_cnt_chb_reg[28]_i_1_n_5 ,\errs_cnt_chb_reg[28]_i_1_n_6 ,\errs_cnt_chb_reg[28]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[31:28]));
  FDRE \errs_cnt_chb_reg[29] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[28]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[29]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[2] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[0]_i_2_n_5 ),
        .Q(errs_cnt_chb_reg[2]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[30] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[28]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[30]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[31] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[28]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[31]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[3] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[0]_i_2_n_4 ),
        .Q(errs_cnt_chb_reg[3]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[4] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[4]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[4]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[4]_i_1 
       (.CI(\errs_cnt_chb_reg[0]_i_2_n_0 ),
        .CO({\errs_cnt_chb_reg[4]_i_1_n_0 ,\errs_cnt_chb_reg[4]_i_1_n_1 ,\errs_cnt_chb_reg[4]_i_1_n_2 ,\errs_cnt_chb_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[4]_i_1_n_4 ,\errs_cnt_chb_reg[4]_i_1_n_5 ,\errs_cnt_chb_reg[4]_i_1_n_6 ,\errs_cnt_chb_reg[4]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[7:4]));
  FDRE \errs_cnt_chb_reg[5] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[4]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[5]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[6] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[4]_i_1_n_5 ),
        .Q(errs_cnt_chb_reg[6]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[7] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[4]_i_1_n_4 ),
        .Q(errs_cnt_chb_reg[7]),
        .R(errs_cnt_chb));
  FDRE \errs_cnt_chb_reg[8] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[8]_i_1_n_7 ),
        .Q(errs_cnt_chb_reg[8]),
        .R(errs_cnt_chb));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \errs_cnt_chb_reg[8]_i_1 
       (.CI(\errs_cnt_chb_reg[4]_i_1_n_0 ),
        .CO({\errs_cnt_chb_reg[8]_i_1_n_0 ,\errs_cnt_chb_reg[8]_i_1_n_1 ,\errs_cnt_chb_reg[8]_i_1_n_2 ,\errs_cnt_chb_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\errs_cnt_chb_reg[8]_i_1_n_4 ,\errs_cnt_chb_reg[8]_i_1_n_5 ,\errs_cnt_chb_reg[8]_i_1_n_6 ,\errs_cnt_chb_reg[8]_i_1_n_7 }),
        .S(errs_cnt_chb_reg[11:8]));
  FDRE \errs_cnt_chb_reg[9] 
       (.C(clk),
        .CE(errs_cnt_chb0),
        .D(\errs_cnt_chb_reg[8]_i_1_n_6 ),
        .Q(errs_cnt_chb_reg[9]),
        .R(errs_cnt_chb));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[0]_i_2 
       (.I0(errs_cnt_cha_reg[0]),
        .I1(cfg_buf2_adr_cha[0]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[0]),
        .I5(cfg_buf2_adr_chb[0]),
        .O(\reg_rd_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[0]_i_3 
       (.I0(m_axi_dac1_rdata_i[32]),
        .I1(cfg_cha_outshift[0]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(m_axi_dac1_rdata_i[0]),
        .I5(cfg_chb_outshift[0]),
        .O(\reg_rd_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[10]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[10]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[10]),
        .I4(cfg_buf1_adr_chb[10]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[10]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[42]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[10]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[10]_i_5_n_0 ),
        .O(\reg_rd_data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[10]_i_5 
       (.I0(errs_cnt_cha_reg[10]),
        .I1(cfg_buf2_adr_cha[10]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[10]),
        .I5(cfg_buf2_adr_chb[10]),
        .O(\reg_rd_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[11]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[11]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[11]),
        .I4(cfg_buf1_adr_chb[11]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[11]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[43]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[11]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[11]_i_5_n_0 ),
        .O(\reg_rd_data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[11]_i_5 
       (.I0(errs_cnt_cha_reg[11]),
        .I1(cfg_buf2_adr_cha[11]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[11]),
        .I5(cfg_buf2_adr_chb[11]),
        .O(\reg_rd_data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[12]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[12]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[12]),
        .I4(cfg_buf1_adr_chb[12]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[12]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[44]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[12]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[12]_i_5_n_0 ),
        .O(\reg_rd_data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[12]_i_5 
       (.I0(errs_cnt_cha_reg[12]),
        .I1(cfg_buf2_adr_cha[12]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[12]),
        .I5(cfg_buf2_adr_chb[12]),
        .O(\reg_rd_data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[13]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[13]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[13]),
        .I4(cfg_buf1_adr_chb[13]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[13]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[45]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[13]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[13]_i_5_n_0 ),
        .O(\reg_rd_data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[13]_i_5 
       (.I0(errs_cnt_cha_reg[13]),
        .I1(cfg_buf2_adr_cha[13]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[13]),
        .I5(cfg_buf2_adr_chb[13]),
        .O(\reg_rd_data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[14]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[14]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[14]),
        .I4(cfg_buf1_adr_chb[14]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[14]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[46]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[14]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[14]_i_5_n_0 ),
        .O(\reg_rd_data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[14]_i_5 
       (.I0(errs_cnt_cha_reg[14]),
        .I1(cfg_buf2_adr_cha[14]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[14]),
        .I5(cfg_buf2_adr_chb[14]),
        .O(\reg_rd_data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[15]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[15]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[15]),
        .I4(cfg_buf1_adr_chb[15]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[15]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[47]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[15]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[15]_i_5_n_0 ),
        .O(\reg_rd_data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[15]_i_5 
       (.I0(errs_cnt_cha_reg[15]),
        .I1(cfg_buf2_adr_cha[15]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[15]),
        .I5(cfg_buf2_adr_chb[15]),
        .O(\reg_rd_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[16]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[48]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[16]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[16]_i_5_n_0 ),
        .O(\reg_rd_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[16]_i_5 
       (.I0(errs_cnt_cha_reg[16]),
        .I1(cfg_buf2_adr_cha[16]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[16]),
        .I5(cfg_buf2_adr_chb[16]),
        .O(\reg_rd_data[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hD5E2E2E6)) 
    \reg_rd_data[17]_i_10 
       (.I0(reg_addr[4]),
        .I1(reg_addr[6]),
        .I2(reg_addr[5]),
        .I3(reg_addr[3]),
        .I4(reg_addr[2]),
        .O(\reg_rd_data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0C0FCC3004004400)) 
    \reg_rd_data[17]_i_11 
       (.I0(reg_addr[7]),
        .I1(reg_addr[3]),
        .I2(reg_addr[4]),
        .I3(reg_addr[2]),
        .I4(reg_addr[6]),
        .I5(reg_addr[5]),
        .O(\reg_rd_data[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[17]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[49]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[17]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[17]_i_5_n_0 ),
        .O(\reg_rd_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[17]_i_5 
       (.I0(errs_cnt_cha_reg[17]),
        .I1(cfg_buf2_adr_cha[17]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[17]),
        .I5(cfg_buf2_adr_chb[17]),
        .O(\reg_rd_data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0303000002000F00)) 
    \reg_rd_data[17]_i_7 
       (.I0(reg_addr[7]),
        .I1(reg_addr[5]),
        .I2(reg_addr[2]),
        .I3(reg_addr[3]),
        .I4(reg_addr[6]),
        .I5(reg_addr[4]),
        .O(\reg_rd_data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2004001122040411)) 
    \reg_rd_data[17]_i_8 
       (.I0(reg_addr[4]),
        .I1(reg_addr[6]),
        .I2(reg_addr[5]),
        .I3(reg_addr[3]),
        .I4(reg_addr[2]),
        .I5(reg_addr[7]),
        .O(\reg_rd_data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[18]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[50]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[18]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[18]_i_5_n_0 ),
        .O(\reg_rd_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[18]_i_5 
       (.I0(errs_cnt_cha_reg[18]),
        .I1(cfg_buf2_adr_cha[18]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[18]),
        .I5(cfg_buf2_adr_chb[18]),
        .O(\reg_rd_data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[19]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[51]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[19]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[19]_i_5_n_0 ),
        .O(\reg_rd_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[19]_i_5 
       (.I0(errs_cnt_cha_reg[19]),
        .I1(cfg_buf2_adr_cha[19]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[19]),
        .I5(cfg_buf2_adr_chb[19]),
        .O(\reg_rd_data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[1]_i_2 
       (.I0(errs_cnt_cha_reg[1]),
        .I1(cfg_buf2_adr_cha[1]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[1]),
        .I5(cfg_buf2_adr_chb[1]),
        .O(\reg_rd_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[1]_i_3 
       (.I0(m_axi_dac1_rdata_i[33]),
        .I1(cfg_cha_outshift[1]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(m_axi_dac1_rdata_i[1]),
        .I5(cfg_chb_outshift[1]),
        .O(\reg_rd_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[20]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[52]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[20]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[20]_i_5_n_0 ),
        .O(\reg_rd_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[20]_i_5 
       (.I0(errs_cnt_cha_reg[20]),
        .I1(cfg_buf2_adr_cha[20]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[20]),
        .I5(cfg_buf2_adr_chb[20]),
        .O(\reg_rd_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[21]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[53]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[21]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[21]_i_5_n_0 ),
        .O(\reg_rd_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[21]_i_5 
       (.I0(errs_cnt_cha_reg[21]),
        .I1(cfg_buf2_adr_cha[21]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[21]),
        .I5(cfg_buf2_adr_chb[21]),
        .O(\reg_rd_data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[22]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[54]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[22]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[22]_i_5_n_0 ),
        .O(\reg_rd_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[22]_i_5 
       (.I0(errs_cnt_cha_reg[22]),
        .I1(cfg_buf2_adr_cha[22]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[22]),
        .I5(cfg_buf2_adr_chb[22]),
        .O(\reg_rd_data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[23]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[55]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[23]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[23]_i_5_n_0 ),
        .O(\reg_rd_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[23]_i_5 
       (.I0(errs_cnt_cha_reg[23]),
        .I1(cfg_buf2_adr_cha[23]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[23]),
        .I5(cfg_buf2_adr_chb[23]),
        .O(\reg_rd_data[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_rd_data[23]_i_6 
       (.I0(cfg_buf1_adr_cha[23]),
        .I1(\reg_rd_data[31]_i_11_n_0 ),
        .I2(cfg_dma_buf_size[23]),
        .I3(\reg_rd_data[31]_i_10_n_0 ),
        .O(\reg_rd_data[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hD5E2E2E6)) 
    \reg_rd_data[23]_i_7 
       (.I0(reg_addr[4]),
        .I1(reg_addr[6]),
        .I2(reg_addr[5]),
        .I3(reg_addr[3]),
        .I4(reg_addr[2]),
        .O(\reg_rd_data[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[24]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[24]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[24]),
        .I4(cfg_buf1_adr_chb[24]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[24]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[56]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[24]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[24]_i_5_n_0 ),
        .O(\reg_rd_data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[24]_i_5 
       (.I0(errs_cnt_cha_reg[24]),
        .I1(cfg_buf2_adr_cha[24]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[24]),
        .I5(cfg_buf2_adr_chb[24]),
        .O(\reg_rd_data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[25]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[25]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[25]),
        .I4(cfg_buf1_adr_chb[25]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[25]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[57]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[25]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[25]_i_5_n_0 ),
        .O(\reg_rd_data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[25]_i_5 
       (.I0(errs_cnt_cha_reg[25]),
        .I1(cfg_buf2_adr_cha[25]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[25]),
        .I5(cfg_buf2_adr_chb[25]),
        .O(\reg_rd_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[26]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[26]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[26]),
        .I4(cfg_buf1_adr_chb[26]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[26]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[58]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[26]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[26]_i_5_n_0 ),
        .O(\reg_rd_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[26]_i_5 
       (.I0(errs_cnt_cha_reg[26]),
        .I1(cfg_buf2_adr_cha[26]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[26]),
        .I5(cfg_buf2_adr_chb[26]),
        .O(\reg_rd_data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[27]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[27]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[27]),
        .I4(cfg_buf1_adr_chb[27]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[27]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[59]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[27]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[27]_i_5_n_0 ),
        .O(\reg_rd_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[27]_i_5 
       (.I0(errs_cnt_cha_reg[27]),
        .I1(cfg_buf2_adr_cha[27]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[27]),
        .I5(cfg_buf2_adr_chb[27]),
        .O(\reg_rd_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[28]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[28]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[28]),
        .I4(cfg_buf1_adr_chb[28]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[28]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[60]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[28]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[28]_i_5_n_0 ),
        .O(\reg_rd_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[28]_i_5 
       (.I0(errs_cnt_cha_reg[28]),
        .I1(cfg_buf2_adr_cha[28]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[28]),
        .I5(cfg_buf2_adr_chb[28]),
        .O(\reg_rd_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[29]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[29]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[29]),
        .I4(cfg_buf1_adr_chb[29]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[29]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[61]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[29]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[29]_i_5_n_0 ),
        .O(\reg_rd_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[29]_i_5 
       (.I0(errs_cnt_cha_reg[29]),
        .I1(cfg_buf2_adr_cha[29]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[29]),
        .I5(cfg_buf2_adr_chb[29]),
        .O(\reg_rd_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_2 
       (.I0(errs_cnt_cha_reg[2]),
        .I1(cfg_buf2_adr_cha[2]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[2]),
        .I5(cfg_buf2_adr_chb[2]),
        .O(\reg_rd_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_3 
       (.I0(m_axi_dac1_rdata_i[34]),
        .I1(cfg_cha_outshift[2]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(m_axi_dac1_rdata_i[2]),
        .I5(cfg_chb_outshift[2]),
        .O(\reg_rd_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[30]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[30]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[30]),
        .I4(cfg_buf1_adr_chb[30]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[30]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[62]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[30]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[30]_i_5_n_0 ),
        .O(\reg_rd_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[30]_i_5 
       (.I0(errs_cnt_cha_reg[30]),
        .I1(cfg_buf2_adr_cha[30]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[30]),
        .I5(cfg_buf2_adr_chb[30]),
        .O(\reg_rd_data[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \reg_rd_data[31]_i_1 
       (.I0(\reg_rd_data[31]_i_3_n_0 ),
        .I1(reg_addr[0]),
        .I2(reg_addr[1]),
        .O(reg_rd_data));
  LUT6 #(
    .INIT(64'h0601040306010443)) 
    \reg_rd_data[31]_i_10 
       (.I0(reg_addr[4]),
        .I1(reg_addr[6]),
        .I2(reg_addr[3]),
        .I3(reg_addr[2]),
        .I4(reg_addr[5]),
        .I5(reg_addr[7]),
        .O(\reg_rd_data[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0F003C0F800BB00)) 
    \reg_rd_data[31]_i_11 
       (.I0(reg_addr[7]),
        .I1(reg_addr[3]),
        .I2(reg_addr[4]),
        .I3(reg_addr[2]),
        .I4(reg_addr[6]),
        .I5(reg_addr[5]),
        .O(\reg_rd_data[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3000000C00FB00CC)) 
    \reg_rd_data[31]_i_12 
       (.I0(reg_addr[7]),
        .I1(reg_addr[3]),
        .I2(reg_addr[4]),
        .I3(reg_addr[2]),
        .I4(reg_addr[6]),
        .I5(reg_addr[5]),
        .O(\reg_rd_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[31]_i_13 
       (.I0(errs_cnt_cha_reg[31]),
        .I1(cfg_buf2_adr_cha[31]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[31]),
        .I5(cfg_buf2_adr_chb[31]),
        .O(\reg_rd_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF333F3FFFE3F0F0)) 
    \reg_rd_data[31]_i_14 
       (.I0(reg_addr[7]),
        .I1(reg_addr[2]),
        .I2(reg_addr[3]),
        .I3(reg_addr[5]),
        .I4(reg_addr[6]),
        .I5(reg_addr[4]),
        .O(\reg_rd_data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFEEF5627FEEF7667)) 
    \reg_rd_data[31]_i_15 
       (.I0(reg_addr[4]),
        .I1(reg_addr[6]),
        .I2(reg_addr[3]),
        .I3(reg_addr[2]),
        .I4(reg_addr[5]),
        .I5(reg_addr[7]),
        .O(\reg_rd_data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h070E0707070D4707)) 
    \reg_rd_data[31]_i_3 
       (.I0(reg_addr[6]),
        .I1(reg_addr[3]),
        .I2(reg_addr[7]),
        .I3(reg_addr[2]),
        .I4(reg_addr[4]),
        .I5(reg_addr[5]),
        .O(\reg_rd_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h011000005500000A)) 
    \reg_rd_data[31]_i_4 
       (.I0(reg_addr[6]),
        .I1(reg_addr[7]),
        .I2(reg_addr[3]),
        .I3(reg_addr[4]),
        .I4(reg_addr[5]),
        .I5(reg_addr[2]),
        .O(\reg_rd_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[31]_i_5 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[31]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[31]),
        .I4(cfg_buf1_adr_chb[31]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[31]_i_6 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[63]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[31]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[31]_i_13_n_0 ),
        .O(\reg_rd_data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCECDCECD4EE46CCC)) 
    \reg_rd_data[31]_i_8 
       (.I0(reg_addr[2]),
        .I1(reg_addr[5]),
        .I2(reg_addr[4]),
        .I3(reg_addr[3]),
        .I4(reg_addr[7]),
        .I5(reg_addr[6]),
        .O(\reg_rd_data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFFEEAAAA8000)) 
    \reg_rd_data[31]_i_9 
       (.I0(reg_addr[2]),
        .I1(reg_addr[5]),
        .I2(reg_addr[4]),
        .I3(reg_addr[3]),
        .I4(reg_addr[7]),
        .I5(reg_addr[6]),
        .O(\reg_rd_data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_2 
       (.I0(errs_cnt_cha_reg[3]),
        .I1(cfg_buf2_adr_cha[3]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[3]),
        .I5(cfg_buf2_adr_chb[3]),
        .O(\reg_rd_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_3 
       (.I0(m_axi_dac1_rdata_i[35]),
        .I1(cfg_cha_outshift[3]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(m_axi_dac1_rdata_i[3]),
        .I5(cfg_chb_outshift[3]),
        .O(\reg_rd_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_2 
       (.I0(errs_cnt_cha_reg[4]),
        .I1(cfg_buf2_adr_cha[4]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[4]),
        .I5(cfg_buf2_adr_chb[4]),
        .O(\reg_rd_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_3 
       (.I0(m_axi_dac1_rdata_i[36]),
        .I1(cfg_cha_outshift[4]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(m_axi_dac1_rdata_i[4]),
        .I5(cfg_chb_outshift[4]),
        .O(\reg_rd_data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0507A5C7)) 
    \reg_rd_data[4]_i_6 
       (.I0(reg_addr[5]),
        .I1(reg_addr[6]),
        .I2(reg_addr[2]),
        .I3(reg_addr[4]),
        .I4(reg_addr[3]),
        .O(\reg_rd_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2F3022032FF0)) 
    \reg_rd_data[4]_i_7 
       (.I0(reg_addr[7]),
        .I1(reg_addr[5]),
        .I2(reg_addr[2]),
        .I3(reg_addr[3]),
        .I4(reg_addr[6]),
        .I5(reg_addr[4]),
        .O(\reg_rd_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[5]_i_4 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[37]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[5]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[5]_i_7_n_0 ),
        .O(\reg_rd_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[5]_i_7 
       (.I0(errs_cnt_cha_reg[5]),
        .I1(cfg_buf2_adr_cha[5]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[5]),
        .I5(cfg_buf2_adr_chb[5]),
        .O(\reg_rd_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[6]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[38]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[6]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[6]_i_5_n_0 ),
        .O(\reg_rd_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[6]_i_5 
       (.I0(errs_cnt_cha_reg[6]),
        .I1(cfg_buf2_adr_cha[6]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[6]),
        .I5(cfg_buf2_adr_chb[6]),
        .O(\reg_rd_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[7]_i_2 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[39]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[7]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[7]_i_5_n_0 ),
        .O(\reg_rd_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[7]_i_5 
       (.I0(errs_cnt_cha_reg[7]),
        .I1(cfg_buf2_adr_cha[7]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[7]),
        .I5(cfg_buf2_adr_chb[7]),
        .O(\reg_rd_data[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_rd_data[7]_i_6 
       (.I0(cfg_buf1_adr_cha[7]),
        .I1(\reg_rd_data[31]_i_11_n_0 ),
        .I2(cfg_dma_buf_size[7]),
        .I3(\reg_rd_data[31]_i_10_n_0 ),
        .O(\reg_rd_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[8]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[8]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[8]),
        .I4(cfg_buf1_adr_chb[8]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[8]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[40]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[8]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[8]_i_5_n_0 ),
        .O(\reg_rd_data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[8]_i_5 
       (.I0(errs_cnt_cha_reg[8]),
        .I1(cfg_buf2_adr_cha[8]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[8]),
        .I5(cfg_buf2_adr_chb[8]),
        .O(\reg_rd_data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[9]_i_2 
       (.I0(\reg_rd_data[31]_i_10_n_0 ),
        .I1(cfg_dma_buf_size[9]),
        .I2(\reg_rd_data[31]_i_11_n_0 ),
        .I3(cfg_buf1_adr_cha[9]),
        .I4(cfg_buf1_adr_chb[9]),
        .I5(\reg_rd_data[31]_i_12_n_0 ),
        .O(\reg_rd_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \reg_rd_data[9]_i_3 
       (.I0(\reg_rd_data[31]_i_11_n_0 ),
        .I1(m_axi_dac1_rdata_i[41]),
        .I2(\reg_rd_data[31]_i_12_n_0 ),
        .I3(m_axi_dac1_rdata_i[9]),
        .I4(\reg_rd_data[31]_i_8_n_0 ),
        .I5(\reg_rd_data[9]_i_5_n_0 ),
        .O(\reg_rd_data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[9]_i_5 
       (.I0(errs_cnt_cha_reg[9]),
        .I1(cfg_buf2_adr_cha[9]),
        .I2(\reg_rd_data[4]_i_6_n_0 ),
        .I3(\reg_rd_data[4]_i_7_n_0 ),
        .I4(errs_cnt_chb_reg[9]),
        .I5(cfg_buf2_adr_chb[9]),
        .O(\reg_rd_data[9]_i_5_n_0 ));
  FDRE \reg_rd_data_reg[0] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_65),
        .Q(\reg_rd_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[10] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_55),
        .Q(\reg_rd_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[11] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_54),
        .Q(\reg_rd_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[12] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_53),
        .Q(\reg_rd_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[13] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_52),
        .Q(\reg_rd_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[14] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_51),
        .Q(\reg_rd_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[15] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_50),
        .Q(\reg_rd_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[16] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_41),
        .Q(\reg_rd_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[17] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_40),
        .Q(\reg_rd_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[18] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_39),
        .Q(\reg_rd_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[19] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_38),
        .Q(\reg_rd_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[1] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_64),
        .Q(\reg_rd_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[20] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_37),
        .Q(\reg_rd_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[21] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_36),
        .Q(\reg_rd_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[22] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_35),
        .Q(\reg_rd_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[23] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac2_n_34),
        .Q(\reg_rd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[24] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_49),
        .Q(\reg_rd_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[25] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_48),
        .Q(\reg_rd_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[26] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_47),
        .Q(\reg_rd_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[27] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_46),
        .Q(\reg_rd_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[28] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_45),
        .Q(\reg_rd_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[29] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_44),
        .Q(\reg_rd_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[2] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_63),
        .Q(\reg_rd_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[30] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_43),
        .Q(\reg_rd_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[31] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_42),
        .Q(\reg_rd_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[3] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_62),
        .Q(\reg_rd_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[4] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_61),
        .Q(\reg_rd_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[5] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_60),
        .Q(\reg_rd_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[6] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_59),
        .Q(\reg_rd_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[7] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_58),
        .Q(\reg_rd_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[8] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_57),
        .Q(\reg_rd_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_rd_data_reg[9] 
       (.C(clk),
        .CE(reg_rd_data),
        .D(U_dac1_n_56),
        .Q(\reg_rd_data_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s
   (rst_n_0,
    Q,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg,
    D,
    dac_data_cha_o,
    \m_axis_tdata_reg[15] ,
    ctl_trg__0,
    B,
    \dac_chb_conf_reg[2] ,
    \dac_chb_conf_reg[3] ,
    \dac_chb_conf_reg[4] ,
    \dac_chb_conf_reg[5] ,
    \dac_chb_conf_reg[6] ,
    \dac_chb_conf_reg[7] ,
    \cfg_cha_step_reg[16] ,
    \cfg_cha_step_reg[17] ,
    \m_axis_tdata_reg[14] ,
    m_axi_dac1_aclk,
    clk,
    m_axi_dac1_rdata_i,
    rst_n,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rlast_i,
    \reg_rd_data_reg[0] ,
    \reg_rd_data_reg[0]_0 ,
    \reg_rd_data_reg[0]_1 ,
    \reg_rd_data_reg[0]_2 ,
    \reg_rd_data_reg[1] ,
    \reg_rd_data_reg[1]_0 ,
    \reg_rd_data_reg[2] ,
    \reg_rd_data_reg[2]_0 ,
    \reg_rd_data_reg[3] ,
    \reg_rd_data_reg[3]_0 ,
    \reg_rd_data_reg[4] ,
    \reg_rd_data_reg[4]_0 ,
    \reg_rd_data_reg[0]_3 ,
    \reg_rd_data_reg[5] ,
    \reg_rd_data_reg[6] ,
    \reg_rd_data_reg[7] ,
    \reg_rd_data_reg[8] ,
    \reg_rd_data_reg[8]_0 ,
    \reg_rd_data_reg[8]_1 ,
    \reg_rd_data_reg[9] ,
    \reg_rd_data_reg[9]_0 ,
    \reg_rd_data_reg[10] ,
    \reg_rd_data_reg[10]_0 ,
    \reg_rd_data_reg[11] ,
    \reg_rd_data_reg[11]_0 ,
    \reg_rd_data_reg[12] ,
    \reg_rd_data_reg[12]_0 ,
    \reg_rd_data_reg[13] ,
    \reg_rd_data_reg[13]_0 ,
    \reg_rd_data_reg[14] ,
    \reg_rd_data_reg[14]_0 ,
    \reg_rd_data_reg[15] ,
    \reg_rd_data_reg[15]_0 ,
    \reg_rd_data_reg[24] ,
    \reg_rd_data_reg[24]_0 ,
    \reg_rd_data_reg[25] ,
    \reg_rd_data_reg[25]_0 ,
    \reg_rd_data_reg[26] ,
    \reg_rd_data_reg[26]_0 ,
    \reg_rd_data_reg[27] ,
    \reg_rd_data_reg[27]_0 ,
    \reg_rd_data_reg[28] ,
    \reg_rd_data_reg[28]_0 ,
    \reg_rd_data_reg[29] ,
    \reg_rd_data_reg[29]_0 ,
    \reg_rd_data_reg[30] ,
    \reg_rd_data_reg[30]_0 ,
    \reg_rd_data_reg[6]_0 ,
    \reg_rd_data_reg[7]_0 ,
    \reg_rd_data_reg[7]_1 ,
    \reg_rd_data_reg[31] ,
    \reg_rd_data_reg[31]_0 ,
    \reg_rd_data_reg[31]_1 ,
    m_axi_dac1_arready_i,
    cfg_loopback_cha,
    \dac_a_r_reg[15] ,
    \req_buf_addr_reg[31] ,
    \req_buf_addr_reg[31]_0 ,
    \reg_rd_data_reg[5]_0 ,
    trig_ip,
    event_num_trig,
    dac_mult_reg,
    dac_mult_reg_0,
    \reg_rd_data_reg[5]_1 ,
    p_10_in,
    p_9_in,
    \reg_rd_data_reg[2]_1 ,
    \reg_rd_data_reg[2]_2 ,
    \reg_rd_data_reg[0]_4 ,
    \reg_rd_data_reg[0]_5 ,
    \reg_rd_data_reg[0]_6 ,
    \reg_rd_data[31]_i_7 ,
    \reg_rd_data[31]_i_7_0 ,
    \buf_ovr_limit0_inferred__0/i__carry__6 ,
    \reg_rd_data[4]_i_4 ,
    \reg_rd_data[4]_i_4_0 ,
    \reg_rd_data[31]_i_7_1 ,
    \reg_rd_data[17]_i_4 ,
    \reg_rd_data[31]_i_7_2 ,
    p_8_in,
    S,
    \dac_a_diff_reg[7] ,
    \dac_a_diff_reg[11] ,
    \dac_a_diff_reg[15] ,
    ctrl_cha,
    \reg_ctrl_reg[7] );
  output rst_n_0;
  output [31:0]Q;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg;
  output [23:0]D;
  output [15:0]dac_data_cha_o;
  output [15:0]\m_axis_tdata_reg[15] ;
  output ctl_trg__0;
  output [15:0]B;
  output \dac_chb_conf_reg[2] ;
  output \dac_chb_conf_reg[3] ;
  output \dac_chb_conf_reg[4] ;
  output \dac_chb_conf_reg[5] ;
  output \dac_chb_conf_reg[6] ;
  output \dac_chb_conf_reg[7] ;
  output \cfg_cha_step_reg[16] ;
  output \cfg_cha_step_reg[17] ;
  output [15:0]\m_axis_tdata_reg[14] ;
  input m_axi_dac1_aclk;
  input clk;
  input [63:0]m_axi_dac1_rdata_i;
  input rst_n;
  input m_axi_dac1_rvalid_i;
  input m_axi_dac1_rlast_i;
  input \reg_rd_data_reg[0] ;
  input \reg_rd_data_reg[0]_0 ;
  input \reg_rd_data_reg[0]_1 ;
  input \reg_rd_data_reg[0]_2 ;
  input \reg_rd_data_reg[1] ;
  input \reg_rd_data_reg[1]_0 ;
  input \reg_rd_data_reg[2] ;
  input \reg_rd_data_reg[2]_0 ;
  input \reg_rd_data_reg[3] ;
  input \reg_rd_data_reg[3]_0 ;
  input \reg_rd_data_reg[4] ;
  input \reg_rd_data_reg[4]_0 ;
  input \reg_rd_data_reg[0]_3 ;
  input \reg_rd_data_reg[5] ;
  input \reg_rd_data_reg[6] ;
  input \reg_rd_data_reg[7] ;
  input \reg_rd_data_reg[8] ;
  input \reg_rd_data_reg[8]_0 ;
  input \reg_rd_data_reg[8]_1 ;
  input \reg_rd_data_reg[9] ;
  input \reg_rd_data_reg[9]_0 ;
  input \reg_rd_data_reg[10] ;
  input \reg_rd_data_reg[10]_0 ;
  input \reg_rd_data_reg[11] ;
  input \reg_rd_data_reg[11]_0 ;
  input \reg_rd_data_reg[12] ;
  input \reg_rd_data_reg[12]_0 ;
  input \reg_rd_data_reg[13] ;
  input \reg_rd_data_reg[13]_0 ;
  input \reg_rd_data_reg[14] ;
  input \reg_rd_data_reg[14]_0 ;
  input \reg_rd_data_reg[15] ;
  input \reg_rd_data_reg[15]_0 ;
  input \reg_rd_data_reg[24] ;
  input \reg_rd_data_reg[24]_0 ;
  input \reg_rd_data_reg[25] ;
  input \reg_rd_data_reg[25]_0 ;
  input \reg_rd_data_reg[26] ;
  input \reg_rd_data_reg[26]_0 ;
  input \reg_rd_data_reg[27] ;
  input \reg_rd_data_reg[27]_0 ;
  input \reg_rd_data_reg[28] ;
  input \reg_rd_data_reg[28]_0 ;
  input \reg_rd_data_reg[29] ;
  input \reg_rd_data_reg[29]_0 ;
  input \reg_rd_data_reg[30] ;
  input \reg_rd_data_reg[30]_0 ;
  input \reg_rd_data_reg[6]_0 ;
  input \reg_rd_data_reg[7]_0 ;
  input [7:0]\reg_rd_data_reg[7]_1 ;
  input \reg_rd_data_reg[31] ;
  input \reg_rd_data_reg[31]_0 ;
  input [31:0]\reg_rd_data_reg[31]_1 ;
  input m_axi_dac1_arready_i;
  input cfg_loopback_cha;
  input [15:0]\dac_a_r_reg[15] ;
  input [31:0]\req_buf_addr_reg[31] ;
  input [31:0]\req_buf_addr_reg[31]_0 ;
  input [5:0]\reg_rd_data_reg[5]_0 ;
  input [4:0]trig_ip;
  input event_num_trig;
  input [4:0]dac_mult_reg;
  input dac_mult_reg_0;
  input \reg_rd_data_reg[5]_1 ;
  input [31:0]p_10_in;
  input [27:0]p_9_in;
  input \reg_rd_data_reg[2]_1 ;
  input \reg_rd_data_reg[2]_2 ;
  input \reg_rd_data_reg[0]_4 ;
  input \reg_rd_data_reg[0]_5 ;
  input \reg_rd_data_reg[0]_6 ;
  input \reg_rd_data[31]_i_7 ;
  input \reg_rd_data[31]_i_7_0 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  input [4:0]\reg_rd_data[4]_i_4 ;
  input [4:0]\reg_rd_data[4]_i_4_0 ;
  input [31:0]\reg_rd_data[31]_i_7_1 ;
  input \reg_rd_data[17]_i_4 ;
  input [31:0]\reg_rd_data[31]_i_7_2 ;
  input [27:0]p_8_in;
  input [3:0]S;
  input [3:0]\dac_a_diff_reg[7] ;
  input [3:0]\dac_a_diff_reg[11] ;
  input [3:0]\dac_a_diff_reg[15] ;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7] ;

  wire [15:0]B;
  wire [23:0]D;
  wire [31:0]Q;
  wire [3:0]S;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  wire \cfg_cha_step_reg[16] ;
  wire \cfg_cha_step_reg[17] ;
  wire cfg_loopback_cha;
  wire clk;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire [3:0]\dac_a_diff_reg[11] ;
  wire [3:0]\dac_a_diff_reg[15] ;
  wire [3:0]\dac_a_diff_reg[7] ;
  wire [15:0]\dac_a_r_reg[15] ;
  wire \dac_chb_conf_reg[2] ;
  wire \dac_chb_conf_reg[3] ;
  wire \dac_chb_conf_reg[4] ;
  wire \dac_chb_conf_reg[5] ;
  wire \dac_chb_conf_reg[6] ;
  wire \dac_chb_conf_reg[7] ;
  wire [15:0]dac_data_cha_o;
  wire [4:0]dac_mult_reg;
  wire dac_mult_reg_0;
  wire event_num_trig;
  wire fifo_empty;
  wire fifo_full;
  wire fifo_full0__11;
  wire [63:0]fifo_rd_data;
  wire fifo_rd_re;
  wire fifo_re0;
  wire [11:0]fifo_wr_cnt;
  wire fifo_wr_we;
  wire m_axi_dac1_aclk;
  wire m_axi_dac1_arready_i;
  wire [63:0]m_axi_dac1_rdata_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rvalid_i;
  wire m_axi_dac_arvalid_o_reg;
  wire m_axi_rready_reg;
  wire [15:0]\m_axis_tdata_reg[14] ;
  wire [15:0]\m_axis_tdata_reg[15] ;
  wire [31:0]p_10_in;
  wire [27:0]p_8_in;
  wire [27:0]p_9_in;
  wire [7:0]\reg_ctrl_reg[7] ;
  wire \reg_rd_data[17]_i_4 ;
  wire \reg_rd_data[31]_i_7 ;
  wire \reg_rd_data[31]_i_7_0 ;
  wire [31:0]\reg_rd_data[31]_i_7_1 ;
  wire [31:0]\reg_rd_data[31]_i_7_2 ;
  wire [4:0]\reg_rd_data[4]_i_4 ;
  wire [4:0]\reg_rd_data[4]_i_4_0 ;
  wire \reg_rd_data_reg[0] ;
  wire \reg_rd_data_reg[0]_0 ;
  wire \reg_rd_data_reg[0]_1 ;
  wire \reg_rd_data_reg[0]_2 ;
  wire \reg_rd_data_reg[0]_3 ;
  wire \reg_rd_data_reg[0]_4 ;
  wire \reg_rd_data_reg[0]_5 ;
  wire \reg_rd_data_reg[0]_6 ;
  wire \reg_rd_data_reg[10] ;
  wire \reg_rd_data_reg[10]_0 ;
  wire \reg_rd_data_reg[11] ;
  wire \reg_rd_data_reg[11]_0 ;
  wire \reg_rd_data_reg[12] ;
  wire \reg_rd_data_reg[12]_0 ;
  wire \reg_rd_data_reg[13] ;
  wire \reg_rd_data_reg[13]_0 ;
  wire \reg_rd_data_reg[14] ;
  wire \reg_rd_data_reg[14]_0 ;
  wire \reg_rd_data_reg[15] ;
  wire \reg_rd_data_reg[15]_0 ;
  wire \reg_rd_data_reg[1] ;
  wire \reg_rd_data_reg[1]_0 ;
  wire \reg_rd_data_reg[24] ;
  wire \reg_rd_data_reg[24]_0 ;
  wire \reg_rd_data_reg[25] ;
  wire \reg_rd_data_reg[25]_0 ;
  wire \reg_rd_data_reg[26] ;
  wire \reg_rd_data_reg[26]_0 ;
  wire \reg_rd_data_reg[27] ;
  wire \reg_rd_data_reg[27]_0 ;
  wire \reg_rd_data_reg[28] ;
  wire \reg_rd_data_reg[28]_0 ;
  wire \reg_rd_data_reg[29] ;
  wire \reg_rd_data_reg[29]_0 ;
  wire \reg_rd_data_reg[2] ;
  wire \reg_rd_data_reg[2]_0 ;
  wire \reg_rd_data_reg[2]_1 ;
  wire \reg_rd_data_reg[2]_2 ;
  wire \reg_rd_data_reg[30] ;
  wire \reg_rd_data_reg[30]_0 ;
  wire \reg_rd_data_reg[31] ;
  wire \reg_rd_data_reg[31]_0 ;
  wire [31:0]\reg_rd_data_reg[31]_1 ;
  wire \reg_rd_data_reg[3] ;
  wire \reg_rd_data_reg[3]_0 ;
  wire \reg_rd_data_reg[4] ;
  wire \reg_rd_data_reg[4]_0 ;
  wire \reg_rd_data_reg[5] ;
  wire [5:0]\reg_rd_data_reg[5]_0 ;
  wire \reg_rd_data_reg[5]_1 ;
  wire \reg_rd_data_reg[6] ;
  wire \reg_rd_data_reg[6]_0 ;
  wire \reg_rd_data_reg[7] ;
  wire \reg_rd_data_reg[7]_0 ;
  wire [7:0]\reg_rd_data_reg[7]_1 ;
  wire \reg_rd_data_reg[8] ;
  wire \reg_rd_data_reg[8]_0 ;
  wire \reg_rd_data_reg[8]_1 ;
  wire \reg_rd_data_reg[9] ;
  wire \reg_rd_data_reg[9]_0 ;
  wire [31:0]\req_buf_addr_reg[31] ;
  wire [31:0]\req_buf_addr_reg[31]_0 ;
  wire rst_n;
  wire rst_n_0;
  wire [4:0]trig_ip;
  wire NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED;
  wire NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED;
  wire [11:0]NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4 U_dma_mm2s_ctrl
       (.D(D),
        .Q(Q),
        .\buf_ovr_limit0_inferred__0/i__carry__6_0 (\buf_ovr_limit0_inferred__0/i__carry__6 ),
        .\cfg_cha_step_reg[16] (\cfg_cha_step_reg[16] ),
        .\cfg_cha_step_reg[17] (\cfg_cha_step_reg[17] ),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .\dac_chb_conf_reg[2] (\dac_chb_conf_reg[2] ),
        .\dac_chb_conf_reg[3] (\dac_chb_conf_reg[3] ),
        .\dac_chb_conf_reg[4] (\dac_chb_conf_reg[4] ),
        .\dac_chb_conf_reg[5] (\dac_chb_conf_reg[5] ),
        .\dac_chb_conf_reg[6] (\dac_chb_conf_reg[6] ),
        .\dac_chb_conf_reg[7] (\dac_chb_conf_reg[7] ),
        .event_num_trig(event_num_trig),
        .fifo_full0__11(fifo_full0__11),
        .fifo_re0(fifo_re0),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac1_arready_i(m_axi_dac1_arready_i),
        .m_axi_dac1_rlast_i(m_axi_dac1_rlast_i),
        .m_axi_dac1_rvalid_i(m_axi_dac1_rvalid_i),
        .m_axi_dac_arvalid_o_reg_0(m_axi_dac_arvalid_o_reg),
        .m_axi_rready_reg(m_axi_rready_reg),
        .p_10_in(p_10_in),
        .p_8_in(p_8_in),
        .p_9_in(p_9_in),
        .\reg_ctrl_reg[7]_0 (\reg_ctrl_reg[7] ),
        .\reg_rd_data[17]_i_4_0 (\reg_rd_data[17]_i_4 ),
        .\reg_rd_data[31]_i_7_0 (\reg_rd_data[31]_i_7 ),
        .\reg_rd_data[31]_i_7_1 (\reg_rd_data[31]_i_7_0 ),
        .\reg_rd_data[31]_i_7_2 (\reg_rd_data[31]_i_7_1 ),
        .\reg_rd_data[31]_i_7_3 (\reg_rd_data[31]_i_7_2 ),
        .\reg_rd_data[4]_i_4_0 (\reg_rd_data[4]_i_4 ),
        .\reg_rd_data[4]_i_4_1 (\reg_rd_data[4]_i_4_0 ),
        .\reg_rd_data_reg[0] (\reg_rd_data_reg[0] ),
        .\reg_rd_data_reg[0]_0 (\reg_rd_data_reg[0]_0 ),
        .\reg_rd_data_reg[0]_1 (\reg_rd_data_reg[0]_1 ),
        .\reg_rd_data_reg[0]_2 (\reg_rd_data_reg[0]_2 ),
        .\reg_rd_data_reg[0]_3 (\reg_rd_data_reg[0]_3 ),
        .\reg_rd_data_reg[0]_4 (\reg_rd_data_reg[0]_4 ),
        .\reg_rd_data_reg[0]_5 (\reg_rd_data_reg[0]_5 ),
        .\reg_rd_data_reg[0]_6 (\reg_rd_data_reg[0]_6 ),
        .\reg_rd_data_reg[10] (\reg_rd_data_reg[10] ),
        .\reg_rd_data_reg[10]_0 (\reg_rd_data_reg[10]_0 ),
        .\reg_rd_data_reg[11] (\reg_rd_data_reg[11] ),
        .\reg_rd_data_reg[11]_0 (\reg_rd_data_reg[11]_0 ),
        .\reg_rd_data_reg[12] (\reg_rd_data_reg[12] ),
        .\reg_rd_data_reg[12]_0 (\reg_rd_data_reg[12]_0 ),
        .\reg_rd_data_reg[13] (\reg_rd_data_reg[13] ),
        .\reg_rd_data_reg[13]_0 (\reg_rd_data_reg[13]_0 ),
        .\reg_rd_data_reg[14] (\reg_rd_data_reg[14] ),
        .\reg_rd_data_reg[14]_0 (\reg_rd_data_reg[14]_0 ),
        .\reg_rd_data_reg[15] (\reg_rd_data_reg[15] ),
        .\reg_rd_data_reg[15]_0 (\reg_rd_data_reg[15]_0 ),
        .\reg_rd_data_reg[1] (\reg_rd_data_reg[1] ),
        .\reg_rd_data_reg[1]_0 (\reg_rd_data_reg[1]_0 ),
        .\reg_rd_data_reg[24] (\reg_rd_data_reg[24] ),
        .\reg_rd_data_reg[24]_0 (\reg_rd_data_reg[24]_0 ),
        .\reg_rd_data_reg[25] (\reg_rd_data_reg[25] ),
        .\reg_rd_data_reg[25]_0 (\reg_rd_data_reg[25]_0 ),
        .\reg_rd_data_reg[26] (\reg_rd_data_reg[26] ),
        .\reg_rd_data_reg[26]_0 (\reg_rd_data_reg[26]_0 ),
        .\reg_rd_data_reg[27] (\reg_rd_data_reg[27] ),
        .\reg_rd_data_reg[27]_0 (\reg_rd_data_reg[27]_0 ),
        .\reg_rd_data_reg[28] (\reg_rd_data_reg[28] ),
        .\reg_rd_data_reg[28]_0 (\reg_rd_data_reg[28]_0 ),
        .\reg_rd_data_reg[29] (\reg_rd_data_reg[29] ),
        .\reg_rd_data_reg[29]_0 (\reg_rd_data_reg[29]_0 ),
        .\reg_rd_data_reg[2] (\reg_rd_data_reg[2] ),
        .\reg_rd_data_reg[2]_0 (\reg_rd_data_reg[2]_0 ),
        .\reg_rd_data_reg[2]_1 (\reg_rd_data_reg[2]_1 ),
        .\reg_rd_data_reg[2]_2 (\reg_rd_data_reg[2]_2 ),
        .\reg_rd_data_reg[30] (\reg_rd_data_reg[30] ),
        .\reg_rd_data_reg[30]_0 (\reg_rd_data_reg[30]_0 ),
        .\reg_rd_data_reg[31] (\reg_rd_data_reg[31] ),
        .\reg_rd_data_reg[31]_0 (\reg_rd_data_reg[31]_0 ),
        .\reg_rd_data_reg[31]_1 (\reg_rd_data_reg[31]_1 ),
        .\reg_rd_data_reg[3] (\reg_rd_data_reg[3] ),
        .\reg_rd_data_reg[3]_0 (\reg_rd_data_reg[3]_0 ),
        .\reg_rd_data_reg[4] (\reg_rd_data_reg[4] ),
        .\reg_rd_data_reg[4]_0 (\reg_rd_data_reg[4]_0 ),
        .\reg_rd_data_reg[5] (\reg_rd_data_reg[5] ),
        .\reg_rd_data_reg[5]_0 (\reg_rd_data_reg[5]_0 ),
        .\reg_rd_data_reg[5]_1 (\reg_rd_data_reg[5]_1 ),
        .\reg_rd_data_reg[6] (\reg_rd_data_reg[6] ),
        .\reg_rd_data_reg[6]_0 (\reg_rd_data_reg[6]_0 ),
        .\reg_rd_data_reg[7] (\reg_rd_data_reg[7] ),
        .\reg_rd_data_reg[7]_0 (\reg_rd_data_reg[7]_0 ),
        .\reg_rd_data_reg[7]_1 (\reg_rd_data_reg[7]_1 ),
        .\reg_rd_data_reg[8] (\reg_rd_data_reg[8] ),
        .\reg_rd_data_reg[8]_0 (\reg_rd_data_reg[8]_0 ),
        .\reg_rd_data_reg[8]_1 (\reg_rd_data_reg[8]_1 ),
        .\reg_rd_data_reg[9] (\reg_rd_data_reg[9] ),
        .\reg_rd_data_reg[9]_0 (\reg_rd_data_reg[9]_0 ),
        .\req_buf_addr_reg[31]_0 (\req_buf_addr_reg[31] ),
        .\req_buf_addr_reg[31]_1 (\req_buf_addr_reg[31]_0 ),
        .rst_n(rst_n),
        .rst_n_0(rst_n_0),
        .trig_ip(trig_ip),
        .wr_en(fifo_wr_we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5 U_dma_mm2s_downsize
       (.B(B),
        .Q(\m_axis_tdata_reg[15] ),
        .S(S),
        .cfg_loopback_cha(cfg_loopback_cha),
        .clk(clk),
        .\dac_a_diff_reg[11] (\dac_a_diff_reg[11] ),
        .\dac_a_diff_reg[15] (\dac_a_diff_reg[15] ),
        .\dac_a_diff_reg[7] (\dac_a_diff_reg[7] ),
        .\dac_a_r_reg[15] (\dac_a_r_reg[15] ),
        .dac_data_cha_o(dac_data_cha_o),
        .dac_mult_reg(dac_mult_reg),
        .dac_mult_reg_0(dac_mult_reg_0),
        .\dac_rp_curr_reg[19]_0 (\reg_rd_data_reg[31]_1 [18:0]),
        .dout(fifo_rd_data),
        .empty(fifo_empty),
        .fifo_full0__11(fifo_full0__11),
        .fifo_re0(fifo_re0),
        .first_full_reg_0(rst_n_0),
        .full(fifo_full),
        .\m_axis_tdata_reg[14]_0 (\m_axis_tdata_reg[14] ),
        .rd_en(fifo_rd_re),
        .rst_n(rst_n),
        .wr_data_count(fifo_wr_cnt));
  (* CHECK_LICENSE_TYPE = "fifo_axi_data_dac,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac__xdcDup__1 U_fifo_axi_data
       (.din(m_axi_dac1_rdata_i),
        .dout(fifo_rd_data),
        .empty(fifo_empty),
        .full(fifo_full),
        .rd_clk(clk),
        .rd_data_count(NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(fifo_rd_re),
        .rd_rst_busy(NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED),
        .rst(rst_n_0),
        .wr_clk(m_axi_dac1_aclk),
        .wr_data_count(fifo_wr_cnt),
        .wr_en(fifo_wr_we),
        .wr_rst_busy(NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rp_dma_mm2s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s__parameterized0
   (m_axi_dac2_araddr_o,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg,
    D,
    dac_data_chb_o,
    \m_axis_tdata_reg[15] ,
    B,
    \m_axis_tdata_reg[14] ,
    first_full_reg,
    m_axi_dac1_aclk,
    clk,
    m_axi_dac2_rdata_i,
    rst_n,
    \reg_rd_data_reg[16] ,
    \reg_rd_data_reg[16]_0 ,
    \reg_rd_data_reg[16]_1 ,
    \reg_rd_data_reg[16]_2 ,
    \reg_rd_data_reg[17] ,
    \reg_rd_data_reg[17]_0 ,
    \reg_rd_data_reg[18] ,
    \reg_rd_data_reg[18]_0 ,
    \reg_rd_data_reg[19] ,
    \reg_rd_data_reg[19]_0 ,
    \reg_rd_data_reg[20] ,
    \reg_rd_data_reg[20]_0 ,
    \reg_rd_data_reg[21] ,
    \reg_rd_data_reg[21]_0 ,
    \reg_rd_data_reg[22] ,
    \reg_rd_data_reg[22]_0 ,
    \reg_rd_data_reg[23] ,
    \reg_rd_data_reg[23]_0 ,
    \reg_rd_data_reg[16]_3 ,
    \reg_rd_data_reg[16]_4 ,
    \reg_rd_data_reg[23]_1 ,
    Q,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rlast_i,
    \dac_rp_curr_reg[19] ,
    m_axi_dac2_arready_i,
    cfg_loopback_chb,
    \dac_b_r_reg[15] ,
    ctl_trg__0,
    \req_buf_addr_reg[31] ,
    dac_mult_reg,
    dac_mult_reg_0,
    \reg_rd_data[22]_i_3 ,
    \reg_rd_data[22]_i_3_0 ,
    \reg_rd_data[22]_i_3_1 ,
    \buf_ovr_limit0_inferred__0/i__carry__6 ,
    S,
    \dac_b_diff_reg[7] ,
    \dac_b_diff_reg[11] ,
    \dac_b_diff_reg[15] ,
    ctrl_cha,
    \reg_ctrl_reg[7] );
  output [31:0]m_axi_dac2_araddr_o;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg;
  output [7:0]D;
  output [15:0]dac_data_chb_o;
  output [15:0]\m_axis_tdata_reg[15] ;
  output [15:0]B;
  output [15:0]\m_axis_tdata_reg[14] ;
  input first_full_reg;
  input m_axi_dac1_aclk;
  input clk;
  input [63:0]m_axi_dac2_rdata_i;
  input rst_n;
  input \reg_rd_data_reg[16] ;
  input \reg_rd_data_reg[16]_0 ;
  input \reg_rd_data_reg[16]_1 ;
  input \reg_rd_data_reg[16]_2 ;
  input \reg_rd_data_reg[17] ;
  input \reg_rd_data_reg[17]_0 ;
  input \reg_rd_data_reg[18] ;
  input \reg_rd_data_reg[18]_0 ;
  input \reg_rd_data_reg[19] ;
  input \reg_rd_data_reg[19]_0 ;
  input \reg_rd_data_reg[20] ;
  input \reg_rd_data_reg[20]_0 ;
  input \reg_rd_data_reg[21] ;
  input \reg_rd_data_reg[21]_0 ;
  input \reg_rd_data_reg[22] ;
  input \reg_rd_data_reg[22]_0 ;
  input \reg_rd_data_reg[23] ;
  input \reg_rd_data_reg[23]_0 ;
  input \reg_rd_data_reg[16]_3 ;
  input \reg_rd_data_reg[16]_4 ;
  input \reg_rd_data_reg[23]_1 ;
  input [31:0]Q;
  input m_axi_dac2_rvalid_i;
  input m_axi_dac2_rlast_i;
  input [18:0]\dac_rp_curr_reg[19] ;
  input m_axi_dac2_arready_i;
  input cfg_loopback_chb;
  input [15:0]\dac_b_r_reg[15] ;
  input ctl_trg__0;
  input [31:0]\req_buf_addr_reg[31] ;
  input [4:0]dac_mult_reg;
  input dac_mult_reg_0;
  input [6:0]\reg_rd_data[22]_i_3 ;
  input \reg_rd_data[22]_i_3_0 ;
  input \reg_rd_data[22]_i_3_1 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  input [3:0]S;
  input [3:0]\dac_b_diff_reg[7] ;
  input [3:0]\dac_b_diff_reg[11] ;
  input [3:0]\dac_b_diff_reg[15] ;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7] ;

  wire [15:0]B;
  wire [7:0]D;
  wire [31:0]Q;
  wire [3:0]S;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6 ;
  wire cfg_loopback_chb;
  wire clk;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire [3:0]\dac_b_diff_reg[11] ;
  wire [3:0]\dac_b_diff_reg[15] ;
  wire [3:0]\dac_b_diff_reg[7] ;
  wire [15:0]\dac_b_r_reg[15] ;
  wire [15:0]dac_data_chb_o;
  wire [4:0]dac_mult_reg;
  wire dac_mult_reg_0;
  wire [18:0]\dac_rp_curr_reg[19] ;
  wire fifo_empty;
  wire fifo_full;
  wire fifo_full0__11;
  wire [63:0]fifo_rd_data;
  wire fifo_rd_re;
  wire fifo_re0;
  wire [11:0]fifo_wr_cnt;
  wire fifo_wr_we;
  wire first_full_reg;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac2_araddr_o;
  wire m_axi_dac2_arready_i;
  wire [63:0]m_axi_dac2_rdata_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rvalid_i;
  wire m_axi_dac_arvalid_o_reg;
  wire m_axi_rready_reg;
  wire [15:0]\m_axis_tdata_reg[14] ;
  wire [15:0]\m_axis_tdata_reg[15] ;
  wire [7:0]\reg_ctrl_reg[7] ;
  wire [6:0]\reg_rd_data[22]_i_3 ;
  wire \reg_rd_data[22]_i_3_0 ;
  wire \reg_rd_data[22]_i_3_1 ;
  wire \reg_rd_data_reg[16] ;
  wire \reg_rd_data_reg[16]_0 ;
  wire \reg_rd_data_reg[16]_1 ;
  wire \reg_rd_data_reg[16]_2 ;
  wire \reg_rd_data_reg[16]_3 ;
  wire \reg_rd_data_reg[16]_4 ;
  wire \reg_rd_data_reg[17] ;
  wire \reg_rd_data_reg[17]_0 ;
  wire \reg_rd_data_reg[18] ;
  wire \reg_rd_data_reg[18]_0 ;
  wire \reg_rd_data_reg[19] ;
  wire \reg_rd_data_reg[19]_0 ;
  wire \reg_rd_data_reg[20] ;
  wire \reg_rd_data_reg[20]_0 ;
  wire \reg_rd_data_reg[21] ;
  wire \reg_rd_data_reg[21]_0 ;
  wire \reg_rd_data_reg[22] ;
  wire \reg_rd_data_reg[22]_0 ;
  wire \reg_rd_data_reg[23] ;
  wire \reg_rd_data_reg[23]_0 ;
  wire \reg_rd_data_reg[23]_1 ;
  wire [31:0]\req_buf_addr_reg[31] ;
  wire rst_n;
  wire NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED;
  wire NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED;
  wire [11:0]NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl U_dma_mm2s_ctrl
       (.D(D),
        .\FSM_sequential_state_cs_reg[0] (first_full_reg),
        .Q(Q),
        .\buf_ovr_limit0_inferred__0/i__carry__6_0 (\buf_ovr_limit0_inferred__0/i__carry__6 ),
        .ctl_trg__0(ctl_trg__0),
        .ctrl_cha(ctrl_cha),
        .fifo_full0__11(fifo_full0__11),
        .fifo_re0(fifo_re0),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac2_araddr_o(m_axi_dac2_araddr_o),
        .m_axi_dac2_arready_i(m_axi_dac2_arready_i),
        .m_axi_dac2_rlast_i(m_axi_dac2_rlast_i),
        .m_axi_dac2_rvalid_i(m_axi_dac2_rvalid_i),
        .m_axi_dac_arvalid_o_reg_0(m_axi_dac_arvalid_o_reg),
        .m_axi_rready_reg(m_axi_rready_reg),
        .\reg_ctrl_reg[7]_0 (\reg_ctrl_reg[7] ),
        .\reg_rd_data[22]_i_3_0 (\reg_rd_data[22]_i_3 ),
        .\reg_rd_data[22]_i_3_1 (\reg_rd_data[22]_i_3_0 ),
        .\reg_rd_data[22]_i_3_2 (\reg_rd_data[22]_i_3_1 ),
        .\reg_rd_data_reg[16] (\reg_rd_data_reg[16] ),
        .\reg_rd_data_reg[16]_0 (\reg_rd_data_reg[16]_0 ),
        .\reg_rd_data_reg[16]_1 (\reg_rd_data_reg[16]_1 ),
        .\reg_rd_data_reg[16]_2 (\reg_rd_data_reg[16]_2 ),
        .\reg_rd_data_reg[16]_3 (\reg_rd_data_reg[16]_3 ),
        .\reg_rd_data_reg[16]_4 (\reg_rd_data_reg[16]_4 ),
        .\reg_rd_data_reg[17] (\reg_rd_data_reg[17] ),
        .\reg_rd_data_reg[17]_0 (\reg_rd_data_reg[17]_0 ),
        .\reg_rd_data_reg[18] (\reg_rd_data_reg[18] ),
        .\reg_rd_data_reg[18]_0 (\reg_rd_data_reg[18]_0 ),
        .\reg_rd_data_reg[19] (\reg_rd_data_reg[19] ),
        .\reg_rd_data_reg[19]_0 (\reg_rd_data_reg[19]_0 ),
        .\reg_rd_data_reg[20] (\reg_rd_data_reg[20] ),
        .\reg_rd_data_reg[20]_0 (\reg_rd_data_reg[20]_0 ),
        .\reg_rd_data_reg[21] (\reg_rd_data_reg[21] ),
        .\reg_rd_data_reg[21]_0 (\reg_rd_data_reg[21]_0 ),
        .\reg_rd_data_reg[22] (\reg_rd_data_reg[22] ),
        .\reg_rd_data_reg[22]_0 (\reg_rd_data_reg[22]_0 ),
        .\reg_rd_data_reg[23] (\reg_rd_data_reg[23] ),
        .\reg_rd_data_reg[23]_0 (\reg_rd_data_reg[23]_0 ),
        .\reg_rd_data_reg[23]_1 (\reg_rd_data_reg[23]_1 ),
        .\req_buf_addr_reg[31]_0 (\req_buf_addr_reg[31] ),
        .rst_n(rst_n),
        .wr_en(fifo_wr_we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize U_dma_mm2s_downsize
       (.B(B),
        .Q(\m_axis_tdata_reg[15] ),
        .S(S),
        .cfg_loopback_chb(cfg_loopback_chb),
        .clk(clk),
        .\dac_b_diff_reg[11] (\dac_b_diff_reg[11] ),
        .\dac_b_diff_reg[15] (\dac_b_diff_reg[15] ),
        .\dac_b_diff_reg[7] (\dac_b_diff_reg[7] ),
        .\dac_b_r_reg[15] (\dac_b_r_reg[15] ),
        .dac_data_chb_o(dac_data_chb_o),
        .dac_mult_reg(dac_mult_reg),
        .dac_mult_reg_0(dac_mult_reg_0),
        .\dac_rp_curr_reg[19]_0 (\dac_rp_curr_reg[19] ),
        .dout(fifo_rd_data),
        .empty(fifo_empty),
        .fifo_full0__11(fifo_full0__11),
        .fifo_re0(fifo_re0),
        .first_full_reg_0(first_full_reg),
        .full(fifo_full),
        .\m_axis_tdata_reg[14]_0 (\m_axis_tdata_reg[14] ),
        .rd_en(fifo_rd_re),
        .rst_n(rst_n),
        .wr_data_count(fifo_wr_cnt));
  (* CHECK_LICENSE_TYPE = "fifo_axi_data_dac,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_axi_data_dac U_fifo_axi_data
       (.din(m_axi_dac2_rdata_i),
        .dout(fifo_rd_data),
        .empty(fifo_empty),
        .full(fifo_full),
        .rd_clk(clk),
        .rd_data_count(NLW_U_fifo_axi_data_rd_data_count_UNCONNECTED[11:0]),
        .rd_en(fifo_rd_re),
        .rd_rst_busy(NLW_U_fifo_axi_data_rd_rst_busy_UNCONNECTED),
        .rst(first_full_reg),
        .wr_clk(m_axi_dac1_aclk),
        .wr_data_count(fifo_wr_cnt),
        .wr_en(fifo_wr_we),
        .wr_rst_busy(NLW_U_fifo_axi_data_wr_rst_busy_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl
   (m_axi_dac2_araddr_o,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg_0,
    D,
    wr_en,
    \FSM_sequential_state_cs_reg[0] ,
    m_axi_dac1_aclk,
    fifo_re0,
    rst_n,
    \reg_rd_data_reg[16] ,
    \reg_rd_data_reg[16]_0 ,
    \reg_rd_data_reg[16]_1 ,
    \reg_rd_data_reg[16]_2 ,
    \reg_rd_data_reg[17] ,
    \reg_rd_data_reg[17]_0 ,
    \reg_rd_data_reg[18] ,
    \reg_rd_data_reg[18]_0 ,
    \reg_rd_data_reg[19] ,
    \reg_rd_data_reg[19]_0 ,
    \reg_rd_data_reg[20] ,
    \reg_rd_data_reg[20]_0 ,
    \reg_rd_data_reg[21] ,
    \reg_rd_data_reg[21]_0 ,
    \reg_rd_data_reg[22] ,
    \reg_rd_data_reg[22]_0 ,
    \reg_rd_data_reg[23] ,
    \reg_rd_data_reg[23]_0 ,
    \reg_rd_data_reg[16]_3 ,
    \reg_rd_data_reg[16]_4 ,
    \reg_rd_data_reg[23]_1 ,
    Q,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rlast_i,
    m_axi_dac2_arready_i,
    fifo_full0__11,
    ctl_trg__0,
    \req_buf_addr_reg[31]_0 ,
    \reg_rd_data[22]_i_3_0 ,
    \reg_rd_data[22]_i_3_1 ,
    \reg_rd_data[22]_i_3_2 ,
    \buf_ovr_limit0_inferred__0/i__carry__6_0 ,
    ctrl_cha,
    \reg_ctrl_reg[7]_0 );
  output [31:0]m_axi_dac2_araddr_o;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg_0;
  output [7:0]D;
  output wr_en;
  input \FSM_sequential_state_cs_reg[0] ;
  input m_axi_dac1_aclk;
  input fifo_re0;
  input rst_n;
  input \reg_rd_data_reg[16] ;
  input \reg_rd_data_reg[16]_0 ;
  input \reg_rd_data_reg[16]_1 ;
  input \reg_rd_data_reg[16]_2 ;
  input \reg_rd_data_reg[17] ;
  input \reg_rd_data_reg[17]_0 ;
  input \reg_rd_data_reg[18] ;
  input \reg_rd_data_reg[18]_0 ;
  input \reg_rd_data_reg[19] ;
  input \reg_rd_data_reg[19]_0 ;
  input \reg_rd_data_reg[20] ;
  input \reg_rd_data_reg[20]_0 ;
  input \reg_rd_data_reg[21] ;
  input \reg_rd_data_reg[21]_0 ;
  input \reg_rd_data_reg[22] ;
  input \reg_rd_data_reg[22]_0 ;
  input \reg_rd_data_reg[23] ;
  input \reg_rd_data_reg[23]_0 ;
  input \reg_rd_data_reg[16]_3 ;
  input \reg_rd_data_reg[16]_4 ;
  input \reg_rd_data_reg[23]_1 ;
  input [31:0]Q;
  input m_axi_dac2_rvalid_i;
  input m_axi_dac2_rlast_i;
  input m_axi_dac2_arready_i;
  input fifo_full0__11;
  input ctl_trg__0;
  input [31:0]\req_buf_addr_reg[31]_0 ;
  input [6:0]\reg_rd_data[22]_i_3_0 ;
  input \reg_rd_data[22]_i_3_1 ;
  input \reg_rd_data[22]_i_3_2 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6_0 ;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7]_0 ;

  wire [7:0]D;
  wire \FSM_onehot_state_cs[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state_cs[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state_cs[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state_cs[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_2__0_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_3__0_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_4__0_n_0 ;
  wire \FSM_onehot_state_cs_reg_n_0_[3] ;
  wire \FSM_onehot_state_cs_reg_n_0_[4] ;
  wire \FSM_sequential_state_cs_reg[0] ;
  wire [31:0]Q;
  wire U_dma_mm2s_data_ctrl_n_1;
  wire buf1_rdy;
  wire buf1_rdy_i_1__0_n_0;
  wire buf1_rdy_reg_n_0;
  wire buf2_rdy;
  wire buf2_rdy_i_1__0_n_0;
  wire buf_ovr_limit;
  wire [31:0]buf_ovr_limit0;
  wire buf_ovr_limit0_carry__0_n_0;
  wire buf_ovr_limit0_carry__0_n_1;
  wire buf_ovr_limit0_carry__0_n_2;
  wire buf_ovr_limit0_carry__0_n_3;
  wire buf_ovr_limit0_carry__0_n_4;
  wire buf_ovr_limit0_carry__0_n_5;
  wire buf_ovr_limit0_carry__0_n_6;
  wire buf_ovr_limit0_carry__0_n_7;
  wire buf_ovr_limit0_carry__1_n_0;
  wire buf_ovr_limit0_carry__1_n_1;
  wire buf_ovr_limit0_carry__1_n_2;
  wire buf_ovr_limit0_carry__1_n_3;
  wire buf_ovr_limit0_carry__1_n_4;
  wire buf_ovr_limit0_carry__1_n_5;
  wire buf_ovr_limit0_carry__1_n_6;
  wire buf_ovr_limit0_carry__1_n_7;
  wire buf_ovr_limit0_carry__2_n_0;
  wire buf_ovr_limit0_carry__2_n_1;
  wire buf_ovr_limit0_carry__2_n_2;
  wire buf_ovr_limit0_carry__2_n_3;
  wire buf_ovr_limit0_carry__2_n_4;
  wire buf_ovr_limit0_carry__2_n_5;
  wire buf_ovr_limit0_carry__2_n_6;
  wire buf_ovr_limit0_carry__2_n_7;
  wire buf_ovr_limit0_carry__3_n_0;
  wire buf_ovr_limit0_carry__3_n_1;
  wire buf_ovr_limit0_carry__3_n_2;
  wire buf_ovr_limit0_carry__3_n_3;
  wire buf_ovr_limit0_carry__3_n_4;
  wire buf_ovr_limit0_carry__3_n_5;
  wire buf_ovr_limit0_carry__3_n_6;
  wire buf_ovr_limit0_carry__3_n_7;
  wire buf_ovr_limit0_carry__4_n_0;
  wire buf_ovr_limit0_carry__4_n_1;
  wire buf_ovr_limit0_carry__4_n_2;
  wire buf_ovr_limit0_carry__4_n_3;
  wire buf_ovr_limit0_carry__4_n_4;
  wire buf_ovr_limit0_carry__4_n_5;
  wire buf_ovr_limit0_carry__4_n_6;
  wire buf_ovr_limit0_carry__4_n_7;
  wire buf_ovr_limit0_carry__5_n_3;
  wire buf_ovr_limit0_carry__5_n_6;
  wire buf_ovr_limit0_carry__5_n_7;
  wire buf_ovr_limit0_carry_i_1__0_n_0;
  wire buf_ovr_limit0_carry_n_0;
  wire buf_ovr_limit0_carry_n_1;
  wire buf_ovr_limit0_carry_n_2;
  wire buf_ovr_limit0_carry_n_3;
  wire buf_ovr_limit0_carry_n_4;
  wire buf_ovr_limit0_carry_n_5;
  wire buf_ovr_limit0_carry_n_6;
  wire buf_ovr_limit0_carry_n_7;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_3 ;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_3 ;
  wire buf_ovr_limit_carry__0_i_1__0_n_0;
  wire buf_ovr_limit_carry__0_i_2__0_n_0;
  wire buf_ovr_limit_carry__0_i_3__0_n_0;
  wire buf_ovr_limit_carry__0_i_4__0_n_0;
  wire buf_ovr_limit_carry__0_i_5__0_n_0;
  wire buf_ovr_limit_carry__0_i_6__0_n_0;
  wire buf_ovr_limit_carry__0_i_7__0_n_0;
  wire buf_ovr_limit_carry__0_i_8__0_n_0;
  wire buf_ovr_limit_carry__0_n_0;
  wire buf_ovr_limit_carry__0_n_1;
  wire buf_ovr_limit_carry__0_n_2;
  wire buf_ovr_limit_carry__0_n_3;
  wire buf_ovr_limit_carry__1_i_1__0_n_0;
  wire buf_ovr_limit_carry__1_i_2__0_n_0;
  wire buf_ovr_limit_carry__1_i_3__0_n_0;
  wire buf_ovr_limit_carry__1_i_4__0_n_0;
  wire buf_ovr_limit_carry__1_i_5__0_n_0;
  wire buf_ovr_limit_carry__1_i_6__0_n_0;
  wire buf_ovr_limit_carry__1_i_7__0_n_0;
  wire buf_ovr_limit_carry__1_i_8__0_n_0;
  wire buf_ovr_limit_carry__1_n_0;
  wire buf_ovr_limit_carry__1_n_1;
  wire buf_ovr_limit_carry__1_n_2;
  wire buf_ovr_limit_carry__1_n_3;
  wire buf_ovr_limit_carry__2_i_1__0_n_0;
  wire buf_ovr_limit_carry__2_i_2__0_n_0;
  wire buf_ovr_limit_carry__2_i_3__0_n_0;
  wire buf_ovr_limit_carry__2_i_4__0_n_0;
  wire buf_ovr_limit_carry__2_i_5__0_n_0;
  wire buf_ovr_limit_carry__2_i_6__0_n_0;
  wire buf_ovr_limit_carry__2_i_7__0_n_0;
  wire buf_ovr_limit_carry__2_i_8__0_n_0;
  wire buf_ovr_limit_carry__2_n_1;
  wire buf_ovr_limit_carry__2_n_2;
  wire buf_ovr_limit_carry__2_n_3;
  wire buf_ovr_limit_carry_i_1__0_n_0;
  wire buf_ovr_limit_carry_i_2__0_n_0;
  wire buf_ovr_limit_carry_i_3__0_n_0;
  wire buf_ovr_limit_carry_i_4__0_n_0;
  wire buf_ovr_limit_carry_i_5__0_n_0;
  wire buf_ovr_limit_carry_i_6__0_n_0;
  wire buf_ovr_limit_carry_i_7__0_n_0;
  wire buf_ovr_limit_carry_i_8__0_n_0;
  wire buf_ovr_limit_carry_n_0;
  wire buf_ovr_limit_carry_n_1;
  wire buf_ovr_limit_carry_n_2;
  wire buf_ovr_limit_carry_n_3;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire dac_rp_curr;
  wire \dac_rp_curr[0]_i_1__2_n_0 ;
  wire \dac_rp_curr[10]_i_1__0_n_0 ;
  wire \dac_rp_curr[11]_i_1__0_n_0 ;
  wire \dac_rp_curr[12]_i_1__0_n_0 ;
  wire \dac_rp_curr[13]_i_1__0_n_0 ;
  wire \dac_rp_curr[14]_i_1__0_n_0 ;
  wire \dac_rp_curr[15]_i_1__0_n_0 ;
  wire \dac_rp_curr[16]_i_1__0_n_0 ;
  wire \dac_rp_curr[17]_i_1__0_n_0 ;
  wire \dac_rp_curr[18]_i_1__0_n_0 ;
  wire \dac_rp_curr[19]_i_1__0_n_0 ;
  wire \dac_rp_curr[1]_i_1__0_n_0 ;
  wire \dac_rp_curr[20]_i_1__0_n_0 ;
  wire \dac_rp_curr[21]_i_1__0_n_0 ;
  wire \dac_rp_curr[22]_i_1__0_n_0 ;
  wire \dac_rp_curr[23]_i_1__0_n_0 ;
  wire \dac_rp_curr[24]_i_1__0_n_0 ;
  wire \dac_rp_curr[25]_i_1__0_n_0 ;
  wire \dac_rp_curr[26]_i_1__0_n_0 ;
  wire \dac_rp_curr[27]_i_1__0_n_0 ;
  wire \dac_rp_curr[28]_i_1__0_n_0 ;
  wire \dac_rp_curr[29]_i_1__0_n_0 ;
  wire \dac_rp_curr[2]_i_1__0_n_0 ;
  wire \dac_rp_curr[30]_i_1__0_n_0 ;
  wire \dac_rp_curr[31]_i_2__0_n_0 ;
  wire \dac_rp_curr[31]_i_3__0_n_0 ;
  wire \dac_rp_curr[31]_i_4_n_0 ;
  wire \dac_rp_curr[31]_i_5__0_n_0 ;
  wire \dac_rp_curr[31]_i_7_n_0 ;
  wire \dac_rp_curr[3]_i_1__0_n_0 ;
  wire \dac_rp_curr[4]_i_1__0_n_0 ;
  wire \dac_rp_curr[5]_i_1__0_n_0 ;
  wire \dac_rp_curr[6]_i_1__0_n_0 ;
  wire \dac_rp_curr[7]_i_1__0_n_0 ;
  wire \dac_rp_curr[8]_i_1__0_n_0 ;
  wire \dac_rp_curr[9]_i_1__0_n_0 ;
  wire fifo_full0__11;
  wire fifo_full_reg_i_1__0_n_0;
  wire fifo_full_reg_reg_n_0;
  wire fifo_re0;
  wire fifo_re_r;
  wire fifo_re_r2;
  wire fifo_re_r3;
  wire \fifo_rst_cnt[3]_i_1__0_n_0 ;
  wire [3:0]fifo_rst_cnt_reg;
  wire fifo_rst_cntdwn_i_1__0_n_0;
  wire fifo_rst_cntdwn_i_2__0_n_0;
  wire fifo_rst_cntdwn_reg_n_0;
  wire final_transf_i_1__0_n_0;
  wire final_transf_reg_n_0;
  wire full_cnt;
  wire \full_cnt[0]_i_1__0_n_0 ;
  wire \full_cnt[0]_i_2__0_n_0 ;
  wire \full_cnt[1]_i_1__0_n_0 ;
  wire \full_cnt[2]_i_1__0_n_0 ;
  wire \full_cnt[3]_i_1__0_n_0 ;
  wire \full_cnt[4]_i_1__0_n_0 ;
  wire \full_cnt[4]_i_2__0_n_0 ;
  wire \full_cnt[5]_i_1__0_n_0 ;
  wire \full_cnt[5]_i_2__0_n_0 ;
  wire \full_cnt[6]_i_1__0_n_0 ;
  wire \full_cnt[7]_i_2__0_n_0 ;
  wire \full_cnt[7]_i_3__0_n_0 ;
  wire \full_cnt[7]_i_5__0_n_0 ;
  wire \full_cnt[7]_i_6__0_n_0 ;
  wire \full_cnt_reg_n_0_[0] ;
  wire \full_cnt_reg_n_0_[1] ;
  wire \full_cnt_reg_n_0_[2] ;
  wire \full_cnt_reg_n_0_[3] ;
  wire \full_cnt_reg_n_0_[4] ;
  wire \full_cnt_reg_n_0_[5] ;
  wire \full_cnt_reg_n_0_[6] ;
  wire \full_cnt_reg_n_0_[7] ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_3__0_n_0;
  wire i__carry__3_i_4__0_n_0;
  wire i__carry__4_i_1__0_n_0;
  wire i__carry__4_i_2__0_n_0;
  wire i__carry__4_i_3__0_n_0;
  wire i__carry__4_i_4__0_n_0;
  wire i__carry__5_i_1__0_n_0;
  wire i__carry__5_i_2__0_n_0;
  wire i__carry__5_i_3__0_n_0;
  wire i__carry__5_i_4__0_n_0;
  wire i__carry__6_i_1__0_n_0;
  wire i__carry__6_i_2__0_n_0;
  wire i__carry__6_i_3__0_n_0;
  wire i__carry__6_i_4__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire [31:0]in21;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac2_araddr_o;
  wire m_axi_dac2_arready_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rvalid_i;
  wire m_axi_dac_arvalid_o_i_1__0_n_0;
  wire m_axi_dac_arvalid_o_reg_0;
  wire m_axi_rready_reg;
  wire next_buf_nfull_i_1__0_n_0;
  wire next_buf_nfull_i_2__0_n_0;
  wire next_buf_nfull_r_i_1__0_n_0;
  wire next_buf_nfull_r_reg_n_0;
  wire next_buf_nfull_reg_n_0;
  wire [3:0]p_0_in;
  wire p_0_in1_in;
  wire p_0_in5_in;
  wire p_1_in;
  wire [22:16]p_3_in;
  wire [6:0]p_3_out;
  wire [23:16]p_4_in;
  wire \reg_ctrl[0]_i_1__0_n_0 ;
  wire \reg_ctrl[1]_i_1__0_n_0 ;
  wire \reg_ctrl[4]_i_1__0_n_0 ;
  wire \reg_ctrl[5]_i_1__0_n_0 ;
  wire \reg_ctrl[6]_i_1__0_n_0 ;
  wire \reg_ctrl[7]_i_1__0_n_0 ;
  wire [7:0]\reg_ctrl_reg[7]_0 ;
  wire \reg_rd_data[16]_i_3_n_0 ;
  wire \reg_rd_data[16]_i_6_n_0 ;
  wire \reg_rd_data[17]_i_3_n_0 ;
  wire \reg_rd_data[17]_i_6_n_0 ;
  wire \reg_rd_data[18]_i_3_n_0 ;
  wire \reg_rd_data[18]_i_6_n_0 ;
  wire \reg_rd_data[19]_i_3_n_0 ;
  wire \reg_rd_data[19]_i_6_n_0 ;
  wire \reg_rd_data[20]_i_3_n_0 ;
  wire \reg_rd_data[20]_i_6_n_0 ;
  wire \reg_rd_data[21]_i_3_n_0 ;
  wire \reg_rd_data[21]_i_6_n_0 ;
  wire [6:0]\reg_rd_data[22]_i_3_0 ;
  wire \reg_rd_data[22]_i_3_1 ;
  wire \reg_rd_data[22]_i_3_2 ;
  wire \reg_rd_data[22]_i_3_n_0 ;
  wire \reg_rd_data[22]_i_6_n_0 ;
  wire \reg_rd_data[23]_i_3_n_0 ;
  wire \reg_rd_data_reg[16] ;
  wire \reg_rd_data_reg[16]_0 ;
  wire \reg_rd_data_reg[16]_1 ;
  wire \reg_rd_data_reg[16]_2 ;
  wire \reg_rd_data_reg[16]_3 ;
  wire \reg_rd_data_reg[16]_4 ;
  wire \reg_rd_data_reg[17] ;
  wire \reg_rd_data_reg[17]_0 ;
  wire \reg_rd_data_reg[18] ;
  wire \reg_rd_data_reg[18]_0 ;
  wire \reg_rd_data_reg[19] ;
  wire \reg_rd_data_reg[19]_0 ;
  wire \reg_rd_data_reg[20] ;
  wire \reg_rd_data_reg[20]_0 ;
  wire \reg_rd_data_reg[21] ;
  wire \reg_rd_data_reg[21]_0 ;
  wire \reg_rd_data_reg[22] ;
  wire \reg_rd_data_reg[22]_0 ;
  wire \reg_rd_data_reg[23] ;
  wire \reg_rd_data_reg[23]_0 ;
  wire \reg_rd_data_reg[23]_1 ;
  wire [31:0]req_buf_addr;
  wire \req_buf_addr[0]_i_1__0_n_0 ;
  wire \req_buf_addr[10]_i_1__0_n_0 ;
  wire \req_buf_addr[11]_i_1__0_n_0 ;
  wire \req_buf_addr[12]_i_1__0_n_0 ;
  wire \req_buf_addr[13]_i_1__0_n_0 ;
  wire \req_buf_addr[14]_i_1__0_n_0 ;
  wire \req_buf_addr[15]_i_1__0_n_0 ;
  wire \req_buf_addr[16]_i_1__0_n_0 ;
  wire \req_buf_addr[17]_i_1__0_n_0 ;
  wire \req_buf_addr[18]_i_1__0_n_0 ;
  wire \req_buf_addr[19]_i_1__0_n_0 ;
  wire \req_buf_addr[1]_i_1__0_n_0 ;
  wire \req_buf_addr[20]_i_1__0_n_0 ;
  wire \req_buf_addr[21]_i_1__0_n_0 ;
  wire \req_buf_addr[22]_i_1__0_n_0 ;
  wire \req_buf_addr[23]_i_1__0_n_0 ;
  wire \req_buf_addr[24]_i_1__0_n_0 ;
  wire \req_buf_addr[25]_i_1__0_n_0 ;
  wire \req_buf_addr[26]_i_1__0_n_0 ;
  wire \req_buf_addr[27]_i_1__0_n_0 ;
  wire \req_buf_addr[28]_i_1__0_n_0 ;
  wire \req_buf_addr[29]_i_1__0_n_0 ;
  wire \req_buf_addr[2]_i_1__0_n_0 ;
  wire \req_buf_addr[30]_i_1__0_n_0 ;
  wire \req_buf_addr[31]_i_2__0_n_0 ;
  wire \req_buf_addr[31]_i_3__0_n_0 ;
  wire \req_buf_addr[3]_i_1__0_n_0 ;
  wire \req_buf_addr[4]_i_1__0_n_0 ;
  wire \req_buf_addr[5]_i_1__0_n_0 ;
  wire \req_buf_addr[6]_i_1__0_n_0 ;
  wire \req_buf_addr[7]_i_1__0_n_0 ;
  wire \req_buf_addr[8]_i_1__0_n_0 ;
  wire \req_buf_addr[9]_i_1__0_n_0 ;
  wire req_buf_addr_0;
  wire [31:0]\req_buf_addr_reg[31]_0 ;
  wire req_buf_addr_sel_i_1__0_n_0;
  wire req_buf_addr_sel_i_2__0_n_0;
  wire req_buf_addr_sel_i_3__0_n_0;
  wire rst_n;
  wire state_ns;
  wire state_ns1__0;
  wire transf_end;
  wire transf_end0;
  wire transf_end_r;
  wire wr_en;
  wire [3:1]NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED;
  wire [3:3]\NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]NLW_buf_ovr_limit_carry_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \FSM_onehot_state_cs[0]_i_1__0 
       (.I0(p_4_in[17]),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(final_transf_reg_n_0),
        .I3(next_buf_nfull_reg_n_0),
        .O(\FSM_onehot_state_cs[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    \FSM_onehot_state_cs[1]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(p_4_in[17]),
        .I2(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I3(p_1_in),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state_cs[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00AE00AE00AE)) 
    \FSM_onehot_state_cs[2]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(state_ns1__0),
        .I3(p_4_in[17]),
        .I4(next_buf_nfull_r_reg_n_0),
        .I5(p_1_in),
        .O(\FSM_onehot_state_cs[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state_cs[2]_i_2__0 
       (.I0(next_buf_nfull_reg_n_0),
        .I1(final_transf_reg_n_0),
        .O(state_ns1__0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \FSM_onehot_state_cs[3]_i_1__0 
       (.I0(next_buf_nfull_r_reg_n_0),
        .I1(p_1_in),
        .I2(p_4_in[17]),
        .I3(buf1_rdy),
        .O(\FSM_onehot_state_cs[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \FSM_onehot_state_cs[4]_i_1__0 
       (.I0(\FSM_onehot_state_cs[4]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_cs[4]_i_4__0_n_0 ),
        .I2(buf1_rdy),
        .I3(p_4_in[16]),
        .I4(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I5(transf_end),
        .O(state_ns));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state_cs[4]_i_2__0 
       (.I0(p_0_in1_in),
        .I1(p_4_in[17]),
        .O(\FSM_onehot_state_cs[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFAFAAAFA)) 
    \FSM_onehot_state_cs[4]_i_3__0 
       (.I0(fifo_rst_cntdwn_i_2__0_n_0),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(p_0_in1_in),
        .I3(U_dma_mm2s_data_ctrl_n_1),
        .I4(fifo_full_reg_reg_n_0),
        .I5(p_4_in[17]),
        .O(\FSM_onehot_state_cs[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \FSM_onehot_state_cs[4]_i_4__0 
       (.I0(p_4_in[17]),
        .I1(next_buf_nfull_r_reg_n_0),
        .I2(next_buf_nfull_reg_n_0),
        .I3(p_1_in),
        .O(\FSM_onehot_state_cs[4]_i_4__0_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[0]_i_1__0_n_0 ),
        .Q(p_1_in),
        .R(\FSM_sequential_state_cs_reg[0] ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_cs_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[1]_i_1__0_n_0 ),
        .Q(buf1_rdy),
        .S(\FSM_sequential_state_cs_reg[0] ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[2]_i_1__0_n_0 ),
        .Q(p_0_in1_in),
        .R(\FSM_sequential_state_cs_reg[0] ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[4]_i_2__0_n_0 ),
        .Q(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl U_dma_mm2s_data_ctrl
       (.\FSM_sequential_state_cs_reg[0]_0 (\FSM_sequential_state_cs_reg[0] ),
        .Q({\full_cnt_reg_n_0_[7] ,\full_cnt_reg_n_0_[6] ,\full_cnt_reg_n_0_[5] ,\full_cnt_reg_n_0_[4] ,\full_cnt_reg_n_0_[3] ,\full_cnt_reg_n_0_[2] ,\full_cnt_reg_n_0_[1] ,\full_cnt_reg_n_0_[0] }),
        .\full_cnt_reg[3] (U_dma_mm2s_data_ctrl_n_1),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac2_arready_i(m_axi_dac2_arready_i),
        .m_axi_dac2_rlast_i(m_axi_dac2_rlast_i),
        .m_axi_dac2_rvalid_i(m_axi_dac2_rvalid_i),
        .m_axi_rready_reg_0(m_axi_rready_reg),
        .req_st_reg_0(m_axi_dac_arvalid_o_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hFFC4)) 
    buf1_rdy_i_1__0
       (.I0(final_transf_reg_n_0),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(p_4_in[22]),
        .O(buf1_rdy_i_1__0_n_0));
  FDRE buf1_rdy_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(buf1_rdy_i_1__0_n_0),
        .Q(buf1_rdy_reg_n_0),
        .R(buf1_rdy));
  LUT4 #(
    .INIT(16'hFF2A)) 
    buf2_rdy_i_1__0
       (.I0(buf2_rdy),
        .I1(final_transf_reg_n_0),
        .I2(p_0_in5_in),
        .I3(p_4_in[23]),
        .O(buf2_rdy_i_1__0_n_0));
  FDRE buf2_rdy_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(buf2_rdy_i_1__0_n_0),
        .Q(buf2_rdy),
        .R(buf1_rdy));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry
       (.CI(1'b0),
        .CO({buf_ovr_limit0_carry_n_0,buf_ovr_limit0_carry_n_1,buf_ovr_limit0_carry_n_2,buf_ovr_limit0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_dac2_araddr_o[7],1'b0}),
        .O({buf_ovr_limit0_carry_n_4,buf_ovr_limit0_carry_n_5,buf_ovr_limit0_carry_n_6,buf_ovr_limit0_carry_n_7}),
        .S({m_axi_dac2_araddr_o[9:8],buf_ovr_limit0_carry_i_1__0_n_0,m_axi_dac2_araddr_o[6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__0
       (.CI(buf_ovr_limit0_carry_n_0),
        .CO({buf_ovr_limit0_carry__0_n_0,buf_ovr_limit0_carry__0_n_1,buf_ovr_limit0_carry__0_n_2,buf_ovr_limit0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__0_n_4,buf_ovr_limit0_carry__0_n_5,buf_ovr_limit0_carry__0_n_6,buf_ovr_limit0_carry__0_n_7}),
        .S(m_axi_dac2_araddr_o[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__1
       (.CI(buf_ovr_limit0_carry__0_n_0),
        .CO({buf_ovr_limit0_carry__1_n_0,buf_ovr_limit0_carry__1_n_1,buf_ovr_limit0_carry__1_n_2,buf_ovr_limit0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__1_n_4,buf_ovr_limit0_carry__1_n_5,buf_ovr_limit0_carry__1_n_6,buf_ovr_limit0_carry__1_n_7}),
        .S(m_axi_dac2_araddr_o[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__2
       (.CI(buf_ovr_limit0_carry__1_n_0),
        .CO({buf_ovr_limit0_carry__2_n_0,buf_ovr_limit0_carry__2_n_1,buf_ovr_limit0_carry__2_n_2,buf_ovr_limit0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__2_n_4,buf_ovr_limit0_carry__2_n_5,buf_ovr_limit0_carry__2_n_6,buf_ovr_limit0_carry__2_n_7}),
        .S(m_axi_dac2_araddr_o[21:18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__3
       (.CI(buf_ovr_limit0_carry__2_n_0),
        .CO({buf_ovr_limit0_carry__3_n_0,buf_ovr_limit0_carry__3_n_1,buf_ovr_limit0_carry__3_n_2,buf_ovr_limit0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__3_n_4,buf_ovr_limit0_carry__3_n_5,buf_ovr_limit0_carry__3_n_6,buf_ovr_limit0_carry__3_n_7}),
        .S(m_axi_dac2_araddr_o[25:22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__4
       (.CI(buf_ovr_limit0_carry__3_n_0),
        .CO({buf_ovr_limit0_carry__4_n_0,buf_ovr_limit0_carry__4_n_1,buf_ovr_limit0_carry__4_n_2,buf_ovr_limit0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__4_n_4,buf_ovr_limit0_carry__4_n_5,buf_ovr_limit0_carry__4_n_6,buf_ovr_limit0_carry__4_n_7}),
        .S(m_axi_dac2_araddr_o[29:26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__5
       (.CI(buf_ovr_limit0_carry__4_n_0),
        .CO({NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED[3:1],buf_ovr_limit0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED[3:2],buf_ovr_limit0_carry__5_n_6,buf_ovr_limit0_carry__5_n_7}),
        .S({1'b0,1'b0,m_axi_dac2_araddr_o[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    buf_ovr_limit0_carry_i_1__0
       (.I0(m_axi_dac2_araddr_o[7]),
        .O(buf_ovr_limit0_carry_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\buf_ovr_limit0_inferred__0/i__carry_n_0 ,\buf_ovr_limit0_inferred__0/i__carry_n_1 ,\buf_ovr_limit0_inferred__0/i__carry_n_2 ,\buf_ovr_limit0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[3:0]),
        .O(buf_ovr_limit0[3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__0 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__0_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[7:4]),
        .O(buf_ovr_limit0[7:4]),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__1 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__0_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__1_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[11:8]),
        .O(buf_ovr_limit0[11:8]),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__2 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__1_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__2_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[15:12]),
        .O(buf_ovr_limit0[15:12]),
        .S({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__3 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__2_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__3_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[19:16]),
        .O(buf_ovr_limit0[19:16]),
        .S({i__carry__3_i_1__0_n_0,i__carry__3_i_2__0_n_0,i__carry__3_i_3__0_n_0,i__carry__3_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__4 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__3_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__4_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[23:20]),
        .O(buf_ovr_limit0[23:20]),
        .S({i__carry__4_i_1__0_n_0,i__carry__4_i_2__0_n_0,i__carry__4_i_3__0_n_0,i__carry__4_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__5 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__4_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__5_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[27:24]),
        .O(buf_ovr_limit0[27:24]),
        .S({i__carry__5_i_1__0_n_0,i__carry__5_i_2__0_n_0,i__carry__5_i_3__0_n_0,i__carry__5_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__6 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\buf_ovr_limit0_inferred__0/i__carry__6_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__6_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,req_buf_addr[30:28]}),
        .O(buf_ovr_limit0[31:28]),
        .S({i__carry__6_i_1__0_n_0,i__carry__6_i_2__0_n_0,i__carry__6_i_3__0_n_0,i__carry__6_i_4__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry
       (.CI(1'b0),
        .CO({buf_ovr_limit_carry_n_0,buf_ovr_limit_carry_n_1,buf_ovr_limit_carry_n_2,buf_ovr_limit_carry_n_3}),
        .CYINIT(1'b1),
        .DI({buf_ovr_limit_carry_i_1__0_n_0,buf_ovr_limit_carry_i_2__0_n_0,buf_ovr_limit_carry_i_3__0_n_0,buf_ovr_limit_carry_i_4__0_n_0}),
        .O(NLW_buf_ovr_limit_carry_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry_i_5__0_n_0,buf_ovr_limit_carry_i_6__0_n_0,buf_ovr_limit_carry_i_7__0_n_0,buf_ovr_limit_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__0
       (.CI(buf_ovr_limit_carry_n_0),
        .CO({buf_ovr_limit_carry__0_n_0,buf_ovr_limit_carry__0_n_1,buf_ovr_limit_carry__0_n_2,buf_ovr_limit_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__0_i_1__0_n_0,buf_ovr_limit_carry__0_i_2__0_n_0,buf_ovr_limit_carry__0_i_3__0_n_0,buf_ovr_limit_carry__0_i_4__0_n_0}),
        .O(NLW_buf_ovr_limit_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__0_i_5__0_n_0,buf_ovr_limit_carry__0_i_6__0_n_0,buf_ovr_limit_carry__0_i_7__0_n_0,buf_ovr_limit_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_1__0
       (.I0(buf_ovr_limit0_carry__1_n_7),
        .I1(buf_ovr_limit0[14]),
        .I2(buf_ovr_limit0[15]),
        .I3(buf_ovr_limit0_carry__1_n_6),
        .O(buf_ovr_limit_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_2__0
       (.I0(buf_ovr_limit0_carry__0_n_5),
        .I1(buf_ovr_limit0[12]),
        .I2(buf_ovr_limit0[13]),
        .I3(buf_ovr_limit0_carry__0_n_4),
        .O(buf_ovr_limit_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_3__0
       (.I0(buf_ovr_limit0_carry__0_n_7),
        .I1(buf_ovr_limit0[10]),
        .I2(buf_ovr_limit0[11]),
        .I3(buf_ovr_limit0_carry__0_n_6),
        .O(buf_ovr_limit_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_4__0
       (.I0(buf_ovr_limit0_carry_n_5),
        .I1(buf_ovr_limit0[8]),
        .I2(buf_ovr_limit0[9]),
        .I3(buf_ovr_limit0_carry_n_4),
        .O(buf_ovr_limit_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_5__0
       (.I0(buf_ovr_limit0[15]),
        .I1(buf_ovr_limit0_carry__1_n_6),
        .I2(buf_ovr_limit0_carry__1_n_7),
        .I3(buf_ovr_limit0[14]),
        .O(buf_ovr_limit_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_6__0
       (.I0(buf_ovr_limit0[13]),
        .I1(buf_ovr_limit0_carry__0_n_4),
        .I2(buf_ovr_limit0_carry__0_n_5),
        .I3(buf_ovr_limit0[12]),
        .O(buf_ovr_limit_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_7__0
       (.I0(buf_ovr_limit0[11]),
        .I1(buf_ovr_limit0_carry__0_n_6),
        .I2(buf_ovr_limit0_carry__0_n_7),
        .I3(buf_ovr_limit0[10]),
        .O(buf_ovr_limit_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_8__0
       (.I0(buf_ovr_limit0[9]),
        .I1(buf_ovr_limit0_carry_n_4),
        .I2(buf_ovr_limit0_carry_n_5),
        .I3(buf_ovr_limit0[8]),
        .O(buf_ovr_limit_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__1
       (.CI(buf_ovr_limit_carry__0_n_0),
        .CO({buf_ovr_limit_carry__1_n_0,buf_ovr_limit_carry__1_n_1,buf_ovr_limit_carry__1_n_2,buf_ovr_limit_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__1_i_1__0_n_0,buf_ovr_limit_carry__1_i_2__0_n_0,buf_ovr_limit_carry__1_i_3__0_n_0,buf_ovr_limit_carry__1_i_4__0_n_0}),
        .O(NLW_buf_ovr_limit_carry__1_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__1_i_5__0_n_0,buf_ovr_limit_carry__1_i_6__0_n_0,buf_ovr_limit_carry__1_i_7__0_n_0,buf_ovr_limit_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_1__0
       (.I0(buf_ovr_limit0_carry__3_n_7),
        .I1(buf_ovr_limit0[22]),
        .I2(buf_ovr_limit0[23]),
        .I3(buf_ovr_limit0_carry__3_n_6),
        .O(buf_ovr_limit_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_2__0
       (.I0(buf_ovr_limit0_carry__2_n_5),
        .I1(buf_ovr_limit0[20]),
        .I2(buf_ovr_limit0[21]),
        .I3(buf_ovr_limit0_carry__2_n_4),
        .O(buf_ovr_limit_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_3__0
       (.I0(buf_ovr_limit0_carry__2_n_7),
        .I1(buf_ovr_limit0[18]),
        .I2(buf_ovr_limit0[19]),
        .I3(buf_ovr_limit0_carry__2_n_6),
        .O(buf_ovr_limit_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_4__0
       (.I0(buf_ovr_limit0_carry__1_n_5),
        .I1(buf_ovr_limit0[16]),
        .I2(buf_ovr_limit0[17]),
        .I3(buf_ovr_limit0_carry__1_n_4),
        .O(buf_ovr_limit_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_5__0
       (.I0(buf_ovr_limit0[23]),
        .I1(buf_ovr_limit0_carry__3_n_6),
        .I2(buf_ovr_limit0_carry__3_n_7),
        .I3(buf_ovr_limit0[22]),
        .O(buf_ovr_limit_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_6__0
       (.I0(buf_ovr_limit0[21]),
        .I1(buf_ovr_limit0_carry__2_n_4),
        .I2(buf_ovr_limit0_carry__2_n_5),
        .I3(buf_ovr_limit0[20]),
        .O(buf_ovr_limit_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_7__0
       (.I0(buf_ovr_limit0[19]),
        .I1(buf_ovr_limit0_carry__2_n_6),
        .I2(buf_ovr_limit0_carry__2_n_7),
        .I3(buf_ovr_limit0[18]),
        .O(buf_ovr_limit_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_8__0
       (.I0(buf_ovr_limit0[17]),
        .I1(buf_ovr_limit0_carry__1_n_4),
        .I2(buf_ovr_limit0_carry__1_n_5),
        .I3(buf_ovr_limit0[16]),
        .O(buf_ovr_limit_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__2
       (.CI(buf_ovr_limit_carry__1_n_0),
        .CO({buf_ovr_limit,buf_ovr_limit_carry__2_n_1,buf_ovr_limit_carry__2_n_2,buf_ovr_limit_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__2_i_1__0_n_0,buf_ovr_limit_carry__2_i_2__0_n_0,buf_ovr_limit_carry__2_i_3__0_n_0,buf_ovr_limit_carry__2_i_4__0_n_0}),
        .O(NLW_buf_ovr_limit_carry__2_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__2_i_5__0_n_0,buf_ovr_limit_carry__2_i_6__0_n_0,buf_ovr_limit_carry__2_i_7__0_n_0,buf_ovr_limit_carry__2_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_1__0
       (.I0(buf_ovr_limit0_carry__5_n_7),
        .I1(buf_ovr_limit0[30]),
        .I2(buf_ovr_limit0[31]),
        .I3(buf_ovr_limit0_carry__5_n_6),
        .O(buf_ovr_limit_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_2__0
       (.I0(buf_ovr_limit0_carry__4_n_5),
        .I1(buf_ovr_limit0[28]),
        .I2(buf_ovr_limit0[29]),
        .I3(buf_ovr_limit0_carry__4_n_4),
        .O(buf_ovr_limit_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_3__0
       (.I0(buf_ovr_limit0_carry__4_n_7),
        .I1(buf_ovr_limit0[26]),
        .I2(buf_ovr_limit0[27]),
        .I3(buf_ovr_limit0_carry__4_n_6),
        .O(buf_ovr_limit_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_4__0
       (.I0(buf_ovr_limit0_carry__3_n_5),
        .I1(buf_ovr_limit0[24]),
        .I2(buf_ovr_limit0[25]),
        .I3(buf_ovr_limit0_carry__3_n_4),
        .O(buf_ovr_limit_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_5__0
       (.I0(buf_ovr_limit0[31]),
        .I1(buf_ovr_limit0_carry__5_n_6),
        .I2(buf_ovr_limit0_carry__5_n_7),
        .I3(buf_ovr_limit0[30]),
        .O(buf_ovr_limit_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_6__0
       (.I0(buf_ovr_limit0[29]),
        .I1(buf_ovr_limit0_carry__4_n_4),
        .I2(buf_ovr_limit0_carry__4_n_5),
        .I3(buf_ovr_limit0[28]),
        .O(buf_ovr_limit_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_7__0
       (.I0(buf_ovr_limit0[27]),
        .I1(buf_ovr_limit0_carry__4_n_6),
        .I2(buf_ovr_limit0_carry__4_n_7),
        .I3(buf_ovr_limit0[26]),
        .O(buf_ovr_limit_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_8__0
       (.I0(buf_ovr_limit0[25]),
        .I1(buf_ovr_limit0_carry__3_n_4),
        .I2(buf_ovr_limit0_carry__3_n_5),
        .I3(buf_ovr_limit0[24]),
        .O(buf_ovr_limit_carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_1__0
       (.I0(buf_ovr_limit0_carry_n_7),
        .I1(buf_ovr_limit0[6]),
        .I2(buf_ovr_limit0[7]),
        .I3(buf_ovr_limit0_carry_n_6),
        .O(buf_ovr_limit_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_2__0
       (.I0(m_axi_dac2_araddr_o[4]),
        .I1(buf_ovr_limit0[4]),
        .I2(buf_ovr_limit0[5]),
        .I3(m_axi_dac2_araddr_o[5]),
        .O(buf_ovr_limit_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_3__0
       (.I0(m_axi_dac2_araddr_o[2]),
        .I1(buf_ovr_limit0[2]),
        .I2(buf_ovr_limit0[3]),
        .I3(m_axi_dac2_araddr_o[3]),
        .O(buf_ovr_limit_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_4__0
       (.I0(m_axi_dac2_araddr_o[0]),
        .I1(buf_ovr_limit0[0]),
        .I2(buf_ovr_limit0[1]),
        .I3(m_axi_dac2_araddr_o[1]),
        .O(buf_ovr_limit_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_5__0
       (.I0(buf_ovr_limit0[7]),
        .I1(buf_ovr_limit0_carry_n_6),
        .I2(buf_ovr_limit0_carry_n_7),
        .I3(buf_ovr_limit0[6]),
        .O(buf_ovr_limit_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_6__0
       (.I0(buf_ovr_limit0[5]),
        .I1(m_axi_dac2_araddr_o[5]),
        .I2(buf_ovr_limit0[4]),
        .I3(m_axi_dac2_araddr_o[4]),
        .O(buf_ovr_limit_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_7__0
       (.I0(buf_ovr_limit0[3]),
        .I1(m_axi_dac2_araddr_o[3]),
        .I2(buf_ovr_limit0[2]),
        .I3(m_axi_dac2_araddr_o[2]),
        .O(buf_ovr_limit_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_8__0
       (.I0(buf_ovr_limit0[1]),
        .I1(m_axi_dac2_araddr_o[1]),
        .I2(buf_ovr_limit0[0]),
        .I3(m_axi_dac2_araddr_o[0]),
        .O(buf_ovr_limit_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[0]_i_1__2 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[0]),
        .I2(req_buf_addr[0]),
        .I3(buf1_rdy),
        .I4(in21[0]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[0]_i_2__0 
       (.I0(Q[0]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [0]),
        .O(in21[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[10]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_7),
        .I2(req_buf_addr[10]),
        .I3(buf1_rdy),
        .I4(in21[10]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[10]_i_2__0 
       (.I0(Q[10]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [10]),
        .O(in21[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[11]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_6),
        .I2(req_buf_addr[11]),
        .I3(buf1_rdy),
        .I4(in21[11]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[11]_i_2__0 
       (.I0(Q[11]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [11]),
        .O(in21[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[12]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_5),
        .I2(req_buf_addr[12]),
        .I3(buf1_rdy),
        .I4(in21[12]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[12]_i_2__0 
       (.I0(Q[12]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [12]),
        .O(in21[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[13]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_4),
        .I2(req_buf_addr[13]),
        .I3(buf1_rdy),
        .I4(in21[13]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[13]_i_2__0 
       (.I0(Q[13]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [13]),
        .O(in21[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[14]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_7),
        .I2(req_buf_addr[14]),
        .I3(buf1_rdy),
        .I4(in21[14]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[14]_i_2__0 
       (.I0(Q[14]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [14]),
        .O(in21[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[15]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_6),
        .I2(req_buf_addr[15]),
        .I3(buf1_rdy),
        .I4(in21[15]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[15]_i_2__0 
       (.I0(Q[15]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [15]),
        .O(in21[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[16]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_5),
        .I2(req_buf_addr[16]),
        .I3(buf1_rdy),
        .I4(in21[16]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[16]_i_2__0 
       (.I0(Q[16]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [16]),
        .O(in21[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[17]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_4),
        .I2(req_buf_addr[17]),
        .I3(buf1_rdy),
        .I4(in21[17]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[17]_i_2__0 
       (.I0(Q[17]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [17]),
        .O(in21[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[18]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_7),
        .I2(req_buf_addr[18]),
        .I3(buf1_rdy),
        .I4(in21[18]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[18]_i_2__0 
       (.I0(Q[18]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [18]),
        .O(in21[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[19]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_6),
        .I2(req_buf_addr[19]),
        .I3(buf1_rdy),
        .I4(in21[19]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[19]_i_2__0 
       (.I0(Q[19]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [19]),
        .O(in21[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[1]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[1]),
        .I2(req_buf_addr[1]),
        .I3(buf1_rdy),
        .I4(in21[1]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[1]_i_2__0 
       (.I0(Q[1]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [1]),
        .O(in21[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[20]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_5),
        .I2(req_buf_addr[20]),
        .I3(buf1_rdy),
        .I4(in21[20]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[20]_i_2__0 
       (.I0(Q[20]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [20]),
        .O(in21[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[21]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_4),
        .I2(req_buf_addr[21]),
        .I3(buf1_rdy),
        .I4(in21[21]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[21]_i_2__0 
       (.I0(Q[21]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [21]),
        .O(in21[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[22]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_7),
        .I2(req_buf_addr[22]),
        .I3(buf1_rdy),
        .I4(in21[22]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[22]_i_2__0 
       (.I0(Q[22]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [22]),
        .O(in21[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[23]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_6),
        .I2(req_buf_addr[23]),
        .I3(buf1_rdy),
        .I4(in21[23]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[23]_i_2__0 
       (.I0(Q[23]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [23]),
        .O(in21[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[24]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_5),
        .I2(req_buf_addr[24]),
        .I3(buf1_rdy),
        .I4(in21[24]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[24]_i_2__0 
       (.I0(Q[24]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [24]),
        .O(in21[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[25]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_4),
        .I2(req_buf_addr[25]),
        .I3(buf1_rdy),
        .I4(in21[25]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[25]_i_2__0 
       (.I0(Q[25]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [25]),
        .O(in21[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[26]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_7),
        .I2(req_buf_addr[26]),
        .I3(buf1_rdy),
        .I4(in21[26]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[26]_i_2__0 
       (.I0(Q[26]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [26]),
        .O(in21[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[27]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_6),
        .I2(req_buf_addr[27]),
        .I3(buf1_rdy),
        .I4(in21[27]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[27]_i_2__0 
       (.I0(Q[27]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [27]),
        .O(in21[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[28]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_5),
        .I2(req_buf_addr[28]),
        .I3(buf1_rdy),
        .I4(in21[28]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[28]_i_2__0 
       (.I0(Q[28]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [28]),
        .O(in21[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[29]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_4),
        .I2(req_buf_addr[29]),
        .I3(buf1_rdy),
        .I4(in21[29]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[29]_i_2__0 
       (.I0(Q[29]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [29]),
        .O(in21[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[2]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[2]),
        .I2(req_buf_addr[2]),
        .I3(buf1_rdy),
        .I4(in21[2]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[2]_i_2__0 
       (.I0(Q[2]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [2]),
        .O(in21[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[30]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__5_n_7),
        .I2(req_buf_addr[30]),
        .I3(buf1_rdy),
        .I4(in21[30]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[30]_i_2__0 
       (.I0(Q[30]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [30]),
        .O(in21[30]));
  LUT6 #(
    .INIT(64'hFFFCEECCFEFCEECC)) 
    \dac_rp_curr[31]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_3__0_n_0 ),
        .I1(buf1_rdy),
        .I2(\dac_rp_curr[31]_i_4_n_0 ),
        .I3(\dac_rp_curr[31]_i_5__0_n_0 ),
        .I4(transf_end),
        .I5(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(dac_rp_curr));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[31]_i_2__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry__5_n_6),
        .I2(buf1_rdy),
        .I3(req_buf_addr[31]),
        .I4(in21[31]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac_rp_curr[31]_i_3__0 
       (.I0(p_1_in),
        .I1(next_buf_nfull_reg_n_0),
        .O(\dac_rp_curr[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dac_rp_curr[31]_i_4 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(ctl_trg__0),
        .I2(final_transf_reg_n_0),
        .O(\dac_rp_curr[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \dac_rp_curr[31]_i_5__0 
       (.I0(buf2_rdy),
        .I1(p_0_in5_in),
        .I2(buf1_rdy_reg_n_0),
        .O(\dac_rp_curr[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[31]_i_6__0 
       (.I0(Q[31]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [31]),
        .O(in21[31]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \dac_rp_curr[31]_i_7 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(final_transf_reg_n_0),
        .I2(ctl_trg__0),
        .I3(p_1_in),
        .O(\dac_rp_curr[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[3]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[3]),
        .I2(req_buf_addr[3]),
        .I3(buf1_rdy),
        .I4(in21[3]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [3]),
        .O(in21[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[4]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[4]),
        .I2(req_buf_addr[4]),
        .I3(buf1_rdy),
        .I4(in21[4]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[4]_i_2__0 
       (.I0(Q[4]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [4]),
        .O(in21[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[5]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(m_axi_dac2_araddr_o[5]),
        .I2(req_buf_addr[5]),
        .I3(buf1_rdy),
        .I4(in21[5]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[5]_i_2__0 
       (.I0(Q[5]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [5]),
        .O(in21[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[6]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry_n_7),
        .I2(req_buf_addr[6]),
        .I3(buf1_rdy),
        .I4(in21[6]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[6]_i_2__0 
       (.I0(Q[6]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [6]),
        .O(in21[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[7]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry_n_6),
        .I2(req_buf_addr[7]),
        .I3(buf1_rdy),
        .I4(in21[7]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[7]_i_2__0 
       (.I0(Q[7]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [7]),
        .O(in21[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[8]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry_n_5),
        .I2(req_buf_addr[8]),
        .I3(buf1_rdy),
        .I4(in21[8]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[8]_i_2__0 
       (.I0(Q[8]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [8]),
        .O(in21[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[9]_i_1__0 
       (.I0(\dac_rp_curr[31]_i_4_n_0 ),
        .I1(buf_ovr_limit0_carry_n_4),
        .I2(req_buf_addr[9]),
        .I3(buf1_rdy),
        .I4(in21[9]),
        .I5(\dac_rp_curr[31]_i_7_n_0 ),
        .O(\dac_rp_curr[9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[9]_i_2__0 
       (.I0(Q[9]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_0 [9]),
        .O(in21[9]));
  FDRE \dac_rp_curr_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[0]_i_1__2_n_0 ),
        .Q(m_axi_dac2_araddr_o[0]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[10] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[10]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[10]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[11] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[11]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[11]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[12] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[12]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[12]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[13] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[13]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[13]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[14] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[14]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[14]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[15] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[15]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[15]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[16] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[16]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[16]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[17] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[17]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[17]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[18] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[18]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[18]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[19] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[19]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[19]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[1]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[1]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[20] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[20]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[20]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[21] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[21]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[21]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[22] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[22]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[22]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[23] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[23]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[23]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[24] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[24]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[24]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[25] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[25]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[25]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[26] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[26]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[26]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[27] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[27]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[27]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[28] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[28]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[28]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[29] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[29]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[29]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[2]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[2]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[30] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[30]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[30]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[31] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[31]_i_2__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[31]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[3]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[3]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[4]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[4]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[5]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[5]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[6]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[6]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[7]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[7]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[8]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[8]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \dac_rp_curr_reg[9] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[9]_i_1__0_n_0 ),
        .Q(m_axi_dac2_araddr_o[9]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  LUT4 #(
    .INIT(16'h0DFD)) 
    fifo_full_reg_i_1__0
       (.I0(rst_n),
        .I1(fifo_full_reg_reg_n_0),
        .I2(transf_end),
        .I3(U_dma_mm2s_data_ctrl_n_1),
        .O(fifo_full_reg_i_1__0_n_0));
  FDRE fifo_full_reg_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_full_reg_i_1__0_n_0),
        .Q(fifo_full_reg_reg_n_0),
        .R(1'b0));
  FDRE fifo_re_r2_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re_r),
        .Q(fifo_re_r2),
        .R(1'b0));
  FDRE fifo_re_r3_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re_r2),
        .Q(fifo_re_r3),
        .R(1'b0));
  FDRE fifo_re_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re0),
        .Q(fifo_re_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rst_cnt[0]_i_1__0 
       (.I0(fifo_rst_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_rst_cnt[1]_i_1__0 
       (.I0(fifo_rst_cnt_reg[0]),
        .I1(fifo_rst_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_rst_cnt[2]_i_1__0 
       (.I0(fifo_rst_cnt_reg[1]),
        .I1(fifo_rst_cnt_reg[0]),
        .I2(fifo_rst_cnt_reg[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rst_cnt[3]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .O(\fifo_rst_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_rst_cnt[3]_i_2__0 
       (.I0(fifo_rst_cnt_reg[0]),
        .I1(fifo_rst_cnt_reg[1]),
        .I2(fifo_rst_cnt_reg[2]),
        .I3(fifo_rst_cnt_reg[3]),
        .O(p_0_in[3]));
  FDRE \fifo_rst_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(fifo_rst_cnt_reg[0]),
        .R(\fifo_rst_cnt[3]_i_1__0_n_0 ));
  FDRE \fifo_rst_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(fifo_rst_cnt_reg[1]),
        .R(\fifo_rst_cnt[3]_i_1__0_n_0 ));
  FDRE \fifo_rst_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(fifo_rst_cnt_reg[2]),
        .R(\fifo_rst_cnt[3]_i_1__0_n_0 ));
  FDRE \fifo_rst_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(fifo_rst_cnt_reg[3]),
        .R(\fifo_rst_cnt[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAFAAA22)) 
    fifo_rst_cntdwn_i_1__0
       (.I0(p_1_in),
        .I1(next_buf_nfull_reg_n_0),
        .I2(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I3(fifo_rst_cntdwn_i_2__0_n_0),
        .I4(fifo_rst_cntdwn_reg_n_0),
        .O(fifo_rst_cntdwn_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    fifo_rst_cntdwn_i_2__0
       (.I0(fifo_rst_cnt_reg[3]),
        .I1(fifo_rst_cnt_reg[2]),
        .I2(fifo_rst_cnt_reg[1]),
        .I3(fifo_rst_cnt_reg[0]),
        .I4(p_4_in[17]),
        .I5(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .O(fifo_rst_cntdwn_i_2__0_n_0));
  FDRE fifo_rst_cntdwn_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_rst_cntdwn_i_1__0_n_0),
        .Q(fifo_rst_cntdwn_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBBBBBBBF0000000)) 
    final_transf_i_1__0
       (.I0(next_buf_nfull_reg_n_0),
        .I1(p_1_in),
        .I2(m_axi_dac2_rlast_i),
        .I3(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I4(buf_ovr_limit),
        .I5(final_transf_reg_n_0),
        .O(final_transf_i_1__0_n_0));
  FDRE final_transf_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(final_transf_i_1__0_n_0),
        .Q(final_transf_reg_n_0),
        .R(buf1_rdy));
  LUT6 #(
    .INIT(64'hAAABAAABAAABFFEF)) 
    \full_cnt[0]_i_1__0 
       (.I0(\full_cnt[0]_i_2__0_n_0 ),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(p_1_in),
        .I3(p_0_in1_in),
        .I4(\full_cnt_reg_n_0_[7] ),
        .I5(\full_cnt_reg_n_0_[0] ),
        .O(\full_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFFAA22AAAA)) 
    \full_cnt[0]_i_2__0 
       (.I0(p_0_in1_in),
        .I1(fifo_re_r3),
        .I2(m_axi_dac2_rvalid_i),
        .I3(fifo_re_r2),
        .I4(U_dma_mm2s_data_ctrl_n_1),
        .I5(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(\full_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[1]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .O(\full_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \full_cnt[2]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .O(\full_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0222222220000000)) 
    \full_cnt[3]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[1] ),
        .I3(\full_cnt_reg_n_0_[0] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .I5(\full_cnt_reg_n_0_[3] ),
        .O(\full_cnt[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[4]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[4]_i_2__0_n_0 ),
        .I3(\full_cnt_reg_n_0_[4] ),
        .O(\full_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \full_cnt[4]_i_2__0 
       (.I0(\full_cnt_reg_n_0_[3] ),
        .I1(\full_cnt_reg_n_0_[1] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[2] ),
        .O(\full_cnt[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[5]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[5]_i_2__0_n_0 ),
        .I3(\full_cnt_reg_n_0_[5] ),
        .O(\full_cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \full_cnt[5]_i_2__0 
       (.I0(\full_cnt_reg_n_0_[4] ),
        .I1(\full_cnt_reg_n_0_[2] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .I4(\full_cnt_reg_n_0_[3] ),
        .O(\full_cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[6]_i_1__0 
       (.I0(\full_cnt[7]_i_3__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[7]_i_6__0_n_0 ),
        .I3(\full_cnt_reg_n_0_[6] ),
        .O(\full_cnt[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \full_cnt[7]_i_1__0 
       (.I0(p_1_in),
        .I1(\full_cnt[7]_i_3__0_n_0 ),
        .I2(fifo_full0__11),
        .I3(\full_cnt[7]_i_5__0_n_0 ),
        .O(full_cnt));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \full_cnt[7]_i_2__0 
       (.I0(\full_cnt[7]_i_6__0_n_0 ),
        .I1(\full_cnt_reg_n_0_[6] ),
        .I2(\full_cnt_reg_n_0_[7] ),
        .I3(\full_cnt[7]_i_3__0_n_0 ),
        .O(\full_cnt[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000E0A000000000)) 
    \full_cnt[7]_i_3__0 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(fifo_re_r3),
        .I3(m_axi_dac2_rvalid_i),
        .I4(fifo_re_r2),
        .I5(U_dma_mm2s_data_ctrl_n_1),
        .O(\full_cnt[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \full_cnt[7]_i_5__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in1_in),
        .I2(transf_end_r),
        .I3(transf_end),
        .I4(U_dma_mm2s_data_ctrl_n_1),
        .O(\full_cnt[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \full_cnt[7]_i_6__0 
       (.I0(\full_cnt_reg_n_0_[5] ),
        .I1(\full_cnt_reg_n_0_[3] ),
        .I2(\full_cnt_reg_n_0_[1] ),
        .I3(\full_cnt_reg_n_0_[0] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .I5(\full_cnt_reg_n_0_[4] ),
        .O(\full_cnt[7]_i_6__0_n_0 ));
  FDRE \full_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[0]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[0] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[1]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[1] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[2]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[2] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[3]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[3] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[4]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[4] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[5]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[5] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[6]_i_1__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[6] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \full_cnt_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[7]_i_2__0_n_0 ),
        .Q(\full_cnt_reg_n_0_[7] ),
        .R(\FSM_sequential_state_cs_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(req_buf_addr[7]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [7]),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(req_buf_addr[6]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [6]),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(req_buf_addr[5]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [5]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(req_buf_addr[4]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [4]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__0
       (.I0(req_buf_addr[11]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [11]),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__0
       (.I0(req_buf_addr[10]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [10]),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(req_buf_addr[9]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [9]),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(req_buf_addr[8]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [8]),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__0
       (.I0(req_buf_addr[15]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [15]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__0
       (.I0(req_buf_addr[14]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [14]),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__0
       (.I0(req_buf_addr[13]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [13]),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__0
       (.I0(req_buf_addr[12]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [12]),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1__0
       (.I0(req_buf_addr[19]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [19]),
        .O(i__carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2__0
       (.I0(req_buf_addr[18]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [18]),
        .O(i__carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3__0
       (.I0(req_buf_addr[17]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [17]),
        .O(i__carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_4__0
       (.I0(req_buf_addr[16]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [16]),
        .O(i__carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1__0
       (.I0(req_buf_addr[23]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [23]),
        .O(i__carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_2__0
       (.I0(req_buf_addr[22]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [22]),
        .O(i__carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_3__0
       (.I0(req_buf_addr[21]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [21]),
        .O(i__carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_4__0
       (.I0(req_buf_addr[20]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [20]),
        .O(i__carry__4_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_1__0
       (.I0(req_buf_addr[27]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [27]),
        .O(i__carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_2__0
       (.I0(req_buf_addr[26]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [26]),
        .O(i__carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_3__0
       (.I0(req_buf_addr[25]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [25]),
        .O(i__carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_4__0
       (.I0(req_buf_addr[24]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [24]),
        .O(i__carry__5_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_1__0
       (.I0(req_buf_addr[31]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [31]),
        .O(i__carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_2__0
       (.I0(req_buf_addr[30]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [30]),
        .O(i__carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_3__0
       (.I0(req_buf_addr[29]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [29]),
        .O(i__carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_4__0
       (.I0(req_buf_addr[28]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [28]),
        .O(i__carry__6_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(req_buf_addr[3]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [3]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(req_buf_addr[2]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [2]),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(req_buf_addr[1]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [1]),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(req_buf_addr[0]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [0]),
        .O(i__carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h4CFF0808)) 
    m_axi_dac_arvalid_o_i_1__0
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(m_axi_dac_arvalid_o_reg_0),
        .I2(m_axi_dac2_arready_i),
        .I3(U_dma_mm2s_data_ctrl_n_1),
        .I4(p_0_in1_in),
        .O(m_axi_dac_arvalid_o_i_1__0_n_0));
  FDRE m_axi_dac_arvalid_o_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(m_axi_dac_arvalid_o_i_1__0_n_0),
        .Q(m_axi_dac_arvalid_o_reg_0),
        .R(\FSM_sequential_state_cs_reg[0] ));
  LUT4 #(
    .INIT(16'h0004)) 
    next_buf_nfull_i_1__0
       (.I0(buf1_rdy),
        .I1(next_buf_nfull_i_2__0_n_0),
        .I2(p_4_in[23]),
        .I3(p_4_in[22]),
        .O(next_buf_nfull_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000D000)) 
    next_buf_nfull_i_2__0
       (.I0(buf2_rdy),
        .I1(p_0_in5_in),
        .I2(buf_ovr_limit),
        .I3(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I4(buf1_rdy_reg_n_0),
        .I5(next_buf_nfull_reg_n_0),
        .O(next_buf_nfull_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFD5550000C000)) 
    next_buf_nfull_r_i_1__0
       (.I0(p_1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(buf_ovr_limit),
        .I3(m_axi_dac2_rlast_i),
        .I4(next_buf_nfull_reg_n_0),
        .I5(next_buf_nfull_r_reg_n_0),
        .O(next_buf_nfull_r_i_1__0_n_0));
  FDRE next_buf_nfull_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(next_buf_nfull_r_i_1__0_n_0),
        .Q(next_buf_nfull_r_reg_n_0),
        .R(buf1_rdy));
  FDRE next_buf_nfull_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(next_buf_nfull_i_1__0_n_0),
        .Q(next_buf_nfull_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[0]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [0]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[1]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [1]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[4]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [4]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[5]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [5]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[6]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [6]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[7]_i_1__0 
       (.I0(\reg_ctrl_reg[7]_0 [7]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[7]_i_1__0_n_0 ));
  FDRE \reg_ctrl_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[0]_i_1__0_n_0 ),
        .Q(p_4_in[16]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[1]_i_1__0_n_0 ),
        .Q(p_4_in[17]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(ctrl_cha),
        .D(\reg_ctrl_reg[7]_0 [2]),
        .Q(p_4_in[18]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(ctrl_cha),
        .D(\reg_ctrl_reg[7]_0 [3]),
        .Q(p_4_in[19]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[4]_i_1__0_n_0 ),
        .Q(p_4_in[20]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[5]_i_1__0_n_0 ),
        .Q(p_4_in[21]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[6]_i_1__0_n_0 ),
        .Q(p_4_in[22]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_ctrl_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[7]_i_1__0_n_0 ),
        .Q(p_4_in[23]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[16]_i_1 
       (.I0(\reg_rd_data_reg[16] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[16]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[16]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[16]_i_3 
       (.I0(\reg_rd_data[16]_i_6_n_0 ),
        .I1(p_4_in[16]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[16]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [0]),
        .I1(p_3_in[16]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[16]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [16]),
        .O(\reg_rd_data[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[17]_i_1 
       (.I0(\reg_rd_data_reg[17] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[17]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[17]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[17]_i_3 
       (.I0(\reg_rd_data[17]_i_6_n_0 ),
        .I1(p_4_in[17]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[17]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [1]),
        .I1(p_3_in[17]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[17]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [17]),
        .O(\reg_rd_data[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[18]_i_1 
       (.I0(\reg_rd_data_reg[18] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[18]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[18]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[18]_i_3 
       (.I0(\reg_rd_data[18]_i_6_n_0 ),
        .I1(p_4_in[18]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[18]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [2]),
        .I1(p_3_in[18]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[18]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [18]),
        .O(\reg_rd_data[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[19]_i_1 
       (.I0(\reg_rd_data_reg[19] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[19]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[19]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[19]_i_3 
       (.I0(\reg_rd_data[19]_i_6_n_0 ),
        .I1(p_4_in[19]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[19]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [3]),
        .I1(p_3_in[19]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[19]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [19]),
        .O(\reg_rd_data[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[20]_i_1 
       (.I0(\reg_rd_data_reg[20] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[20]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[20]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[20]_i_3 
       (.I0(\reg_rd_data[20]_i_6_n_0 ),
        .I1(p_4_in[20]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[20]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [4]),
        .I1(p_3_in[20]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[20]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [20]),
        .O(\reg_rd_data[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[21]_i_1 
       (.I0(\reg_rd_data_reg[21] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[21]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[21]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[21]_i_3 
       (.I0(\reg_rd_data[21]_i_6_n_0 ),
        .I1(p_4_in[21]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[21]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [5]),
        .I1(p_3_in[21]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[21]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [21]),
        .O(\reg_rd_data[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[22]_i_1 
       (.I0(\reg_rd_data_reg[22] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[22]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[22]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[22]_i_3 
       (.I0(\reg_rd_data[22]_i_6_n_0 ),
        .I1(p_4_in[22]),
        .I2(\reg_rd_data_reg[16]_1 ),
        .I3(\reg_rd_data_reg[16]_3 ),
        .I4(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[22]_i_6 
       (.I0(\reg_rd_data[22]_i_3_0 [6]),
        .I1(p_3_in[22]),
        .I2(\reg_rd_data[22]_i_3_1 ),
        .I3(\reg_rd_data[22]_i_3_2 ),
        .I4(Q[22]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [22]),
        .O(\reg_rd_data[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[23]_i_1 
       (.I0(\reg_rd_data_reg[23] ),
        .I1(\reg_rd_data_reg[16]_0 ),
        .I2(\reg_rd_data[23]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[23]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEE00AA00F0000000)) 
    \reg_rd_data[23]_i_3 
       (.I0(\reg_rd_data_reg[23]_1 ),
        .I1(Q[23]),
        .I2(p_4_in[23]),
        .I3(\reg_rd_data_reg[16]_1 ),
        .I4(\reg_rd_data_reg[16]_3 ),
        .I5(\reg_rd_data_reg[16]_4 ),
        .O(\reg_rd_data[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[0]_i_1__0 
       (.I0(p_0_in1_in),
        .I1(p_0_in5_in),
        .O(p_3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[1]_i_1__0 
       (.I0(p_1_in),
        .I1(p_0_in5_in),
        .O(p_3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[2]_i_1__0 
       (.I0(p_0_in5_in),
        .I1(p_0_in1_in),
        .O(p_3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[3]_i_1__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in),
        .O(p_3_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[5]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in5_in),
        .O(p_3_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[6]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in5_in),
        .O(p_3_out[6]));
  FDRE \reg_sts_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(p_3_in[16]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_in[17]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_in[18]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_in[19]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .Q(p_3_in[20]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[5]),
        .Q(p_3_in[21]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  FDRE \reg_sts_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[6]),
        .Q(p_3_in[22]),
        .R(\FSM_sequential_state_cs_reg[0] ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[0]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[0]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [0]),
        .O(\req_buf_addr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[10]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[10]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [10]),
        .O(\req_buf_addr[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[11]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[11]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [11]),
        .O(\req_buf_addr[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[12]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[12]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [12]),
        .O(\req_buf_addr[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[13]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[13]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [13]),
        .O(\req_buf_addr[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[14]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[14]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [14]),
        .O(\req_buf_addr[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[15]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[15]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [15]),
        .O(\req_buf_addr[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[16]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[16]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [16]),
        .O(\req_buf_addr[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[17]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[17]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [17]),
        .O(\req_buf_addr[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[18]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[18]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [18]),
        .O(\req_buf_addr[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[19]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[19]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [19]),
        .O(\req_buf_addr[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[1]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[1]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [1]),
        .O(\req_buf_addr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[20]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[20]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [20]),
        .O(\req_buf_addr[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[21]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[21]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [21]),
        .O(\req_buf_addr[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[22]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[22]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [22]),
        .O(\req_buf_addr[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[23]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[23]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [23]),
        .O(\req_buf_addr[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[24]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[24]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [24]),
        .O(\req_buf_addr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[25]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[25]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [25]),
        .O(\req_buf_addr[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[26]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[26]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [26]),
        .O(\req_buf_addr[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[27]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[27]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [27]),
        .O(\req_buf_addr[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[28]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[28]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [28]),
        .O(\req_buf_addr[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[29]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[29]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [29]),
        .O(\req_buf_addr[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[2]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[2]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [2]),
        .O(\req_buf_addr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[30]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[30]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [30]),
        .O(\req_buf_addr[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F0F0F0F0)) 
    \req_buf_addr[31]_i_1__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(final_transf_reg_n_0),
        .I2(buf1_rdy),
        .I3(next_buf_nfull_reg_n_0),
        .I4(p_1_in),
        .I5(\dac_rp_curr[31]_i_5__0_n_0 ),
        .O(req_buf_addr_0));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[31]_i_2__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[31]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [31]),
        .O(\req_buf_addr[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \req_buf_addr[31]_i_3__0 
       (.I0(p_1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(\req_buf_addr[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[3]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[3]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [3]),
        .O(\req_buf_addr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[4]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[4]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [4]),
        .O(\req_buf_addr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[5]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[5]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [5]),
        .O(\req_buf_addr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[6]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[6]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [6]),
        .O(\req_buf_addr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[7]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[7]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [7]),
        .O(\req_buf_addr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[8]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[8]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [8]),
        .O(\req_buf_addr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[9]_i_1__0 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3__0_n_0 ),
        .I2(Q[9]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_0 [9]),
        .O(\req_buf_addr[9]_i_1__0_n_0 ));
  FDRE \req_buf_addr_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[0]_i_1__0_n_0 ),
        .Q(req_buf_addr[0]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[10] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[10]_i_1__0_n_0 ),
        .Q(req_buf_addr[10]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[11] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[11]_i_1__0_n_0 ),
        .Q(req_buf_addr[11]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[12] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[12]_i_1__0_n_0 ),
        .Q(req_buf_addr[12]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[13] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[13]_i_1__0_n_0 ),
        .Q(req_buf_addr[13]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[14] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[14]_i_1__0_n_0 ),
        .Q(req_buf_addr[14]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[15] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[15]_i_1__0_n_0 ),
        .Q(req_buf_addr[15]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[16] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[16]_i_1__0_n_0 ),
        .Q(req_buf_addr[16]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[17] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[17]_i_1__0_n_0 ),
        .Q(req_buf_addr[17]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[18] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[18]_i_1__0_n_0 ),
        .Q(req_buf_addr[18]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[19] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[19]_i_1__0_n_0 ),
        .Q(req_buf_addr[19]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[1]_i_1__0_n_0 ),
        .Q(req_buf_addr[1]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[20] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[20]_i_1__0_n_0 ),
        .Q(req_buf_addr[20]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[21] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[21]_i_1__0_n_0 ),
        .Q(req_buf_addr[21]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[22] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[22]_i_1__0_n_0 ),
        .Q(req_buf_addr[22]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[23] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[23]_i_1__0_n_0 ),
        .Q(req_buf_addr[23]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[24] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[24]_i_1__0_n_0 ),
        .Q(req_buf_addr[24]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[25] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[25]_i_1__0_n_0 ),
        .Q(req_buf_addr[25]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[26] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[26]_i_1__0_n_0 ),
        .Q(req_buf_addr[26]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[27] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[27]_i_1__0_n_0 ),
        .Q(req_buf_addr[27]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[28] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[28]_i_1__0_n_0 ),
        .Q(req_buf_addr[28]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[29] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[29]_i_1__0_n_0 ),
        .Q(req_buf_addr[29]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[2]_i_1__0_n_0 ),
        .Q(req_buf_addr[2]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[30] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[30]_i_1__0_n_0 ),
        .Q(req_buf_addr[30]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[31] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[31]_i_2__0_n_0 ),
        .Q(req_buf_addr[31]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[3]_i_1__0_n_0 ),
        .Q(req_buf_addr[3]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[4]_i_1__0_n_0 ),
        .Q(req_buf_addr[4]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[5]_i_1__0_n_0 ),
        .Q(req_buf_addr[5]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[6]_i_1__0_n_0 ),
        .Q(req_buf_addr[6]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[7]_i_1__0_n_0 ),
        .Q(req_buf_addr[7]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[8]_i_1__0_n_0 ),
        .Q(req_buf_addr[8]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[9] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[9]_i_1__0_n_0 ),
        .Q(req_buf_addr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000FFF8F8F800)) 
    req_buf_addr_sel_i_1__0
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(buf2_rdy),
        .I2(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I3(req_buf_addr_sel_i_2__0_n_0),
        .I4(req_buf_addr_sel_i_3__0_n_0),
        .I5(p_0_in5_in),
        .O(req_buf_addr_sel_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    req_buf_addr_sel_i_2__0
       (.I0(final_transf_reg_n_0),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(buf1_rdy_reg_n_0),
        .I3(p_0_in5_in),
        .I4(buf2_rdy),
        .O(req_buf_addr_sel_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    req_buf_addr_sel_i_3__0
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(fifo_rst_cntdwn_reg_n_0),
        .I2(fifo_rst_cnt_reg[0]),
        .I3(fifo_rst_cnt_reg[1]),
        .I4(fifo_rst_cnt_reg[2]),
        .I5(fifo_rst_cnt_reg[3]),
        .O(req_buf_addr_sel_i_3__0_n_0));
  FDRE req_buf_addr_sel_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(req_buf_addr_sel_i_1__0_n_0),
        .Q(p_0_in5_in),
        .R(buf1_rdy));
  LUT2 #(
    .INIT(4'h8)) 
    transf_end_i_1__0
       (.I0(m_axi_dac2_rlast_i),
        .I1(m_axi_dac2_rvalid_i),
        .O(transf_end0));
  FDRE transf_end_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(transf_end),
        .Q(transf_end_r),
        .R(1'b0));
  FDRE transf_end_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(transf_end0),
        .Q(transf_end),
        .R(\FSM_sequential_state_cs_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rp_dma_mm2s_ctrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_ctrl_4
   (rst_n_0,
    Q,
    m_axi_rready_reg,
    m_axi_dac_arvalid_o_reg_0,
    wr_en,
    D,
    ctl_trg__0,
    \dac_chb_conf_reg[2] ,
    \dac_chb_conf_reg[3] ,
    \dac_chb_conf_reg[4] ,
    \dac_chb_conf_reg[5] ,
    \dac_chb_conf_reg[6] ,
    \dac_chb_conf_reg[7] ,
    \cfg_cha_step_reg[16] ,
    \cfg_cha_step_reg[17] ,
    m_axi_dac1_aclk,
    fifo_re0,
    rst_n,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rlast_i,
    \reg_rd_data_reg[0] ,
    \reg_rd_data_reg[0]_0 ,
    \reg_rd_data_reg[0]_1 ,
    \reg_rd_data_reg[0]_2 ,
    \reg_rd_data_reg[1] ,
    \reg_rd_data_reg[1]_0 ,
    \reg_rd_data_reg[2] ,
    \reg_rd_data_reg[2]_0 ,
    \reg_rd_data_reg[3] ,
    \reg_rd_data_reg[3]_0 ,
    \reg_rd_data_reg[4] ,
    \reg_rd_data_reg[4]_0 ,
    \reg_rd_data_reg[0]_3 ,
    \reg_rd_data_reg[5] ,
    \reg_rd_data_reg[6] ,
    \reg_rd_data_reg[7] ,
    \reg_rd_data_reg[8] ,
    \reg_rd_data_reg[8]_0 ,
    \reg_rd_data_reg[8]_1 ,
    \reg_rd_data_reg[9] ,
    \reg_rd_data_reg[9]_0 ,
    \reg_rd_data_reg[10] ,
    \reg_rd_data_reg[10]_0 ,
    \reg_rd_data_reg[11] ,
    \reg_rd_data_reg[11]_0 ,
    \reg_rd_data_reg[12] ,
    \reg_rd_data_reg[12]_0 ,
    \reg_rd_data_reg[13] ,
    \reg_rd_data_reg[13]_0 ,
    \reg_rd_data_reg[14] ,
    \reg_rd_data_reg[14]_0 ,
    \reg_rd_data_reg[15] ,
    \reg_rd_data_reg[15]_0 ,
    \reg_rd_data_reg[24] ,
    \reg_rd_data_reg[24]_0 ,
    \reg_rd_data_reg[25] ,
    \reg_rd_data_reg[25]_0 ,
    \reg_rd_data_reg[26] ,
    \reg_rd_data_reg[26]_0 ,
    \reg_rd_data_reg[27] ,
    \reg_rd_data_reg[27]_0 ,
    \reg_rd_data_reg[28] ,
    \reg_rd_data_reg[28]_0 ,
    \reg_rd_data_reg[29] ,
    \reg_rd_data_reg[29]_0 ,
    \reg_rd_data_reg[30] ,
    \reg_rd_data_reg[30]_0 ,
    \reg_rd_data_reg[6]_0 ,
    \reg_rd_data_reg[7]_0 ,
    \reg_rd_data_reg[7]_1 ,
    \reg_rd_data_reg[31] ,
    \reg_rd_data_reg[31]_0 ,
    m_axi_dac1_arready_i,
    fifo_full0__11,
    \req_buf_addr_reg[31]_0 ,
    \req_buf_addr_reg[31]_1 ,
    \reg_rd_data_reg[5]_0 ,
    trig_ip,
    event_num_trig,
    \reg_rd_data_reg[5]_1 ,
    p_10_in,
    p_9_in,
    \reg_rd_data_reg[2]_1 ,
    \reg_rd_data_reg[2]_2 ,
    \reg_rd_data_reg[31]_1 ,
    \reg_rd_data_reg[0]_4 ,
    \reg_rd_data_reg[0]_5 ,
    \reg_rd_data_reg[0]_6 ,
    \reg_rd_data[31]_i_7_0 ,
    \reg_rd_data[31]_i_7_1 ,
    \buf_ovr_limit0_inferred__0/i__carry__6_0 ,
    \reg_rd_data[4]_i_4_0 ,
    \reg_rd_data[4]_i_4_1 ,
    \reg_rd_data[31]_i_7_2 ,
    \reg_rd_data[17]_i_4_0 ,
    \reg_rd_data[31]_i_7_3 ,
    p_8_in,
    ctrl_cha,
    \reg_ctrl_reg[7]_0 );
  output rst_n_0;
  output [31:0]Q;
  output m_axi_rready_reg;
  output m_axi_dac_arvalid_o_reg_0;
  output wr_en;
  output [23:0]D;
  output ctl_trg__0;
  output \dac_chb_conf_reg[2] ;
  output \dac_chb_conf_reg[3] ;
  output \dac_chb_conf_reg[4] ;
  output \dac_chb_conf_reg[5] ;
  output \dac_chb_conf_reg[6] ;
  output \dac_chb_conf_reg[7] ;
  output \cfg_cha_step_reg[16] ;
  output \cfg_cha_step_reg[17] ;
  input m_axi_dac1_aclk;
  input fifo_re0;
  input rst_n;
  input m_axi_dac1_rvalid_i;
  input m_axi_dac1_rlast_i;
  input \reg_rd_data_reg[0] ;
  input \reg_rd_data_reg[0]_0 ;
  input \reg_rd_data_reg[0]_1 ;
  input \reg_rd_data_reg[0]_2 ;
  input \reg_rd_data_reg[1] ;
  input \reg_rd_data_reg[1]_0 ;
  input \reg_rd_data_reg[2] ;
  input \reg_rd_data_reg[2]_0 ;
  input \reg_rd_data_reg[3] ;
  input \reg_rd_data_reg[3]_0 ;
  input \reg_rd_data_reg[4] ;
  input \reg_rd_data_reg[4]_0 ;
  input \reg_rd_data_reg[0]_3 ;
  input \reg_rd_data_reg[5] ;
  input \reg_rd_data_reg[6] ;
  input \reg_rd_data_reg[7] ;
  input \reg_rd_data_reg[8] ;
  input \reg_rd_data_reg[8]_0 ;
  input \reg_rd_data_reg[8]_1 ;
  input \reg_rd_data_reg[9] ;
  input \reg_rd_data_reg[9]_0 ;
  input \reg_rd_data_reg[10] ;
  input \reg_rd_data_reg[10]_0 ;
  input \reg_rd_data_reg[11] ;
  input \reg_rd_data_reg[11]_0 ;
  input \reg_rd_data_reg[12] ;
  input \reg_rd_data_reg[12]_0 ;
  input \reg_rd_data_reg[13] ;
  input \reg_rd_data_reg[13]_0 ;
  input \reg_rd_data_reg[14] ;
  input \reg_rd_data_reg[14]_0 ;
  input \reg_rd_data_reg[15] ;
  input \reg_rd_data_reg[15]_0 ;
  input \reg_rd_data_reg[24] ;
  input \reg_rd_data_reg[24]_0 ;
  input \reg_rd_data_reg[25] ;
  input \reg_rd_data_reg[25]_0 ;
  input \reg_rd_data_reg[26] ;
  input \reg_rd_data_reg[26]_0 ;
  input \reg_rd_data_reg[27] ;
  input \reg_rd_data_reg[27]_0 ;
  input \reg_rd_data_reg[28] ;
  input \reg_rd_data_reg[28]_0 ;
  input \reg_rd_data_reg[29] ;
  input \reg_rd_data_reg[29]_0 ;
  input \reg_rd_data_reg[30] ;
  input \reg_rd_data_reg[30]_0 ;
  input \reg_rd_data_reg[6]_0 ;
  input \reg_rd_data_reg[7]_0 ;
  input [7:0]\reg_rd_data_reg[7]_1 ;
  input \reg_rd_data_reg[31] ;
  input \reg_rd_data_reg[31]_0 ;
  input m_axi_dac1_arready_i;
  input fifo_full0__11;
  input [31:0]\req_buf_addr_reg[31]_0 ;
  input [31:0]\req_buf_addr_reg[31]_1 ;
  input [5:0]\reg_rd_data_reg[5]_0 ;
  input [4:0]trig_ip;
  input event_num_trig;
  input \reg_rd_data_reg[5]_1 ;
  input [31:0]p_10_in;
  input [27:0]p_9_in;
  input \reg_rd_data_reg[2]_1 ;
  input \reg_rd_data_reg[2]_2 ;
  input [31:0]\reg_rd_data_reg[31]_1 ;
  input \reg_rd_data_reg[0]_4 ;
  input \reg_rd_data_reg[0]_5 ;
  input \reg_rd_data_reg[0]_6 ;
  input \reg_rd_data[31]_i_7_0 ;
  input \reg_rd_data[31]_i_7_1 ;
  input [31:0]\buf_ovr_limit0_inferred__0/i__carry__6_0 ;
  input [4:0]\reg_rd_data[4]_i_4_0 ;
  input [4:0]\reg_rd_data[4]_i_4_1 ;
  input [31:0]\reg_rd_data[31]_i_7_2 ;
  input \reg_rd_data[17]_i_4_0 ;
  input [31:0]\reg_rd_data[31]_i_7_3 ;
  input [27:0]p_8_in;
  input ctrl_cha;
  input [7:0]\reg_ctrl_reg[7]_0 ;

  wire [23:0]D;
  wire \FSM_onehot_state_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_state_cs[1]_i_1_n_0 ;
  wire \FSM_onehot_state_cs[2]_i_1_n_0 ;
  wire \FSM_onehot_state_cs[3]_i_1_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_2_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_3_n_0 ;
  wire \FSM_onehot_state_cs[4]_i_4_n_0 ;
  wire \FSM_onehot_state_cs_reg_n_0_[3] ;
  wire \FSM_onehot_state_cs_reg_n_0_[4] ;
  wire [31:0]Q;
  wire U_dma_mm2s_data_ctrl_n_2;
  wire buf1_rdy;
  wire buf1_rdy_i_1_n_0;
  wire buf1_rdy_reg_n_0;
  wire buf2_rdy;
  wire buf2_rdy_i_1_n_0;
  wire buf_ovr_limit;
  wire [31:0]buf_ovr_limit0;
  wire buf_ovr_limit0_carry__0_n_0;
  wire buf_ovr_limit0_carry__0_n_1;
  wire buf_ovr_limit0_carry__0_n_2;
  wire buf_ovr_limit0_carry__0_n_3;
  wire buf_ovr_limit0_carry__0_n_4;
  wire buf_ovr_limit0_carry__0_n_5;
  wire buf_ovr_limit0_carry__0_n_6;
  wire buf_ovr_limit0_carry__0_n_7;
  wire buf_ovr_limit0_carry__1_n_0;
  wire buf_ovr_limit0_carry__1_n_1;
  wire buf_ovr_limit0_carry__1_n_2;
  wire buf_ovr_limit0_carry__1_n_3;
  wire buf_ovr_limit0_carry__1_n_4;
  wire buf_ovr_limit0_carry__1_n_5;
  wire buf_ovr_limit0_carry__1_n_6;
  wire buf_ovr_limit0_carry__1_n_7;
  wire buf_ovr_limit0_carry__2_n_0;
  wire buf_ovr_limit0_carry__2_n_1;
  wire buf_ovr_limit0_carry__2_n_2;
  wire buf_ovr_limit0_carry__2_n_3;
  wire buf_ovr_limit0_carry__2_n_4;
  wire buf_ovr_limit0_carry__2_n_5;
  wire buf_ovr_limit0_carry__2_n_6;
  wire buf_ovr_limit0_carry__2_n_7;
  wire buf_ovr_limit0_carry__3_n_0;
  wire buf_ovr_limit0_carry__3_n_1;
  wire buf_ovr_limit0_carry__3_n_2;
  wire buf_ovr_limit0_carry__3_n_3;
  wire buf_ovr_limit0_carry__3_n_4;
  wire buf_ovr_limit0_carry__3_n_5;
  wire buf_ovr_limit0_carry__3_n_6;
  wire buf_ovr_limit0_carry__3_n_7;
  wire buf_ovr_limit0_carry__4_n_0;
  wire buf_ovr_limit0_carry__4_n_1;
  wire buf_ovr_limit0_carry__4_n_2;
  wire buf_ovr_limit0_carry__4_n_3;
  wire buf_ovr_limit0_carry__4_n_4;
  wire buf_ovr_limit0_carry__4_n_5;
  wire buf_ovr_limit0_carry__4_n_6;
  wire buf_ovr_limit0_carry__4_n_7;
  wire buf_ovr_limit0_carry__5_n_3;
  wire buf_ovr_limit0_carry__5_n_6;
  wire buf_ovr_limit0_carry__5_n_7;
  wire buf_ovr_limit0_carry_i_1_n_0;
  wire buf_ovr_limit0_carry_n_0;
  wire buf_ovr_limit0_carry_n_1;
  wire buf_ovr_limit0_carry_n_2;
  wire buf_ovr_limit0_carry_n_3;
  wire buf_ovr_limit0_carry_n_4;
  wire buf_ovr_limit0_carry_n_5;
  wire buf_ovr_limit0_carry_n_6;
  wire buf_ovr_limit0_carry_n_7;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__0_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__1_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__2_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__3_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__4_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__5_n_3 ;
  wire [31:0]\buf_ovr_limit0_inferred__0/i__carry__6_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry__6_n_3 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_0 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_1 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_2 ;
  wire \buf_ovr_limit0_inferred__0/i__carry_n_3 ;
  wire buf_ovr_limit_carry__0_i_1_n_0;
  wire buf_ovr_limit_carry__0_i_2_n_0;
  wire buf_ovr_limit_carry__0_i_3_n_0;
  wire buf_ovr_limit_carry__0_i_4_n_0;
  wire buf_ovr_limit_carry__0_i_5_n_0;
  wire buf_ovr_limit_carry__0_i_6_n_0;
  wire buf_ovr_limit_carry__0_i_7_n_0;
  wire buf_ovr_limit_carry__0_i_8_n_0;
  wire buf_ovr_limit_carry__0_n_0;
  wire buf_ovr_limit_carry__0_n_1;
  wire buf_ovr_limit_carry__0_n_2;
  wire buf_ovr_limit_carry__0_n_3;
  wire buf_ovr_limit_carry__1_i_1_n_0;
  wire buf_ovr_limit_carry__1_i_2_n_0;
  wire buf_ovr_limit_carry__1_i_3_n_0;
  wire buf_ovr_limit_carry__1_i_4_n_0;
  wire buf_ovr_limit_carry__1_i_5_n_0;
  wire buf_ovr_limit_carry__1_i_6_n_0;
  wire buf_ovr_limit_carry__1_i_7_n_0;
  wire buf_ovr_limit_carry__1_i_8_n_0;
  wire buf_ovr_limit_carry__1_n_0;
  wire buf_ovr_limit_carry__1_n_1;
  wire buf_ovr_limit_carry__1_n_2;
  wire buf_ovr_limit_carry__1_n_3;
  wire buf_ovr_limit_carry__2_i_1_n_0;
  wire buf_ovr_limit_carry__2_i_2_n_0;
  wire buf_ovr_limit_carry__2_i_3_n_0;
  wire buf_ovr_limit_carry__2_i_4_n_0;
  wire buf_ovr_limit_carry__2_i_5_n_0;
  wire buf_ovr_limit_carry__2_i_6_n_0;
  wire buf_ovr_limit_carry__2_i_7_n_0;
  wire buf_ovr_limit_carry__2_i_8_n_0;
  wire buf_ovr_limit_carry__2_n_1;
  wire buf_ovr_limit_carry__2_n_2;
  wire buf_ovr_limit_carry__2_n_3;
  wire buf_ovr_limit_carry_i_1_n_0;
  wire buf_ovr_limit_carry_i_2_n_0;
  wire buf_ovr_limit_carry_i_3_n_0;
  wire buf_ovr_limit_carry_i_4_n_0;
  wire buf_ovr_limit_carry_i_5_n_0;
  wire buf_ovr_limit_carry_i_6_n_0;
  wire buf_ovr_limit_carry_i_7_n_0;
  wire buf_ovr_limit_carry_i_8_n_0;
  wire buf_ovr_limit_carry_n_0;
  wire buf_ovr_limit_carry_n_1;
  wire buf_ovr_limit_carry_n_2;
  wire buf_ovr_limit_carry_n_3;
  wire \cfg_cha_step_reg[16] ;
  wire \cfg_cha_step_reg[17] ;
  wire ctl_trg__0;
  wire ctrl_cha;
  wire \dac_chb_conf_reg[2] ;
  wire \dac_chb_conf_reg[3] ;
  wire \dac_chb_conf_reg[4] ;
  wire \dac_chb_conf_reg[5] ;
  wire \dac_chb_conf_reg[6] ;
  wire \dac_chb_conf_reg[7] ;
  wire dac_rp_curr;
  wire \dac_rp_curr[0]_i_1__1_n_0 ;
  wire \dac_rp_curr[10]_i_1_n_0 ;
  wire \dac_rp_curr[11]_i_1_n_0 ;
  wire \dac_rp_curr[12]_i_1_n_0 ;
  wire \dac_rp_curr[13]_i_1_n_0 ;
  wire \dac_rp_curr[14]_i_1_n_0 ;
  wire \dac_rp_curr[15]_i_1_n_0 ;
  wire \dac_rp_curr[16]_i_1_n_0 ;
  wire \dac_rp_curr[17]_i_1_n_0 ;
  wire \dac_rp_curr[18]_i_1_n_0 ;
  wire \dac_rp_curr[19]_i_1_n_0 ;
  wire \dac_rp_curr[1]_i_1_n_0 ;
  wire \dac_rp_curr[20]_i_1_n_0 ;
  wire \dac_rp_curr[21]_i_1_n_0 ;
  wire \dac_rp_curr[22]_i_1_n_0 ;
  wire \dac_rp_curr[23]_i_1_n_0 ;
  wire \dac_rp_curr[24]_i_1_n_0 ;
  wire \dac_rp_curr[25]_i_1_n_0 ;
  wire \dac_rp_curr[26]_i_1_n_0 ;
  wire \dac_rp_curr[27]_i_1_n_0 ;
  wire \dac_rp_curr[28]_i_1_n_0 ;
  wire \dac_rp_curr[29]_i_1_n_0 ;
  wire \dac_rp_curr[2]_i_1_n_0 ;
  wire \dac_rp_curr[30]_i_1_n_0 ;
  wire \dac_rp_curr[31]_i_10_n_0 ;
  wire \dac_rp_curr[31]_i_2_n_0 ;
  wire \dac_rp_curr[31]_i_3_n_0 ;
  wire \dac_rp_curr[31]_i_4__0_n_0 ;
  wire \dac_rp_curr[31]_i_5_n_0 ;
  wire \dac_rp_curr[31]_i_7__0_n_0 ;
  wire \dac_rp_curr[31]_i_9_n_0 ;
  wire \dac_rp_curr[3]_i_1_n_0 ;
  wire \dac_rp_curr[4]_i_1_n_0 ;
  wire \dac_rp_curr[5]_i_1_n_0 ;
  wire \dac_rp_curr[6]_i_1_n_0 ;
  wire \dac_rp_curr[7]_i_1_n_0 ;
  wire \dac_rp_curr[8]_i_1_n_0 ;
  wire \dac_rp_curr[9]_i_1_n_0 ;
  wire event_num_trig;
  wire fifo_full0__11;
  wire fifo_full_reg_i_1_n_0;
  wire fifo_full_reg_reg_n_0;
  wire fifo_re0;
  wire fifo_re_r;
  wire fifo_re_r2;
  wire fifo_re_r3;
  wire \fifo_rst_cnt[3]_i_1_n_0 ;
  wire [3:0]fifo_rst_cnt_reg;
  wire fifo_rst_cntdwn_i_1_n_0;
  wire fifo_rst_cntdwn_i_2_n_0;
  wire fifo_rst_cntdwn_reg_n_0;
  wire final_transf_i_1_n_0;
  wire final_transf_reg_n_0;
  wire full_cnt;
  wire \full_cnt[0]_i_1_n_0 ;
  wire \full_cnt[0]_i_2_n_0 ;
  wire \full_cnt[1]_i_1_n_0 ;
  wire \full_cnt[2]_i_1_n_0 ;
  wire \full_cnt[3]_i_1_n_0 ;
  wire \full_cnt[4]_i_1_n_0 ;
  wire \full_cnt[4]_i_2_n_0 ;
  wire \full_cnt[5]_i_1_n_0 ;
  wire \full_cnt[5]_i_2_n_0 ;
  wire \full_cnt[6]_i_1_n_0 ;
  wire \full_cnt[7]_i_2_n_0 ;
  wire \full_cnt[7]_i_3_n_0 ;
  wire \full_cnt[7]_i_5_n_0 ;
  wire \full_cnt[7]_i_6_n_0 ;
  wire \full_cnt_reg_n_0_[0] ;
  wire \full_cnt_reg_n_0_[1] ;
  wire \full_cnt_reg_n_0_[2] ;
  wire \full_cnt_reg_n_0_[3] ;
  wire \full_cnt_reg_n_0_[4] ;
  wire \full_cnt_reg_n_0_[5] ;
  wire \full_cnt_reg_n_0_[6] ;
  wire \full_cnt_reg_n_0_[7] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:0]in21;
  wire m_axi_dac1_aclk;
  wire m_axi_dac1_arready_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rvalid_i;
  wire m_axi_dac_arvalid_o_i_1_n_0;
  wire m_axi_dac_arvalid_o_reg_0;
  wire m_axi_rready_reg;
  wire next_buf_nfull_i_1_n_0;
  wire next_buf_nfull_i_2_n_0;
  wire next_buf_nfull_r_i_1_n_0;
  wire next_buf_nfull_r_reg_n_0;
  wire next_buf_nfull_reg_n_0;
  wire [3:0]p_0_in;
  wire p_0_in1_in;
  wire p_0_in5_in;
  wire [31:0]p_10_in;
  wire p_1_in;
  wire [6:0]p_3_in;
  wire [6:0]p_3_out;
  wire [7:0]p_4_in;
  wire [27:0]p_8_in;
  wire [27:0]p_9_in;
  wire \reg_ctrl[0]_i_1_n_0 ;
  wire \reg_ctrl[1]_i_1_n_0 ;
  wire \reg_ctrl[4]_i_1_n_0 ;
  wire \reg_ctrl[5]_i_1_n_0 ;
  wire \reg_ctrl[6]_i_1_n_0 ;
  wire \reg_ctrl[7]_i_1_n_0 ;
  wire [7:0]\reg_ctrl_reg[7]_0 ;
  wire \reg_rd_data[0]_i_4_n_0 ;
  wire \reg_rd_data[0]_i_5_n_0 ;
  wire \reg_rd_data[0]_i_6_n_0 ;
  wire \reg_rd_data[0]_i_7_n_0 ;
  wire \reg_rd_data[0]_i_8_n_0 ;
  wire \reg_rd_data[10]_i_4_n_0 ;
  wire \reg_rd_data[10]_i_6_n_0 ;
  wire \reg_rd_data[11]_i_4_n_0 ;
  wire \reg_rd_data[11]_i_6_n_0 ;
  wire \reg_rd_data[12]_i_4_n_0 ;
  wire \reg_rd_data[12]_i_6_n_0 ;
  wire \reg_rd_data[13]_i_4_n_0 ;
  wire \reg_rd_data[13]_i_6_n_0 ;
  wire \reg_rd_data[14]_i_4_n_0 ;
  wire \reg_rd_data[14]_i_6_n_0 ;
  wire \reg_rd_data[15]_i_4_n_0 ;
  wire \reg_rd_data[15]_i_6_n_0 ;
  wire \reg_rd_data[16]_i_7_n_0 ;
  wire \reg_rd_data[17]_i_4_0 ;
  wire \reg_rd_data[17]_i_9_n_0 ;
  wire \reg_rd_data[18]_i_7_n_0 ;
  wire \reg_rd_data[19]_i_7_n_0 ;
  wire \reg_rd_data[1]_i_4_n_0 ;
  wire \reg_rd_data[1]_i_5_n_0 ;
  wire \reg_rd_data[1]_i_6_n_0 ;
  wire \reg_rd_data[1]_i_7_n_0 ;
  wire \reg_rd_data[1]_i_8_n_0 ;
  wire \reg_rd_data[20]_i_7_n_0 ;
  wire \reg_rd_data[21]_i_7_n_0 ;
  wire \reg_rd_data[22]_i_7_n_0 ;
  wire \reg_rd_data[23]_i_8_n_0 ;
  wire \reg_rd_data[24]_i_4_n_0 ;
  wire \reg_rd_data[24]_i_6_n_0 ;
  wire \reg_rd_data[25]_i_4_n_0 ;
  wire \reg_rd_data[25]_i_6_n_0 ;
  wire \reg_rd_data[26]_i_4_n_0 ;
  wire \reg_rd_data[26]_i_6_n_0 ;
  wire \reg_rd_data[27]_i_4_n_0 ;
  wire \reg_rd_data[27]_i_6_n_0 ;
  wire \reg_rd_data[28]_i_4_n_0 ;
  wire \reg_rd_data[28]_i_6_n_0 ;
  wire \reg_rd_data[29]_i_4_n_0 ;
  wire \reg_rd_data[29]_i_6_n_0 ;
  wire \reg_rd_data[2]_i_4_n_0 ;
  wire \reg_rd_data[2]_i_5_n_0 ;
  wire \reg_rd_data[2]_i_6_n_0 ;
  wire \reg_rd_data[2]_i_7_n_0 ;
  wire \reg_rd_data[2]_i_8_n_0 ;
  wire \reg_rd_data[30]_i_4_n_0 ;
  wire \reg_rd_data[30]_i_6_n_0 ;
  wire \reg_rd_data[31]_i_16_n_0 ;
  wire \reg_rd_data[31]_i_7_0 ;
  wire \reg_rd_data[31]_i_7_1 ;
  wire [31:0]\reg_rd_data[31]_i_7_2 ;
  wire [31:0]\reg_rd_data[31]_i_7_3 ;
  wire \reg_rd_data[31]_i_7_n_0 ;
  wire \reg_rd_data[3]_i_4_n_0 ;
  wire \reg_rd_data[3]_i_5_n_0 ;
  wire \reg_rd_data[3]_i_6_n_0 ;
  wire \reg_rd_data[3]_i_7_n_0 ;
  wire \reg_rd_data[3]_i_8_n_0 ;
  wire \reg_rd_data[4]_i_10_n_0 ;
  wire [4:0]\reg_rd_data[4]_i_4_0 ;
  wire [4:0]\reg_rd_data[4]_i_4_1 ;
  wire \reg_rd_data[4]_i_4_n_0 ;
  wire \reg_rd_data[4]_i_5_n_0 ;
  wire \reg_rd_data[4]_i_8_n_0 ;
  wire \reg_rd_data[4]_i_9_n_0 ;
  wire \reg_rd_data[5]_i_2_n_0 ;
  wire \reg_rd_data[5]_i_3_n_0 ;
  wire \reg_rd_data[5]_i_5_n_0 ;
  wire \reg_rd_data[5]_i_6_n_0 ;
  wire \reg_rd_data[6]_i_3_n_0 ;
  wire \reg_rd_data[6]_i_4_n_0 ;
  wire \reg_rd_data[6]_i_6_n_0 ;
  wire \reg_rd_data[6]_i_7_n_0 ;
  wire \reg_rd_data[7]_i_3_n_0 ;
  wire \reg_rd_data[7]_i_4_n_0 ;
  wire \reg_rd_data[7]_i_7_n_0 ;
  wire \reg_rd_data[8]_i_4_n_0 ;
  wire \reg_rd_data[8]_i_6_n_0 ;
  wire \reg_rd_data[9]_i_4_n_0 ;
  wire \reg_rd_data[9]_i_6_n_0 ;
  wire \reg_rd_data_reg[0] ;
  wire \reg_rd_data_reg[0]_0 ;
  wire \reg_rd_data_reg[0]_1 ;
  wire \reg_rd_data_reg[0]_2 ;
  wire \reg_rd_data_reg[0]_3 ;
  wire \reg_rd_data_reg[0]_4 ;
  wire \reg_rd_data_reg[0]_5 ;
  wire \reg_rd_data_reg[0]_6 ;
  wire \reg_rd_data_reg[10] ;
  wire \reg_rd_data_reg[10]_0 ;
  wire \reg_rd_data_reg[11] ;
  wire \reg_rd_data_reg[11]_0 ;
  wire \reg_rd_data_reg[12] ;
  wire \reg_rd_data_reg[12]_0 ;
  wire \reg_rd_data_reg[13] ;
  wire \reg_rd_data_reg[13]_0 ;
  wire \reg_rd_data_reg[14] ;
  wire \reg_rd_data_reg[14]_0 ;
  wire \reg_rd_data_reg[15] ;
  wire \reg_rd_data_reg[15]_0 ;
  wire \reg_rd_data_reg[1] ;
  wire \reg_rd_data_reg[1]_0 ;
  wire \reg_rd_data_reg[24] ;
  wire \reg_rd_data_reg[24]_0 ;
  wire \reg_rd_data_reg[25] ;
  wire \reg_rd_data_reg[25]_0 ;
  wire \reg_rd_data_reg[26] ;
  wire \reg_rd_data_reg[26]_0 ;
  wire \reg_rd_data_reg[27] ;
  wire \reg_rd_data_reg[27]_0 ;
  wire \reg_rd_data_reg[28] ;
  wire \reg_rd_data_reg[28]_0 ;
  wire \reg_rd_data_reg[29] ;
  wire \reg_rd_data_reg[29]_0 ;
  wire \reg_rd_data_reg[2] ;
  wire \reg_rd_data_reg[2]_0 ;
  wire \reg_rd_data_reg[2]_1 ;
  wire \reg_rd_data_reg[2]_2 ;
  wire \reg_rd_data_reg[30] ;
  wire \reg_rd_data_reg[30]_0 ;
  wire \reg_rd_data_reg[31] ;
  wire \reg_rd_data_reg[31]_0 ;
  wire [31:0]\reg_rd_data_reg[31]_1 ;
  wire \reg_rd_data_reg[3] ;
  wire \reg_rd_data_reg[3]_0 ;
  wire \reg_rd_data_reg[4] ;
  wire \reg_rd_data_reg[4]_0 ;
  wire \reg_rd_data_reg[5] ;
  wire [5:0]\reg_rd_data_reg[5]_0 ;
  wire \reg_rd_data_reg[5]_1 ;
  wire \reg_rd_data_reg[6] ;
  wire \reg_rd_data_reg[6]_0 ;
  wire \reg_rd_data_reg[7] ;
  wire \reg_rd_data_reg[7]_0 ;
  wire [7:0]\reg_rd_data_reg[7]_1 ;
  wire \reg_rd_data_reg[8] ;
  wire \reg_rd_data_reg[8]_0 ;
  wire \reg_rd_data_reg[8]_1 ;
  wire \reg_rd_data_reg[9] ;
  wire \reg_rd_data_reg[9]_0 ;
  wire [31:0]req_buf_addr;
  wire \req_buf_addr[0]_i_1_n_0 ;
  wire \req_buf_addr[10]_i_1_n_0 ;
  wire \req_buf_addr[11]_i_1_n_0 ;
  wire \req_buf_addr[12]_i_1_n_0 ;
  wire \req_buf_addr[13]_i_1_n_0 ;
  wire \req_buf_addr[14]_i_1_n_0 ;
  wire \req_buf_addr[15]_i_1_n_0 ;
  wire \req_buf_addr[16]_i_1_n_0 ;
  wire \req_buf_addr[17]_i_1_n_0 ;
  wire \req_buf_addr[18]_i_1_n_0 ;
  wire \req_buf_addr[19]_i_1_n_0 ;
  wire \req_buf_addr[1]_i_1_n_0 ;
  wire \req_buf_addr[20]_i_1_n_0 ;
  wire \req_buf_addr[21]_i_1_n_0 ;
  wire \req_buf_addr[22]_i_1_n_0 ;
  wire \req_buf_addr[23]_i_1_n_0 ;
  wire \req_buf_addr[24]_i_1_n_0 ;
  wire \req_buf_addr[25]_i_1_n_0 ;
  wire \req_buf_addr[26]_i_1_n_0 ;
  wire \req_buf_addr[27]_i_1_n_0 ;
  wire \req_buf_addr[28]_i_1_n_0 ;
  wire \req_buf_addr[29]_i_1_n_0 ;
  wire \req_buf_addr[2]_i_1_n_0 ;
  wire \req_buf_addr[30]_i_1_n_0 ;
  wire \req_buf_addr[31]_i_2_n_0 ;
  wire \req_buf_addr[31]_i_3_n_0 ;
  wire \req_buf_addr[3]_i_1_n_0 ;
  wire \req_buf_addr[4]_i_1_n_0 ;
  wire \req_buf_addr[5]_i_1_n_0 ;
  wire \req_buf_addr[6]_i_1_n_0 ;
  wire \req_buf_addr[7]_i_1_n_0 ;
  wire \req_buf_addr[8]_i_1_n_0 ;
  wire \req_buf_addr[9]_i_1_n_0 ;
  wire req_buf_addr_0;
  wire [31:0]\req_buf_addr_reg[31]_0 ;
  wire [31:0]\req_buf_addr_reg[31]_1 ;
  wire req_buf_addr_sel_i_1_n_0;
  wire req_buf_addr_sel_i_2_n_0;
  wire req_buf_addr_sel_i_3_n_0;
  wire rst_n;
  wire rst_n_0;
  wire state_ns;
  wire state_ns1__0;
  wire transf_end;
  wire transf_end0;
  wire transf_end_r;
  wire [4:0]trig_ip;
  wire wr_en;
  wire [3:1]NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED;
  wire [3:3]\NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]NLW_buf_ovr_limit_carry_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_buf_ovr_limit_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \FSM_onehot_state_cs[0]_i_1 
       (.I0(p_4_in[1]),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(final_transf_reg_n_0),
        .I3(next_buf_nfull_reg_n_0),
        .O(\FSM_onehot_state_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    \FSM_onehot_state_cs[1]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(p_4_in[1]),
        .I2(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I3(p_1_in),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00AE00AE00AE)) 
    \FSM_onehot_state_cs[2]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(state_ns1__0),
        .I3(p_4_in[1]),
        .I4(next_buf_nfull_r_reg_n_0),
        .I5(p_1_in),
        .O(\FSM_onehot_state_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state_cs[2]_i_2 
       (.I0(next_buf_nfull_reg_n_0),
        .I1(final_transf_reg_n_0),
        .O(state_ns1__0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \FSM_onehot_state_cs[3]_i_1 
       (.I0(next_buf_nfull_r_reg_n_0),
        .I1(p_1_in),
        .I2(p_4_in[1]),
        .I3(buf1_rdy),
        .O(\FSM_onehot_state_cs[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \FSM_onehot_state_cs[4]_i_1 
       (.I0(\FSM_onehot_state_cs[4]_i_3_n_0 ),
        .I1(\FSM_onehot_state_cs[4]_i_4_n_0 ),
        .I2(buf1_rdy),
        .I3(p_4_in[0]),
        .I4(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I5(transf_end),
        .O(state_ns));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state_cs[4]_i_2 
       (.I0(p_0_in1_in),
        .I1(p_4_in[1]),
        .O(\FSM_onehot_state_cs[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFAFAAAFA)) 
    \FSM_onehot_state_cs[4]_i_3 
       (.I0(fifo_rst_cntdwn_i_2_n_0),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(p_0_in1_in),
        .I3(U_dma_mm2s_data_ctrl_n_2),
        .I4(fifo_full_reg_reg_n_0),
        .I5(p_4_in[1]),
        .O(\FSM_onehot_state_cs[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \FSM_onehot_state_cs[4]_i_4 
       (.I0(p_4_in[1]),
        .I1(next_buf_nfull_r_reg_n_0),
        .I2(next_buf_nfull_reg_n_0),
        .I3(p_1_in),
        .O(\FSM_onehot_state_cs[4]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[0]_i_1_n_0 ),
        .Q(p_1_in),
        .R(rst_n_0));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_cs_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[1]_i_1_n_0 ),
        .Q(buf1_rdy),
        .S(rst_n_0));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(rst_n_0));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .R(rst_n_0));
  (* FSM_ENCODED_STATES = "SEND_DMA_REQ:10000,WAIT_BUF_FULL:00001,IDLE:00010,FIFO_RST:01000,WAIT_DATA_RDY:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_cs_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(state_ns),
        .D(\FSM_onehot_state_cs[4]_i_2_n_0 ),
        .Q(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .R(rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6 U_dma_mm2s_data_ctrl
       (.Q({\full_cnt_reg_n_0_[7] ,\full_cnt_reg_n_0_[6] ,\full_cnt_reg_n_0_[5] ,\full_cnt_reg_n_0_[4] ,\full_cnt_reg_n_0_[3] ,\full_cnt_reg_n_0_[2] ,\full_cnt_reg_n_0_[1] ,\full_cnt_reg_n_0_[0] }),
        .SR(rst_n_0),
        .\full_cnt_reg[3] (U_dma_mm2s_data_ctrl_n_2),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac1_arready_i(m_axi_dac1_arready_i),
        .m_axi_dac1_rlast_i(m_axi_dac1_rlast_i),
        .m_axi_dac1_rvalid_i(m_axi_dac1_rvalid_i),
        .m_axi_rready_reg_0(m_axi_rready_reg),
        .req_st_reg_0(m_axi_dac_arvalid_o_reg_0),
        .rst_n(rst_n),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hFFC4)) 
    buf1_rdy_i_1
       (.I0(final_transf_reg_n_0),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(p_4_in[6]),
        .O(buf1_rdy_i_1_n_0));
  FDRE buf1_rdy_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(buf1_rdy_i_1_n_0),
        .Q(buf1_rdy_reg_n_0),
        .R(buf1_rdy));
  LUT4 #(
    .INIT(16'hFF2A)) 
    buf2_rdy_i_1
       (.I0(buf2_rdy),
        .I1(final_transf_reg_n_0),
        .I2(p_0_in5_in),
        .I3(p_4_in[7]),
        .O(buf2_rdy_i_1_n_0));
  FDRE buf2_rdy_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(buf2_rdy_i_1_n_0),
        .Q(buf2_rdy),
        .R(buf1_rdy));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry
       (.CI(1'b0),
        .CO({buf_ovr_limit0_carry_n_0,buf_ovr_limit0_carry_n_1,buf_ovr_limit0_carry_n_2,buf_ovr_limit0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[7],1'b0}),
        .O({buf_ovr_limit0_carry_n_4,buf_ovr_limit0_carry_n_5,buf_ovr_limit0_carry_n_6,buf_ovr_limit0_carry_n_7}),
        .S({Q[9:8],buf_ovr_limit0_carry_i_1_n_0,Q[6]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__0
       (.CI(buf_ovr_limit0_carry_n_0),
        .CO({buf_ovr_limit0_carry__0_n_0,buf_ovr_limit0_carry__0_n_1,buf_ovr_limit0_carry__0_n_2,buf_ovr_limit0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__0_n_4,buf_ovr_limit0_carry__0_n_5,buf_ovr_limit0_carry__0_n_6,buf_ovr_limit0_carry__0_n_7}),
        .S(Q[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__1
       (.CI(buf_ovr_limit0_carry__0_n_0),
        .CO({buf_ovr_limit0_carry__1_n_0,buf_ovr_limit0_carry__1_n_1,buf_ovr_limit0_carry__1_n_2,buf_ovr_limit0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__1_n_4,buf_ovr_limit0_carry__1_n_5,buf_ovr_limit0_carry__1_n_6,buf_ovr_limit0_carry__1_n_7}),
        .S(Q[17:14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__2
       (.CI(buf_ovr_limit0_carry__1_n_0),
        .CO({buf_ovr_limit0_carry__2_n_0,buf_ovr_limit0_carry__2_n_1,buf_ovr_limit0_carry__2_n_2,buf_ovr_limit0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__2_n_4,buf_ovr_limit0_carry__2_n_5,buf_ovr_limit0_carry__2_n_6,buf_ovr_limit0_carry__2_n_7}),
        .S(Q[21:18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__3
       (.CI(buf_ovr_limit0_carry__2_n_0),
        .CO({buf_ovr_limit0_carry__3_n_0,buf_ovr_limit0_carry__3_n_1,buf_ovr_limit0_carry__3_n_2,buf_ovr_limit0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__3_n_4,buf_ovr_limit0_carry__3_n_5,buf_ovr_limit0_carry__3_n_6,buf_ovr_limit0_carry__3_n_7}),
        .S(Q[25:22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__4
       (.CI(buf_ovr_limit0_carry__3_n_0),
        .CO({buf_ovr_limit0_carry__4_n_0,buf_ovr_limit0_carry__4_n_1,buf_ovr_limit0_carry__4_n_2,buf_ovr_limit0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({buf_ovr_limit0_carry__4_n_4,buf_ovr_limit0_carry__4_n_5,buf_ovr_limit0_carry__4_n_6,buf_ovr_limit0_carry__4_n_7}),
        .S(Q[29:26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buf_ovr_limit0_carry__5
       (.CI(buf_ovr_limit0_carry__4_n_0),
        .CO({NLW_buf_ovr_limit0_carry__5_CO_UNCONNECTED[3:1],buf_ovr_limit0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buf_ovr_limit0_carry__5_O_UNCONNECTED[3:2],buf_ovr_limit0_carry__5_n_6,buf_ovr_limit0_carry__5_n_7}),
        .S({1'b0,1'b0,Q[31:30]}));
  LUT1 #(
    .INIT(2'h1)) 
    buf_ovr_limit0_carry_i_1
       (.I0(Q[7]),
        .O(buf_ovr_limit0_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\buf_ovr_limit0_inferred__0/i__carry_n_0 ,\buf_ovr_limit0_inferred__0/i__carry_n_1 ,\buf_ovr_limit0_inferred__0/i__carry_n_2 ,\buf_ovr_limit0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[3:0]),
        .O(buf_ovr_limit0[3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__0 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__0_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[7:4]),
        .O(buf_ovr_limit0[7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__1 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__0_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__1_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[11:8]),
        .O(buf_ovr_limit0[11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__2 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__1_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__2_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[15:12]),
        .O(buf_ovr_limit0[15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__3 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__2_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__3_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[19:16]),
        .O(buf_ovr_limit0[19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__4 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__3_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__4_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[23:20]),
        .O(buf_ovr_limit0[23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__5 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__4_n_0 ),
        .CO({\buf_ovr_limit0_inferred__0/i__carry__5_n_0 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(req_buf_addr[27:24]),
        .O(buf_ovr_limit0[27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buf_ovr_limit0_inferred__0/i__carry__6 
       (.CI(\buf_ovr_limit0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_buf_ovr_limit0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\buf_ovr_limit0_inferred__0/i__carry__6_n_1 ,\buf_ovr_limit0_inferred__0/i__carry__6_n_2 ,\buf_ovr_limit0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,req_buf_addr[30:28]}),
        .O(buf_ovr_limit0[31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry
       (.CI(1'b0),
        .CO({buf_ovr_limit_carry_n_0,buf_ovr_limit_carry_n_1,buf_ovr_limit_carry_n_2,buf_ovr_limit_carry_n_3}),
        .CYINIT(1'b1),
        .DI({buf_ovr_limit_carry_i_1_n_0,buf_ovr_limit_carry_i_2_n_0,buf_ovr_limit_carry_i_3_n_0,buf_ovr_limit_carry_i_4_n_0}),
        .O(NLW_buf_ovr_limit_carry_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry_i_5_n_0,buf_ovr_limit_carry_i_6_n_0,buf_ovr_limit_carry_i_7_n_0,buf_ovr_limit_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__0
       (.CI(buf_ovr_limit_carry_n_0),
        .CO({buf_ovr_limit_carry__0_n_0,buf_ovr_limit_carry__0_n_1,buf_ovr_limit_carry__0_n_2,buf_ovr_limit_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__0_i_1_n_0,buf_ovr_limit_carry__0_i_2_n_0,buf_ovr_limit_carry__0_i_3_n_0,buf_ovr_limit_carry__0_i_4_n_0}),
        .O(NLW_buf_ovr_limit_carry__0_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__0_i_5_n_0,buf_ovr_limit_carry__0_i_6_n_0,buf_ovr_limit_carry__0_i_7_n_0,buf_ovr_limit_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_1
       (.I0(buf_ovr_limit0_carry__1_n_7),
        .I1(buf_ovr_limit0[14]),
        .I2(buf_ovr_limit0[15]),
        .I3(buf_ovr_limit0_carry__1_n_6),
        .O(buf_ovr_limit_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_2
       (.I0(buf_ovr_limit0_carry__0_n_5),
        .I1(buf_ovr_limit0[12]),
        .I2(buf_ovr_limit0[13]),
        .I3(buf_ovr_limit0_carry__0_n_4),
        .O(buf_ovr_limit_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_3
       (.I0(buf_ovr_limit0_carry__0_n_7),
        .I1(buf_ovr_limit0[10]),
        .I2(buf_ovr_limit0[11]),
        .I3(buf_ovr_limit0_carry__0_n_6),
        .O(buf_ovr_limit_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__0_i_4
       (.I0(buf_ovr_limit0_carry_n_5),
        .I1(buf_ovr_limit0[8]),
        .I2(buf_ovr_limit0[9]),
        .I3(buf_ovr_limit0_carry_n_4),
        .O(buf_ovr_limit_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_5
       (.I0(buf_ovr_limit0[15]),
        .I1(buf_ovr_limit0_carry__1_n_6),
        .I2(buf_ovr_limit0_carry__1_n_7),
        .I3(buf_ovr_limit0[14]),
        .O(buf_ovr_limit_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_6
       (.I0(buf_ovr_limit0[13]),
        .I1(buf_ovr_limit0_carry__0_n_4),
        .I2(buf_ovr_limit0_carry__0_n_5),
        .I3(buf_ovr_limit0[12]),
        .O(buf_ovr_limit_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_7
       (.I0(buf_ovr_limit0[11]),
        .I1(buf_ovr_limit0_carry__0_n_6),
        .I2(buf_ovr_limit0_carry__0_n_7),
        .I3(buf_ovr_limit0[10]),
        .O(buf_ovr_limit_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__0_i_8
       (.I0(buf_ovr_limit0[9]),
        .I1(buf_ovr_limit0_carry_n_4),
        .I2(buf_ovr_limit0_carry_n_5),
        .I3(buf_ovr_limit0[8]),
        .O(buf_ovr_limit_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__1
       (.CI(buf_ovr_limit_carry__0_n_0),
        .CO({buf_ovr_limit_carry__1_n_0,buf_ovr_limit_carry__1_n_1,buf_ovr_limit_carry__1_n_2,buf_ovr_limit_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__1_i_1_n_0,buf_ovr_limit_carry__1_i_2_n_0,buf_ovr_limit_carry__1_i_3_n_0,buf_ovr_limit_carry__1_i_4_n_0}),
        .O(NLW_buf_ovr_limit_carry__1_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__1_i_5_n_0,buf_ovr_limit_carry__1_i_6_n_0,buf_ovr_limit_carry__1_i_7_n_0,buf_ovr_limit_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_1
       (.I0(buf_ovr_limit0_carry__3_n_7),
        .I1(buf_ovr_limit0[22]),
        .I2(buf_ovr_limit0[23]),
        .I3(buf_ovr_limit0_carry__3_n_6),
        .O(buf_ovr_limit_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_2
       (.I0(buf_ovr_limit0_carry__2_n_5),
        .I1(buf_ovr_limit0[20]),
        .I2(buf_ovr_limit0[21]),
        .I3(buf_ovr_limit0_carry__2_n_4),
        .O(buf_ovr_limit_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_3
       (.I0(buf_ovr_limit0_carry__2_n_7),
        .I1(buf_ovr_limit0[18]),
        .I2(buf_ovr_limit0[19]),
        .I3(buf_ovr_limit0_carry__2_n_6),
        .O(buf_ovr_limit_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__1_i_4
       (.I0(buf_ovr_limit0_carry__1_n_5),
        .I1(buf_ovr_limit0[16]),
        .I2(buf_ovr_limit0[17]),
        .I3(buf_ovr_limit0_carry__1_n_4),
        .O(buf_ovr_limit_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_5
       (.I0(buf_ovr_limit0[23]),
        .I1(buf_ovr_limit0_carry__3_n_6),
        .I2(buf_ovr_limit0_carry__3_n_7),
        .I3(buf_ovr_limit0[22]),
        .O(buf_ovr_limit_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_6
       (.I0(buf_ovr_limit0[21]),
        .I1(buf_ovr_limit0_carry__2_n_4),
        .I2(buf_ovr_limit0_carry__2_n_5),
        .I3(buf_ovr_limit0[20]),
        .O(buf_ovr_limit_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_7
       (.I0(buf_ovr_limit0[19]),
        .I1(buf_ovr_limit0_carry__2_n_6),
        .I2(buf_ovr_limit0_carry__2_n_7),
        .I3(buf_ovr_limit0[18]),
        .O(buf_ovr_limit_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__1_i_8
       (.I0(buf_ovr_limit0[17]),
        .I1(buf_ovr_limit0_carry__1_n_4),
        .I2(buf_ovr_limit0_carry__1_n_5),
        .I3(buf_ovr_limit0[16]),
        .O(buf_ovr_limit_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 buf_ovr_limit_carry__2
       (.CI(buf_ovr_limit_carry__1_n_0),
        .CO({buf_ovr_limit,buf_ovr_limit_carry__2_n_1,buf_ovr_limit_carry__2_n_2,buf_ovr_limit_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({buf_ovr_limit_carry__2_i_1_n_0,buf_ovr_limit_carry__2_i_2_n_0,buf_ovr_limit_carry__2_i_3_n_0,buf_ovr_limit_carry__2_i_4_n_0}),
        .O(NLW_buf_ovr_limit_carry__2_O_UNCONNECTED[3:0]),
        .S({buf_ovr_limit_carry__2_i_5_n_0,buf_ovr_limit_carry__2_i_6_n_0,buf_ovr_limit_carry__2_i_7_n_0,buf_ovr_limit_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_1
       (.I0(buf_ovr_limit0_carry__5_n_7),
        .I1(buf_ovr_limit0[30]),
        .I2(buf_ovr_limit0[31]),
        .I3(buf_ovr_limit0_carry__5_n_6),
        .O(buf_ovr_limit_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_2
       (.I0(buf_ovr_limit0_carry__4_n_5),
        .I1(buf_ovr_limit0[28]),
        .I2(buf_ovr_limit0[29]),
        .I3(buf_ovr_limit0_carry__4_n_4),
        .O(buf_ovr_limit_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_3
       (.I0(buf_ovr_limit0_carry__4_n_7),
        .I1(buf_ovr_limit0[26]),
        .I2(buf_ovr_limit0[27]),
        .I3(buf_ovr_limit0_carry__4_n_6),
        .O(buf_ovr_limit_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry__2_i_4
       (.I0(buf_ovr_limit0_carry__3_n_5),
        .I1(buf_ovr_limit0[24]),
        .I2(buf_ovr_limit0[25]),
        .I3(buf_ovr_limit0_carry__3_n_4),
        .O(buf_ovr_limit_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_5
       (.I0(buf_ovr_limit0[31]),
        .I1(buf_ovr_limit0_carry__5_n_6),
        .I2(buf_ovr_limit0_carry__5_n_7),
        .I3(buf_ovr_limit0[30]),
        .O(buf_ovr_limit_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_6
       (.I0(buf_ovr_limit0[29]),
        .I1(buf_ovr_limit0_carry__4_n_4),
        .I2(buf_ovr_limit0_carry__4_n_5),
        .I3(buf_ovr_limit0[28]),
        .O(buf_ovr_limit_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_7
       (.I0(buf_ovr_limit0[27]),
        .I1(buf_ovr_limit0_carry__4_n_6),
        .I2(buf_ovr_limit0_carry__4_n_7),
        .I3(buf_ovr_limit0[26]),
        .O(buf_ovr_limit_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry__2_i_8
       (.I0(buf_ovr_limit0[25]),
        .I1(buf_ovr_limit0_carry__3_n_4),
        .I2(buf_ovr_limit0_carry__3_n_5),
        .I3(buf_ovr_limit0[24]),
        .O(buf_ovr_limit_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_1
       (.I0(buf_ovr_limit0_carry_n_7),
        .I1(buf_ovr_limit0[6]),
        .I2(buf_ovr_limit0[7]),
        .I3(buf_ovr_limit0_carry_n_6),
        .O(buf_ovr_limit_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_2
       (.I0(Q[4]),
        .I1(buf_ovr_limit0[4]),
        .I2(buf_ovr_limit0[5]),
        .I3(Q[5]),
        .O(buf_ovr_limit_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_3
       (.I0(Q[2]),
        .I1(buf_ovr_limit0[2]),
        .I2(buf_ovr_limit0[3]),
        .I3(Q[3]),
        .O(buf_ovr_limit_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    buf_ovr_limit_carry_i_4
       (.I0(Q[0]),
        .I1(buf_ovr_limit0[0]),
        .I2(buf_ovr_limit0[1]),
        .I3(Q[1]),
        .O(buf_ovr_limit_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_5
       (.I0(buf_ovr_limit0[7]),
        .I1(buf_ovr_limit0_carry_n_6),
        .I2(buf_ovr_limit0_carry_n_7),
        .I3(buf_ovr_limit0[6]),
        .O(buf_ovr_limit_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_6
       (.I0(buf_ovr_limit0[5]),
        .I1(Q[5]),
        .I2(buf_ovr_limit0[4]),
        .I3(Q[4]),
        .O(buf_ovr_limit_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_7
       (.I0(buf_ovr_limit0[3]),
        .I1(Q[3]),
        .I2(buf_ovr_limit0[2]),
        .I3(Q[2]),
        .O(buf_ovr_limit_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    buf_ovr_limit_carry_i_8
       (.I0(buf_ovr_limit0[1]),
        .I1(Q[1]),
        .I2(buf_ovr_limit0[0]),
        .I3(Q[0]),
        .O(buf_ovr_limit_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[0]_i_1__1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[0]),
        .I2(req_buf_addr[0]),
        .I3(buf1_rdy),
        .I4(in21[0]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[0]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [0]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [0]),
        .O(in21[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[10]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_7),
        .I2(req_buf_addr[10]),
        .I3(buf1_rdy),
        .I4(in21[10]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[10]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [10]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [10]),
        .O(in21[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[11]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_6),
        .I2(req_buf_addr[11]),
        .I3(buf1_rdy),
        .I4(in21[11]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[11]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [11]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [11]),
        .O(in21[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[12]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_5),
        .I2(req_buf_addr[12]),
        .I3(buf1_rdy),
        .I4(in21[12]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[12]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [12]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [12]),
        .O(in21[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[13]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__0_n_4),
        .I2(req_buf_addr[13]),
        .I3(buf1_rdy),
        .I4(in21[13]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[13]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [13]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [13]),
        .O(in21[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[14]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_7),
        .I2(req_buf_addr[14]),
        .I3(buf1_rdy),
        .I4(in21[14]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[14]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [14]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [14]),
        .O(in21[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[15]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_6),
        .I2(req_buf_addr[15]),
        .I3(buf1_rdy),
        .I4(in21[15]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[15]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [15]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [15]),
        .O(in21[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[16]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_5),
        .I2(req_buf_addr[16]),
        .I3(buf1_rdy),
        .I4(in21[16]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[16]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [16]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [16]),
        .O(in21[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[17]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__1_n_4),
        .I2(req_buf_addr[17]),
        .I3(buf1_rdy),
        .I4(in21[17]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[17]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [17]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [17]),
        .O(in21[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[18]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_7),
        .I2(req_buf_addr[18]),
        .I3(buf1_rdy),
        .I4(in21[18]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[18]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [18]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [18]),
        .O(in21[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[19]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_6),
        .I2(req_buf_addr[19]),
        .I3(buf1_rdy),
        .I4(in21[19]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[19]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [19]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [19]),
        .O(in21[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[1]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[1]),
        .I2(req_buf_addr[1]),
        .I3(buf1_rdy),
        .I4(in21[1]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[1]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [1]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [1]),
        .O(in21[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[20]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_5),
        .I2(req_buf_addr[20]),
        .I3(buf1_rdy),
        .I4(in21[20]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[20]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [20]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [20]),
        .O(in21[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[21]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__2_n_4),
        .I2(req_buf_addr[21]),
        .I3(buf1_rdy),
        .I4(in21[21]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[21]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [21]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [21]),
        .O(in21[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[22]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_7),
        .I2(req_buf_addr[22]),
        .I3(buf1_rdy),
        .I4(in21[22]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[22]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [22]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [22]),
        .O(in21[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[23]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_6),
        .I2(req_buf_addr[23]),
        .I3(buf1_rdy),
        .I4(in21[23]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[23]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [23]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [23]),
        .O(in21[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[24]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_5),
        .I2(req_buf_addr[24]),
        .I3(buf1_rdy),
        .I4(in21[24]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[24]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [24]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [24]),
        .O(in21[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[25]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__3_n_4),
        .I2(req_buf_addr[25]),
        .I3(buf1_rdy),
        .I4(in21[25]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[25]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [25]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [25]),
        .O(in21[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[26]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_7),
        .I2(req_buf_addr[26]),
        .I3(buf1_rdy),
        .I4(in21[26]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[26]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [26]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [26]),
        .O(in21[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[27]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_6),
        .I2(req_buf_addr[27]),
        .I3(buf1_rdy),
        .I4(in21[27]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[27]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [27]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [27]),
        .O(in21[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[28]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_5),
        .I2(req_buf_addr[28]),
        .I3(buf1_rdy),
        .I4(in21[28]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[28]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [28]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [28]),
        .O(in21[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[29]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__4_n_4),
        .I2(req_buf_addr[29]),
        .I3(buf1_rdy),
        .I4(in21[29]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[29]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [29]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [29]),
        .O(in21[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[2]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[2]),
        .I2(req_buf_addr[2]),
        .I3(buf1_rdy),
        .I4(in21[2]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[2]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [2]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [2]),
        .O(in21[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[30]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__5_n_7),
        .I2(req_buf_addr[30]),
        .I3(buf1_rdy),
        .I4(in21[30]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[30]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [30]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [30]),
        .O(in21[30]));
  LUT6 #(
    .INIT(64'hFFFCEECCFEFCEECC)) 
    \dac_rp_curr[31]_i_1 
       (.I0(\dac_rp_curr[31]_i_3_n_0 ),
        .I1(buf1_rdy),
        .I2(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I3(\dac_rp_curr[31]_i_5_n_0 ),
        .I4(transf_end),
        .I5(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(dac_rp_curr));
  LUT4 #(
    .INIT(16'hF888)) 
    \dac_rp_curr[31]_i_10 
       (.I0(\reg_rd_data_reg[5]_0 [3]),
        .I1(trig_ip[3]),
        .I2(\reg_rd_data_reg[5]_0 [4]),
        .I3(trig_ip[4]),
        .O(\dac_rp_curr[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[31]_i_2 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry__5_n_6),
        .I2(buf1_rdy),
        .I3(req_buf_addr[31]),
        .I4(in21[31]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac_rp_curr[31]_i_3 
       (.I0(p_1_in),
        .I1(next_buf_nfull_reg_n_0),
        .O(\dac_rp_curr[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dac_rp_curr[31]_i_4__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(ctl_trg__0),
        .I2(final_transf_reg_n_0),
        .O(\dac_rp_curr[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \dac_rp_curr[31]_i_5 
       (.I0(buf2_rdy),
        .I1(p_0_in5_in),
        .I2(buf1_rdy_reg_n_0),
        .O(\dac_rp_curr[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[31]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [31]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [31]),
        .O(in21[31]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \dac_rp_curr[31]_i_7__0 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(final_transf_reg_n_0),
        .I2(ctl_trg__0),
        .I3(p_1_in),
        .O(\dac_rp_curr[31]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \dac_rp_curr[31]_i_8 
       (.I0(\reg_rd_data_reg[5]_0 [2]),
        .I1(trig_ip[2]),
        .I2(event_num_trig),
        .I3(\dac_rp_curr[31]_i_9_n_0 ),
        .I4(\dac_rp_curr[31]_i_10_n_0 ),
        .O(ctl_trg__0));
  LUT4 #(
    .INIT(16'hF888)) 
    \dac_rp_curr[31]_i_9 
       (.I0(\reg_rd_data_reg[5]_0 [0]),
        .I1(trig_ip[0]),
        .I2(\reg_rd_data_reg[5]_0 [1]),
        .I3(trig_ip[1]),
        .O(\dac_rp_curr[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[3]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[3]),
        .I2(req_buf_addr[3]),
        .I3(buf1_rdy),
        .I4(in21[3]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[3]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [3]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [3]),
        .O(in21[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[4]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[4]),
        .I2(req_buf_addr[4]),
        .I3(buf1_rdy),
        .I4(in21[4]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[4]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [4]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [4]),
        .O(in21[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[5]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(Q[5]),
        .I2(req_buf_addr[5]),
        .I3(buf1_rdy),
        .I4(in21[5]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[5]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [5]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [5]),
        .O(in21[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[6]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry_n_7),
        .I2(req_buf_addr[6]),
        .I3(buf1_rdy),
        .I4(in21[6]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[6]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [6]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [6]),
        .O(in21[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[7]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry_n_6),
        .I2(req_buf_addr[7]),
        .I3(buf1_rdy),
        .I4(in21[7]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[7]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [7]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [7]),
        .O(in21[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[8]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry_n_5),
        .I2(req_buf_addr[8]),
        .I3(buf1_rdy),
        .I4(in21[8]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[8]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [8]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [8]),
        .O(in21[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac_rp_curr[9]_i_1 
       (.I0(\dac_rp_curr[31]_i_4__0_n_0 ),
        .I1(buf_ovr_limit0_carry_n_4),
        .I2(req_buf_addr[9]),
        .I3(buf1_rdy),
        .I4(in21[9]),
        .I5(\dac_rp_curr[31]_i_7__0_n_0 ),
        .O(\dac_rp_curr[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \dac_rp_curr[9]_i_2 
       (.I0(\req_buf_addr_reg[31]_0 [9]),
        .I1(buf1_rdy_reg_n_0),
        .I2(p_0_in5_in),
        .I3(\req_buf_addr_reg[31]_1 [9]),
        .O(in21[9]));
  FDRE \dac_rp_curr_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[10] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[11] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[12] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[13] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[14] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[15] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[16] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[17] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[18] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[19] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[20] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[21] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[22] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[23] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[24] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[25] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[26] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[27] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[28] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[29] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[30] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[31] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[31]_i_2_n_0 ),
        .Q(Q[31]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(rst_n_0));
  FDRE \dac_rp_curr_reg[9] 
       (.C(m_axi_dac1_aclk),
        .CE(dac_rp_curr),
        .D(\dac_rp_curr[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(rst_n_0));
  LUT4 #(
    .INIT(16'h0DFD)) 
    fifo_full_reg_i_1
       (.I0(rst_n),
        .I1(fifo_full_reg_reg_n_0),
        .I2(transf_end),
        .I3(U_dma_mm2s_data_ctrl_n_2),
        .O(fifo_full_reg_i_1_n_0));
  FDRE fifo_full_reg_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_full_reg_i_1_n_0),
        .Q(fifo_full_reg_reg_n_0),
        .R(1'b0));
  FDRE fifo_re_r2_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re_r),
        .Q(fifo_re_r2),
        .R(1'b0));
  FDRE fifo_re_r3_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re_r2),
        .Q(fifo_re_r3),
        .R(1'b0));
  FDRE fifo_re_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_re0),
        .Q(fifo_re_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rst_cnt[0]_i_1 
       (.I0(fifo_rst_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_rst_cnt[1]_i_1 
       (.I0(fifo_rst_cnt_reg[0]),
        .I1(fifo_rst_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_rst_cnt[2]_i_1 
       (.I0(fifo_rst_cnt_reg[1]),
        .I1(fifo_rst_cnt_reg[0]),
        .I2(fifo_rst_cnt_reg[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rst_cnt[3]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .O(\fifo_rst_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_rst_cnt[3]_i_2 
       (.I0(fifo_rst_cnt_reg[0]),
        .I1(fifo_rst_cnt_reg[1]),
        .I2(fifo_rst_cnt_reg[2]),
        .I3(fifo_rst_cnt_reg[3]),
        .O(p_0_in[3]));
  FDRE \fifo_rst_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(fifo_rst_cnt_reg[0]),
        .R(\fifo_rst_cnt[3]_i_1_n_0 ));
  FDRE \fifo_rst_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(fifo_rst_cnt_reg[1]),
        .R(\fifo_rst_cnt[3]_i_1_n_0 ));
  FDRE \fifo_rst_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(fifo_rst_cnt_reg[2]),
        .R(\fifo_rst_cnt[3]_i_1_n_0 ));
  FDRE \fifo_rst_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(fifo_rst_cnt_reg[3]),
        .R(\fifo_rst_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAFAAA22)) 
    fifo_rst_cntdwn_i_1
       (.I0(p_1_in),
        .I1(next_buf_nfull_reg_n_0),
        .I2(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I3(fifo_rst_cntdwn_i_2_n_0),
        .I4(fifo_rst_cntdwn_reg_n_0),
        .O(fifo_rst_cntdwn_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    fifo_rst_cntdwn_i_2
       (.I0(fifo_rst_cnt_reg[3]),
        .I1(fifo_rst_cnt_reg[2]),
        .I2(fifo_rst_cnt_reg[1]),
        .I3(fifo_rst_cnt_reg[0]),
        .I4(p_4_in[1]),
        .I5(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .O(fifo_rst_cntdwn_i_2_n_0));
  FDRE fifo_rst_cntdwn_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(fifo_rst_cntdwn_i_1_n_0),
        .Q(fifo_rst_cntdwn_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBBBBBBBF0000000)) 
    final_transf_i_1
       (.I0(next_buf_nfull_reg_n_0),
        .I1(p_1_in),
        .I2(m_axi_dac1_rlast_i),
        .I3(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I4(buf_ovr_limit),
        .I5(final_transf_reg_n_0),
        .O(final_transf_i_1_n_0));
  FDRE final_transf_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(final_transf_i_1_n_0),
        .Q(final_transf_reg_n_0),
        .R(buf1_rdy));
  LUT6 #(
    .INIT(64'hAAABAAABAAABFFEF)) 
    \full_cnt[0]_i_1 
       (.I0(\full_cnt[0]_i_2_n_0 ),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(p_1_in),
        .I3(p_0_in1_in),
        .I4(\full_cnt_reg_n_0_[7] ),
        .I5(\full_cnt_reg_n_0_[0] ),
        .O(\full_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFFAA22AAAA)) 
    \full_cnt[0]_i_2 
       (.I0(p_0_in1_in),
        .I1(fifo_re_r3),
        .I2(m_axi_dac1_rvalid_i),
        .I3(fifo_re_r2),
        .I4(U_dma_mm2s_data_ctrl_n_2),
        .I5(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(\full_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[1]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .O(\full_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \full_cnt[2]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .O(\full_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0222222220000000)) 
    \full_cnt[3]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt_reg_n_0_[1] ),
        .I3(\full_cnt_reg_n_0_[0] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .I5(\full_cnt_reg_n_0_[3] ),
        .O(\full_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[4]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[4]_i_2_n_0 ),
        .I3(\full_cnt_reg_n_0_[4] ),
        .O(\full_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \full_cnt[4]_i_2 
       (.I0(\full_cnt_reg_n_0_[3] ),
        .I1(\full_cnt_reg_n_0_[1] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[2] ),
        .O(\full_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[5]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[5]_i_2_n_0 ),
        .I3(\full_cnt_reg_n_0_[5] ),
        .O(\full_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \full_cnt[5]_i_2 
       (.I0(\full_cnt_reg_n_0_[4] ),
        .I1(\full_cnt_reg_n_0_[2] ),
        .I2(\full_cnt_reg_n_0_[0] ),
        .I3(\full_cnt_reg_n_0_[1] ),
        .I4(\full_cnt_reg_n_0_[3] ),
        .O(\full_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \full_cnt[6]_i_1 
       (.I0(\full_cnt[7]_i_3_n_0 ),
        .I1(\full_cnt_reg_n_0_[7] ),
        .I2(\full_cnt[7]_i_6_n_0 ),
        .I3(\full_cnt_reg_n_0_[6] ),
        .O(\full_cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \full_cnt[7]_i_1 
       (.I0(p_1_in),
        .I1(\full_cnt[7]_i_3_n_0 ),
        .I2(fifo_full0__11),
        .I3(\full_cnt[7]_i_5_n_0 ),
        .O(full_cnt));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \full_cnt[7]_i_2 
       (.I0(\full_cnt[7]_i_6_n_0 ),
        .I1(\full_cnt_reg_n_0_[6] ),
        .I2(\full_cnt_reg_n_0_[7] ),
        .I3(\full_cnt[7]_i_3_n_0 ),
        .O(\full_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E0A000000000)) 
    \full_cnt[7]_i_3 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(fifo_re_r3),
        .I3(m_axi_dac1_rvalid_i),
        .I4(fifo_re_r2),
        .I5(U_dma_mm2s_data_ctrl_n_2),
        .O(\full_cnt[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \full_cnt[7]_i_5 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in1_in),
        .I2(transf_end_r),
        .I3(transf_end),
        .I4(U_dma_mm2s_data_ctrl_n_2),
        .O(\full_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \full_cnt[7]_i_6 
       (.I0(\full_cnt_reg_n_0_[5] ),
        .I1(\full_cnt_reg_n_0_[3] ),
        .I2(\full_cnt_reg_n_0_[1] ),
        .I3(\full_cnt_reg_n_0_[0] ),
        .I4(\full_cnt_reg_n_0_[2] ),
        .I5(\full_cnt_reg_n_0_[4] ),
        .O(\full_cnt[7]_i_6_n_0 ));
  FDRE \full_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[0]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[0] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[1]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[1] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[2]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[2] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[3]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[3] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[4]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[4] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[5]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[5] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[6]_i_1_n_0 ),
        .Q(\full_cnt_reg_n_0_[6] ),
        .R(rst_n_0));
  FDRE \full_cnt_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(full_cnt),
        .D(\full_cnt[7]_i_2_n_0 ),
        .Q(\full_cnt_reg_n_0_[7] ),
        .R(rst_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1
       (.I0(req_buf_addr[7]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [7]),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(req_buf_addr[6]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [6]),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(req_buf_addr[5]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [5]),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(req_buf_addr[4]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [4]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1
       (.I0(req_buf_addr[11]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [11]),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2
       (.I0(req_buf_addr[10]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [10]),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(req_buf_addr[9]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [9]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(req_buf_addr[8]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [8]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(req_buf_addr[15]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [15]),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2
       (.I0(req_buf_addr[14]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [14]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3
       (.I0(req_buf_addr[13]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [13]),
        .O(i__carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4
       (.I0(req_buf_addr[12]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [12]),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_1
       (.I0(req_buf_addr[19]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [19]),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_2
       (.I0(req_buf_addr[18]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [18]),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_3
       (.I0(req_buf_addr[17]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [17]),
        .O(i__carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_4
       (.I0(req_buf_addr[16]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [16]),
        .O(i__carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_1
       (.I0(req_buf_addr[23]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [23]),
        .O(i__carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_2
       (.I0(req_buf_addr[22]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [22]),
        .O(i__carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_3
       (.I0(req_buf_addr[21]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [21]),
        .O(i__carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_4
       (.I0(req_buf_addr[20]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [20]),
        .O(i__carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_1
       (.I0(req_buf_addr[27]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [27]),
        .O(i__carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_2
       (.I0(req_buf_addr[26]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [26]),
        .O(i__carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_3
       (.I0(req_buf_addr[25]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [25]),
        .O(i__carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_4
       (.I0(req_buf_addr[24]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [24]),
        .O(i__carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_1
       (.I0(req_buf_addr[31]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [31]),
        .O(i__carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_2
       (.I0(req_buf_addr[30]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [30]),
        .O(i__carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_3
       (.I0(req_buf_addr[29]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [29]),
        .O(i__carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_4
       (.I0(req_buf_addr[28]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [28]),
        .O(i__carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1
       (.I0(req_buf_addr[3]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [3]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(req_buf_addr[2]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [2]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(req_buf_addr[1]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [1]),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(req_buf_addr[0]),
        .I1(\buf_ovr_limit0_inferred__0/i__carry__6_0 [0]),
        .O(i__carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h4CFF0808)) 
    m_axi_dac_arvalid_o_i_1
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(m_axi_dac_arvalid_o_reg_0),
        .I2(m_axi_dac1_arready_i),
        .I3(U_dma_mm2s_data_ctrl_n_2),
        .I4(p_0_in1_in),
        .O(m_axi_dac_arvalid_o_i_1_n_0));
  FDRE m_axi_dac_arvalid_o_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(m_axi_dac_arvalid_o_i_1_n_0),
        .Q(m_axi_dac_arvalid_o_reg_0),
        .R(rst_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    next_buf_nfull_i_1
       (.I0(buf1_rdy),
        .I1(next_buf_nfull_i_2_n_0),
        .I2(p_4_in[7]),
        .I3(p_4_in[6]),
        .O(next_buf_nfull_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1000D000)) 
    next_buf_nfull_i_2
       (.I0(buf2_rdy),
        .I1(p_0_in5_in),
        .I2(buf_ovr_limit),
        .I3(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I4(buf1_rdy_reg_n_0),
        .I5(next_buf_nfull_reg_n_0),
        .O(next_buf_nfull_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFD5550000C000)) 
    next_buf_nfull_r_i_1
       (.I0(p_1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(buf_ovr_limit),
        .I3(m_axi_dac1_rlast_i),
        .I4(next_buf_nfull_reg_n_0),
        .I5(next_buf_nfull_r_reg_n_0),
        .O(next_buf_nfull_r_i_1_n_0));
  FDRE next_buf_nfull_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(next_buf_nfull_r_i_1_n_0),
        .Q(next_buf_nfull_r_reg_n_0),
        .R(buf1_rdy));
  FDRE next_buf_nfull_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(next_buf_nfull_i_1_n_0),
        .Q(next_buf_nfull_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[0]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [0]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[1]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [1]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[4]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [4]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[5]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [5]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[6]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [6]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl[7]_i_1 
       (.I0(\reg_ctrl_reg[7]_0 [7]),
        .I1(ctrl_cha),
        .O(\reg_ctrl[7]_i_1_n_0 ));
  FDRE \reg_ctrl_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[0]_i_1_n_0 ),
        .Q(p_4_in[0]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[1]_i_1_n_0 ),
        .Q(p_4_in[1]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(ctrl_cha),
        .D(\reg_ctrl_reg[7]_0 [2]),
        .Q(p_4_in[2]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(ctrl_cha),
        .D(\reg_ctrl_reg[7]_0 [3]),
        .Q(p_4_in[3]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[4]_i_1_n_0 ),
        .Q(p_4_in[4]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[5]_i_1_n_0 ),
        .Q(p_4_in[5]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[6]_i_1_n_0 ),
        .Q(p_4_in[6]),
        .R(rst_n_0));
  FDRE \reg_ctrl_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\reg_ctrl[7]_i_1_n_0 ),
        .Q(p_4_in[7]),
        .R(rst_n_0));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0AFA0)) 
    \reg_rd_data[0]_i_1 
       (.I0(\reg_rd_data_reg[0] ),
        .I1(\reg_rd_data_reg[0]_0 ),
        .I2(\reg_rd_data_reg[0]_1 ),
        .I3(\reg_rd_data[0]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data[0]_i_5_n_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \reg_rd_data[0]_i_4 
       (.I0(\reg_rd_data[0]_i_6_n_0 ),
        .I1(\reg_rd_data[0]_i_7_n_0 ),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[0]_i_5 
       (.I0(\reg_rd_data_reg[0]_4 ),
        .I1(\reg_rd_data_reg[31]_1 [0]),
        .I2(\reg_rd_data_reg[0]_5 ),
        .I3(p_10_in[0]),
        .I4(\reg_rd_data[0]_i_8_n_0 ),
        .I5(\reg_rd_data_reg[0]_6 ),
        .O(\reg_rd_data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[0]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [0]),
        .I1(p_3_in[0]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [0]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [0]),
        .O(\reg_rd_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[0]_i_7 
       (.I0(\reg_rd_data_reg[5]_0 [0]),
        .I1(\reg_rd_data[4]_i_4_0 [0]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(p_4_in[0]),
        .I5(\reg_rd_data[4]_i_4_1 [0]),
        .O(\reg_rd_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[0]_i_8 
       (.I0(\reg_rd_data_reg[5]_1 ),
        .I1(\reg_rd_data[31]_i_7_2 [0]),
        .I2(\reg_rd_data[17]_i_4_0 ),
        .I3(Q[0]),
        .I4(\reg_rd_data[31]_i_7_3 [0]),
        .I5(\reg_rd_data_reg[6]_0 ),
        .O(\reg_rd_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[10]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[10] ),
        .I2(\reg_rd_data_reg[10]_0 ),
        .I3(\reg_rd_data[10]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[10]_i_4 
       (.I0(p_10_in[10]),
        .I1(p_9_in[8]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[10]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [10]),
        .O(\reg_rd_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[10]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [10]),
        .I1(Q[10]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [10]),
        .I5(p_8_in[8]),
        .O(\reg_rd_data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[11]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[11] ),
        .I2(\reg_rd_data_reg[11]_0 ),
        .I3(\reg_rd_data[11]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[11]_i_4 
       (.I0(p_10_in[11]),
        .I1(p_9_in[9]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[11]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [11]),
        .O(\reg_rd_data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[11]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [11]),
        .I1(Q[11]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [11]),
        .I5(p_8_in[9]),
        .O(\reg_rd_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[12]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[12] ),
        .I2(\reg_rd_data_reg[12]_0 ),
        .I3(\reg_rd_data[12]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[12]_i_4 
       (.I0(p_10_in[12]),
        .I1(p_9_in[10]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[12]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [12]),
        .O(\reg_rd_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[12]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [12]),
        .I1(Q[12]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [12]),
        .I5(p_8_in[10]),
        .O(\reg_rd_data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[13]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[13] ),
        .I2(\reg_rd_data_reg[13]_0 ),
        .I3(\reg_rd_data[13]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[13]_i_4 
       (.I0(p_10_in[13]),
        .I1(p_9_in[11]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[13]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [13]),
        .O(\reg_rd_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[13]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [13]),
        .I1(Q[13]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [13]),
        .I5(p_8_in[11]),
        .O(\reg_rd_data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[14]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[14] ),
        .I2(\reg_rd_data_reg[14]_0 ),
        .I3(\reg_rd_data[14]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[14]_i_4 
       (.I0(p_10_in[14]),
        .I1(p_9_in[12]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[14]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [14]),
        .O(\reg_rd_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[14]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [14]),
        .I1(Q[14]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [14]),
        .I5(p_8_in[12]),
        .O(\reg_rd_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[15]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[15] ),
        .I2(\reg_rd_data_reg[15]_0 ),
        .I3(\reg_rd_data[15]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[15]_i_4 
       (.I0(p_10_in[15]),
        .I1(p_9_in[13]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[15]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [15]),
        .O(\reg_rd_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[15]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [15]),
        .I1(Q[15]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [15]),
        .I5(p_8_in[13]),
        .O(\reg_rd_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[16]_i_4 
       (.I0(\reg_rd_data_reg[0]_4 ),
        .I1(\reg_rd_data_reg[31]_1 [16]),
        .I2(\reg_rd_data_reg[0]_5 ),
        .I3(p_10_in[16]),
        .I4(\reg_rd_data[16]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[0]_6 ),
        .O(\cfg_cha_step_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[16]_i_7 
       (.I0(\reg_rd_data_reg[5]_1 ),
        .I1(\reg_rd_data[31]_i_7_2 [16]),
        .I2(\reg_rd_data[17]_i_4_0 ),
        .I3(Q[16]),
        .I4(\reg_rd_data[31]_i_7_3 [16]),
        .I5(\reg_rd_data_reg[6]_0 ),
        .O(\reg_rd_data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[17]_i_4 
       (.I0(\reg_rd_data_reg[0]_4 ),
        .I1(\reg_rd_data_reg[31]_1 [17]),
        .I2(\reg_rd_data_reg[0]_5 ),
        .I3(p_10_in[17]),
        .I4(\reg_rd_data[17]_i_9_n_0 ),
        .I5(\reg_rd_data_reg[0]_6 ),
        .O(\cfg_cha_step_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[17]_i_9 
       (.I0(\reg_rd_data_reg[5]_1 ),
        .I1(\reg_rd_data[31]_i_7_2 [17]),
        .I2(\reg_rd_data[17]_i_4_0 ),
        .I3(Q[17]),
        .I4(\reg_rd_data[31]_i_7_3 [17]),
        .I5(\reg_rd_data_reg[6]_0 ),
        .O(\reg_rd_data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[18]_i_4 
       (.I0(p_10_in[18]),
        .I1(p_9_in[14]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[18]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [18]),
        .O(\dac_chb_conf_reg[2] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[18]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [18]),
        .I1(Q[18]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [18]),
        .I5(p_8_in[14]),
        .O(\reg_rd_data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[19]_i_4 
       (.I0(p_10_in[19]),
        .I1(p_9_in[15]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[19]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [19]),
        .O(\dac_chb_conf_reg[3] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[19]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [19]),
        .I1(Q[19]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [19]),
        .I5(p_8_in[15]),
        .O(\reg_rd_data[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0AFA0)) 
    \reg_rd_data[1]_i_1 
       (.I0(\reg_rd_data_reg[1] ),
        .I1(\reg_rd_data_reg[1]_0 ),
        .I2(\reg_rd_data_reg[0]_1 ),
        .I3(\reg_rd_data[1]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data[1]_i_5_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \reg_rd_data[1]_i_4 
       (.I0(\reg_rd_data[1]_i_6_n_0 ),
        .I1(\reg_rd_data[1]_i_7_n_0 ),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[1]_i_5 
       (.I0(\reg_rd_data_reg[0]_4 ),
        .I1(\reg_rd_data_reg[31]_1 [1]),
        .I2(\reg_rd_data_reg[0]_5 ),
        .I3(p_10_in[1]),
        .I4(\reg_rd_data[1]_i_8_n_0 ),
        .I5(\reg_rd_data_reg[0]_6 ),
        .O(\reg_rd_data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[1]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [1]),
        .I1(p_3_in[1]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [1]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [1]),
        .O(\reg_rd_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[1]_i_7 
       (.I0(\reg_rd_data_reg[5]_0 [1]),
        .I1(\reg_rd_data[4]_i_4_0 [1]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(p_4_in[1]),
        .I5(\reg_rd_data[4]_i_4_1 [1]),
        .O(\reg_rd_data[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_rd_data[1]_i_8 
       (.I0(\reg_rd_data_reg[5]_1 ),
        .I1(\reg_rd_data[31]_i_7_2 [1]),
        .I2(\reg_rd_data[17]_i_4_0 ),
        .I3(Q[1]),
        .I4(\reg_rd_data[31]_i_7_3 [1]),
        .I5(\reg_rd_data_reg[6]_0 ),
        .O(\reg_rd_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[20]_i_4 
       (.I0(p_10_in[20]),
        .I1(p_9_in[16]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[20]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [20]),
        .O(\dac_chb_conf_reg[4] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[20]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [20]),
        .I1(Q[20]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [20]),
        .I5(p_8_in[16]),
        .O(\reg_rd_data[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[21]_i_4 
       (.I0(p_10_in[21]),
        .I1(p_9_in[17]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[21]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [21]),
        .O(\dac_chb_conf_reg[5] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[21]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [21]),
        .I1(Q[21]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [21]),
        .I5(p_8_in[17]),
        .O(\reg_rd_data[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[22]_i_4 
       (.I0(p_10_in[22]),
        .I1(p_9_in[18]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[22]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [22]),
        .O(\dac_chb_conf_reg[6] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[22]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [22]),
        .I1(Q[22]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [22]),
        .I5(p_8_in[18]),
        .O(\reg_rd_data[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[23]_i_4 
       (.I0(p_10_in[23]),
        .I1(p_9_in[19]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[23]_i_8_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [23]),
        .O(\dac_chb_conf_reg[7] ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[23]_i_8 
       (.I0(\reg_rd_data[31]_i_7_2 [23]),
        .I1(Q[23]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [23]),
        .I5(p_8_in[19]),
        .O(\reg_rd_data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[24]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[24] ),
        .I2(\reg_rd_data_reg[24]_0 ),
        .I3(\reg_rd_data[24]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[24]_i_4 
       (.I0(p_10_in[24]),
        .I1(p_9_in[20]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[24]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [24]),
        .O(\reg_rd_data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[24]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [24]),
        .I1(Q[24]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [24]),
        .I5(p_8_in[20]),
        .O(\reg_rd_data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[25]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[25] ),
        .I2(\reg_rd_data_reg[25]_0 ),
        .I3(\reg_rd_data[25]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[25]_i_4 
       (.I0(p_10_in[25]),
        .I1(p_9_in[21]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[25]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [25]),
        .O(\reg_rd_data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[25]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [25]),
        .I1(Q[25]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [25]),
        .I5(p_8_in[21]),
        .O(\reg_rd_data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[26]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[26] ),
        .I2(\reg_rd_data_reg[26]_0 ),
        .I3(\reg_rd_data[26]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[26]_i_4 
       (.I0(p_10_in[26]),
        .I1(p_9_in[22]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[26]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [26]),
        .O(\reg_rd_data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[26]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [26]),
        .I1(Q[26]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [26]),
        .I5(p_8_in[22]),
        .O(\reg_rd_data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[27]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[27] ),
        .I2(\reg_rd_data_reg[27]_0 ),
        .I3(\reg_rd_data[27]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[27]_i_4 
       (.I0(p_10_in[27]),
        .I1(p_9_in[23]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[27]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [27]),
        .O(\reg_rd_data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[27]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [27]),
        .I1(Q[27]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [27]),
        .I5(p_8_in[23]),
        .O(\reg_rd_data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[28]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[28] ),
        .I2(\reg_rd_data_reg[28]_0 ),
        .I3(\reg_rd_data[28]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[28]_i_4 
       (.I0(p_10_in[28]),
        .I1(p_9_in[24]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[28]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [28]),
        .O(\reg_rd_data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[28]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [28]),
        .I1(Q[28]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [28]),
        .I5(p_8_in[24]),
        .O(\reg_rd_data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[29]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[29] ),
        .I2(\reg_rd_data_reg[29]_0 ),
        .I3(\reg_rd_data[29]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[29]_i_4 
       (.I0(p_10_in[29]),
        .I1(p_9_in[25]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[29]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [29]),
        .O(\reg_rd_data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[29]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [29]),
        .I1(Q[29]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [29]),
        .I5(p_8_in[25]),
        .O(\reg_rd_data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0AFA0)) 
    \reg_rd_data[2]_i_1 
       (.I0(\reg_rd_data_reg[2] ),
        .I1(\reg_rd_data_reg[2]_0 ),
        .I2(\reg_rd_data_reg[0]_1 ),
        .I3(\reg_rd_data[2]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data[2]_i_5_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \reg_rd_data[2]_i_4 
       (.I0(\reg_rd_data[2]_i_6_n_0 ),
        .I1(\reg_rd_data[2]_i_7_n_0 ),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_5 
       (.I0(p_10_in[2]),
        .I1(p_9_in[0]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[2]_i_8_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [2]),
        .O(\reg_rd_data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [2]),
        .I1(p_3_in[2]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [2]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [2]),
        .O(\reg_rd_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_7 
       (.I0(\reg_rd_data_reg[5]_0 [2]),
        .I1(\reg_rd_data[4]_i_4_0 [2]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(p_4_in[2]),
        .I5(\reg_rd_data[4]_i_4_1 [2]),
        .O(\reg_rd_data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[2]_i_8 
       (.I0(\reg_rd_data[31]_i_7_2 [2]),
        .I1(Q[2]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [2]),
        .I5(p_8_in[0]),
        .O(\reg_rd_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[30]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[30] ),
        .I2(\reg_rd_data_reg[30]_0 ),
        .I3(\reg_rd_data[30]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[30]_i_4 
       (.I0(p_10_in[30]),
        .I1(p_9_in[26]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[30]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [30]),
        .O(\reg_rd_data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[30]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [30]),
        .I1(Q[30]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [30]),
        .I5(p_8_in[26]),
        .O(\reg_rd_data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[31]_i_16 
       (.I0(\reg_rd_data[31]_i_7_2 [31]),
        .I1(Q[31]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [31]),
        .I5(p_8_in[27]),
        .O(\reg_rd_data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[31]_i_2 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[31] ),
        .I2(\reg_rd_data_reg[31]_0 ),
        .I3(\reg_rd_data[31]_i_7_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[31]_i_7 
       (.I0(p_10_in[31]),
        .I1(p_9_in[27]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[31]_i_16_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [31]),
        .O(\reg_rd_data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0AFA0)) 
    \reg_rd_data[3]_i_1 
       (.I0(\reg_rd_data_reg[3] ),
        .I1(\reg_rd_data_reg[3]_0 ),
        .I2(\reg_rd_data_reg[0]_1 ),
        .I3(\reg_rd_data[3]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data[3]_i_5_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \reg_rd_data[3]_i_4 
       (.I0(\reg_rd_data[3]_i_6_n_0 ),
        .I1(\reg_rd_data[3]_i_7_n_0 ),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_5 
       (.I0(p_10_in[3]),
        .I1(p_9_in[1]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[3]_i_8_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [3]),
        .O(\reg_rd_data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [3]),
        .I1(p_3_in[3]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [3]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [3]),
        .O(\reg_rd_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_7 
       (.I0(\reg_rd_data_reg[5]_0 [3]),
        .I1(\reg_rd_data[4]_i_4_0 [3]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(p_4_in[3]),
        .I5(\reg_rd_data[4]_i_4_1 [3]),
        .O(\reg_rd_data[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[3]_i_8 
       (.I0(\reg_rd_data[31]_i_7_2 [3]),
        .I1(Q[3]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [3]),
        .I5(p_8_in[1]),
        .O(\reg_rd_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0AFA0)) 
    \reg_rd_data[4]_i_1 
       (.I0(\reg_rd_data_reg[4] ),
        .I1(\reg_rd_data_reg[4]_0 ),
        .I2(\reg_rd_data_reg[0]_1 ),
        .I3(\reg_rd_data[4]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data[4]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_10 
       (.I0(\reg_rd_data[31]_i_7_2 [4]),
        .I1(Q[4]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [4]),
        .I5(p_8_in[2]),
        .O(\reg_rd_data[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \reg_rd_data[4]_i_4 
       (.I0(\reg_rd_data[4]_i_8_n_0 ),
        .I1(\reg_rd_data[4]_i_9_n_0 ),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_5 
       (.I0(p_10_in[4]),
        .I1(p_9_in[2]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[4]_i_10_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [4]),
        .O(\reg_rd_data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_8 
       (.I0(\req_buf_addr_reg[31]_0 [4]),
        .I1(p_3_in[4]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [4]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [4]),
        .O(\reg_rd_data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[4]_i_9 
       (.I0(\reg_rd_data_reg[5]_0 [4]),
        .I1(\reg_rd_data[4]_i_4_0 [4]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(p_4_in[4]),
        .I5(\reg_rd_data[4]_i_4_1 [4]),
        .O(\reg_rd_data[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \reg_rd_data[5]_i_1 
       (.I0(\reg_rd_data_reg[0]_2 ),
        .I1(\reg_rd_data[5]_i_2_n_0 ),
        .I2(\reg_rd_data[5]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[0]_1 ),
        .I4(\reg_rd_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    \reg_rd_data[5]_i_2 
       (.I0(p_4_in[5]),
        .I1(\reg_rd_data_reg[6]_0 ),
        .I2(\reg_rd_data_reg[5]_0 [5]),
        .I3(\reg_rd_data_reg[5]_1 ),
        .I4(\reg_rd_data_reg[0]_3 ),
        .I5(\reg_rd_data[5]_i_5_n_0 ),
        .O(\reg_rd_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[5]_i_3 
       (.I0(p_10_in[5]),
        .I1(p_9_in[3]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[5]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [5]),
        .O(\reg_rd_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[5]_i_5 
       (.I0(\req_buf_addr_reg[31]_0 [5]),
        .I1(p_3_in[5]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [5]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [5]),
        .O(\reg_rd_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[5]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [5]),
        .I1(Q[5]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [5]),
        .I5(p_8_in[3]),
        .O(\reg_rd_data[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[6]_i_1 
       (.I0(\reg_rd_data_reg[6] ),
        .I1(\reg_rd_data_reg[0]_1 ),
        .I2(\reg_rd_data[6]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[0]_2 ),
        .I4(\reg_rd_data[6]_i_4_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \reg_rd_data[6]_i_3 
       (.I0(\reg_rd_data[6]_i_6_n_0 ),
        .I1(p_4_in[6]),
        .I2(\reg_rd_data_reg[0]_2 ),
        .I3(\reg_rd_data_reg[6]_0 ),
        .I4(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[6]_i_4 
       (.I0(p_10_in[6]),
        .I1(p_9_in[4]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[6]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [6]),
        .O(\reg_rd_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[6]_i_6 
       (.I0(\req_buf_addr_reg[31]_0 [6]),
        .I1(p_3_in[6]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data_reg[7]_1 [6]),
        .I5(\buf_ovr_limit0_inferred__0/i__carry__6_0 [6]),
        .O(\reg_rd_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[6]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [6]),
        .I1(Q[6]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [6]),
        .I5(p_8_in[4]),
        .O(\reg_rd_data[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_rd_data[7]_i_1 
       (.I0(\reg_rd_data_reg[7] ),
        .I1(\reg_rd_data_reg[0]_1 ),
        .I2(\reg_rd_data[7]_i_3_n_0 ),
        .I3(\reg_rd_data_reg[0]_2 ),
        .I4(\reg_rd_data[7]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEE00AA00F0000000)) 
    \reg_rd_data[7]_i_3 
       (.I0(\reg_rd_data_reg[7]_0 ),
        .I1(\reg_rd_data_reg[7]_1 [7]),
        .I2(p_4_in[7]),
        .I3(\reg_rd_data_reg[0]_2 ),
        .I4(\reg_rd_data_reg[6]_0 ),
        .I5(\reg_rd_data_reg[0]_3 ),
        .O(\reg_rd_data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[7]_i_4 
       (.I0(p_10_in[7]),
        .I1(p_9_in[5]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[7]_i_7_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [7]),
        .O(\reg_rd_data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[7]_i_7 
       (.I0(\reg_rd_data[31]_i_7_2 [7]),
        .I1(Q[7]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [7]),
        .I5(p_8_in[5]),
        .O(\reg_rd_data[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[8]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[8]_0 ),
        .I2(\reg_rd_data_reg[8]_1 ),
        .I3(\reg_rd_data[8]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[8]_i_4 
       (.I0(p_10_in[8]),
        .I1(p_9_in[6]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[8]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [8]),
        .O(\reg_rd_data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[8]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [8]),
        .I1(Q[8]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [8]),
        .I5(p_8_in[6]),
        .O(\reg_rd_data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F88888FF88)) 
    \reg_rd_data[9]_i_1 
       (.I0(\reg_rd_data_reg[8] ),
        .I1(\reg_rd_data_reg[9] ),
        .I2(\reg_rd_data_reg[9]_0 ),
        .I3(\reg_rd_data[9]_i_4_n_0 ),
        .I4(\reg_rd_data_reg[0]_2 ),
        .I5(\reg_rd_data_reg[0]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[9]_i_4 
       (.I0(p_10_in[9]),
        .I1(p_9_in[7]),
        .I2(\reg_rd_data_reg[2]_1 ),
        .I3(\reg_rd_data_reg[2]_2 ),
        .I4(\reg_rd_data[9]_i_6_n_0 ),
        .I5(\reg_rd_data_reg[31]_1 [9]),
        .O(\reg_rd_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \reg_rd_data[9]_i_6 
       (.I0(\reg_rd_data[31]_i_7_2 [9]),
        .I1(Q[9]),
        .I2(\reg_rd_data[31]_i_7_0 ),
        .I3(\reg_rd_data[31]_i_7_1 ),
        .I4(\reg_rd_data[31]_i_7_3 [9]),
        .I5(p_8_in[7]),
        .O(\reg_rd_data[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in5_in),
        .O(p_3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[1]_i_1 
       (.I0(p_1_in),
        .I1(p_0_in5_in),
        .O(p_3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[2]_i_1 
       (.I0(p_0_in5_in),
        .I1(p_0_in1_in),
        .O(p_3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[3]_i_1 
       (.I0(p_0_in5_in),
        .I1(p_1_in),
        .O(p_3_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_sts[5]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in5_in),
        .O(p_3_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_sts[6]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(p_0_in5_in),
        .O(p_3_out[6]));
  FDRE \reg_sts_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(p_3_in[0]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_in[1]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_in[2]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_in[3]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .Q(p_3_in[4]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[5]),
        .Q(p_3_in[5]),
        .R(rst_n_0));
  FDRE \reg_sts_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(p_3_out[6]),
        .Q(p_3_in[6]),
        .R(rst_n_0));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[0]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [0]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [0]),
        .O(\req_buf_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[10]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [10]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [10]),
        .O(\req_buf_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[11]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [11]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [11]),
        .O(\req_buf_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[12]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [12]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [12]),
        .O(\req_buf_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[13]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [13]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [13]),
        .O(\req_buf_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[14]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [14]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [14]),
        .O(\req_buf_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[15]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [15]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [15]),
        .O(\req_buf_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[16]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [16]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [16]),
        .O(\req_buf_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[17]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [17]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [17]),
        .O(\req_buf_addr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[18]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [18]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [18]),
        .O(\req_buf_addr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[19]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [19]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [19]),
        .O(\req_buf_addr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[1]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [1]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [1]),
        .O(\req_buf_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[20]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [20]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [20]),
        .O(\req_buf_addr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[21]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [21]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [21]),
        .O(\req_buf_addr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[22]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [22]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [22]),
        .O(\req_buf_addr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[23]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [23]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [23]),
        .O(\req_buf_addr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[24]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [24]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [24]),
        .O(\req_buf_addr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[25]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [25]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [25]),
        .O(\req_buf_addr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[26]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [26]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [26]),
        .O(\req_buf_addr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[27]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [27]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [27]),
        .O(\req_buf_addr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[28]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [28]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [28]),
        .O(\req_buf_addr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[29]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [29]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [29]),
        .O(\req_buf_addr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[2]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [2]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [2]),
        .O(\req_buf_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[30]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [30]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [30]),
        .O(\req_buf_addr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F0F0F0F0)) 
    \req_buf_addr[31]_i_1 
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(final_transf_reg_n_0),
        .I2(buf1_rdy),
        .I3(next_buf_nfull_reg_n_0),
        .I4(p_1_in),
        .I5(\dac_rp_curr[31]_i_5_n_0 ),
        .O(req_buf_addr_0));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[31]_i_2 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [31]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [31]),
        .O(\req_buf_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \req_buf_addr[31]_i_3 
       (.I0(p_1_in),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .O(\req_buf_addr[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[3]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [3]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [3]),
        .O(\req_buf_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[4]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [4]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [4]),
        .O(\req_buf_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[5]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [5]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [5]),
        .O(\req_buf_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[6]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [6]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [6]),
        .O(\req_buf_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[7]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [7]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [7]),
        .O(\req_buf_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[8]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [8]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [8]),
        .O(\req_buf_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FCFCFCF0A0A0A0)) 
    \req_buf_addr[9]_i_1 
       (.I0(buf1_rdy),
        .I1(\req_buf_addr[31]_i_3_n_0 ),
        .I2(\req_buf_addr_reg[31]_0 [9]),
        .I3(buf1_rdy_reg_n_0),
        .I4(p_0_in5_in),
        .I5(\req_buf_addr_reg[31]_1 [9]),
        .O(\req_buf_addr[9]_i_1_n_0 ));
  FDRE \req_buf_addr_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[0]_i_1_n_0 ),
        .Q(req_buf_addr[0]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[10] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[10]_i_1_n_0 ),
        .Q(req_buf_addr[10]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[11] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[11]_i_1_n_0 ),
        .Q(req_buf_addr[11]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[12] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[12]_i_1_n_0 ),
        .Q(req_buf_addr[12]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[13] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[13]_i_1_n_0 ),
        .Q(req_buf_addr[13]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[14] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[14]_i_1_n_0 ),
        .Q(req_buf_addr[14]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[15] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[15]_i_1_n_0 ),
        .Q(req_buf_addr[15]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[16] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[16]_i_1_n_0 ),
        .Q(req_buf_addr[16]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[17] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[17]_i_1_n_0 ),
        .Q(req_buf_addr[17]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[18] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[18]_i_1_n_0 ),
        .Q(req_buf_addr[18]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[19] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[19]_i_1_n_0 ),
        .Q(req_buf_addr[19]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[1]_i_1_n_0 ),
        .Q(req_buf_addr[1]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[20] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[20]_i_1_n_0 ),
        .Q(req_buf_addr[20]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[21] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[21]_i_1_n_0 ),
        .Q(req_buf_addr[21]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[22] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[22]_i_1_n_0 ),
        .Q(req_buf_addr[22]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[23] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[23]_i_1_n_0 ),
        .Q(req_buf_addr[23]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[24] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[24]_i_1_n_0 ),
        .Q(req_buf_addr[24]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[25] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[25]_i_1_n_0 ),
        .Q(req_buf_addr[25]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[26] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[26]_i_1_n_0 ),
        .Q(req_buf_addr[26]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[27] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[27]_i_1_n_0 ),
        .Q(req_buf_addr[27]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[28] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[28]_i_1_n_0 ),
        .Q(req_buf_addr[28]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[29] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[29]_i_1_n_0 ),
        .Q(req_buf_addr[29]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[2]_i_1_n_0 ),
        .Q(req_buf_addr[2]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[30] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[30]_i_1_n_0 ),
        .Q(req_buf_addr[30]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[31] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[31]_i_2_n_0 ),
        .Q(req_buf_addr[31]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[3]_i_1_n_0 ),
        .Q(req_buf_addr[3]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[4]_i_1_n_0 ),
        .Q(req_buf_addr[4]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[5]_i_1_n_0 ),
        .Q(req_buf_addr[5]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[6]_i_1_n_0 ),
        .Q(req_buf_addr[6]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[7]_i_1_n_0 ),
        .Q(req_buf_addr[7]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[8]_i_1_n_0 ),
        .Q(req_buf_addr[8]),
        .R(1'b0));
  FDRE \req_buf_addr_reg[9] 
       (.C(m_axi_dac1_aclk),
        .CE(req_buf_addr_0),
        .D(\req_buf_addr[9]_i_1_n_0 ),
        .Q(req_buf_addr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000FFF8F8F800)) 
    req_buf_addr_sel_i_1
       (.I0(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I1(buf2_rdy),
        .I2(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I3(req_buf_addr_sel_i_2_n_0),
        .I4(req_buf_addr_sel_i_3_n_0),
        .I5(p_0_in5_in),
        .O(req_buf_addr_sel_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80888000)) 
    req_buf_addr_sel_i_2
       (.I0(final_transf_reg_n_0),
        .I1(\FSM_onehot_state_cs_reg_n_0_[4] ),
        .I2(buf1_rdy_reg_n_0),
        .I3(p_0_in5_in),
        .I4(buf2_rdy),
        .O(req_buf_addr_sel_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    req_buf_addr_sel_i_3
       (.I0(\FSM_onehot_state_cs_reg_n_0_[3] ),
        .I1(fifo_rst_cntdwn_reg_n_0),
        .I2(fifo_rst_cnt_reg[0]),
        .I3(fifo_rst_cnt_reg[1]),
        .I4(fifo_rst_cnt_reg[2]),
        .I5(fifo_rst_cnt_reg[3]),
        .O(req_buf_addr_sel_i_3_n_0));
  FDRE req_buf_addr_sel_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(req_buf_addr_sel_i_1_n_0),
        .Q(p_0_in5_in),
        .R(buf1_rdy));
  LUT2 #(
    .INIT(4'h8)) 
    transf_end_i_1
       (.I0(m_axi_dac1_rlast_i),
        .I1(m_axi_dac1_rvalid_i),
        .O(transf_end0));
  FDRE transf_end_r_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(transf_end),
        .Q(transf_end_r),
        .R(1'b0));
  FDRE transf_end_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(transf_end0),
        .Q(transf_end),
        .R(rst_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl
   (m_axi_rready_reg_0,
    \full_cnt_reg[3] ,
    wr_en,
    m_axi_dac1_aclk,
    \FSM_sequential_state_cs_reg[0]_0 ,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rlast_i,
    m_axi_dac2_arready_i,
    req_st_reg_0,
    Q);
  output m_axi_rready_reg_0;
  output \full_cnt_reg[3] ;
  output wr_en;
  input m_axi_dac1_aclk;
  input \FSM_sequential_state_cs_reg[0]_0 ;
  input m_axi_dac2_rvalid_i;
  input m_axi_dac2_rlast_i;
  input m_axi_dac2_arready_i;
  input req_st_reg_0;
  input [7:0]Q;

  wire \FSM_sequential_state_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_state_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_state_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state_cs_reg[0]_0 ;
  wire [7:0]Q;
  wire \full_cnt_reg[3] ;
  wire m_axi_dac1_aclk;
  wire m_axi_dac2_arready_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rvalid_i;
  wire m_axi_dac_arvalid_o_i_3__0_n_0;
  wire m_axi_rready_i_1__0_n_0;
  wire m_axi_rready_i_2__0_n_0;
  wire m_axi_rready_i_3__0_n_0;
  wire m_axi_rready_reg_0;
  wire req_st_i_1__0_n_0;
  wire req_st_reg_0;
  wire req_st_reg_n_0;
  wire [8:0]req_xfer_cnt;
  wire \req_xfer_cnt[0]_i_1__0_n_0 ;
  wire \req_xfer_cnt[1]_i_1__0_n_0 ;
  wire \req_xfer_cnt[2]_i_1__0_n_0 ;
  wire \req_xfer_cnt[3]_i_1__0_n_0 ;
  wire \req_xfer_cnt[4]_i_1__0_n_0 ;
  wire \req_xfer_cnt[5]_i_1__0_n_0 ;
  wire \req_xfer_cnt[6]_i_1__0_n_0 ;
  wire \req_xfer_cnt[6]_i_2__0_n_0 ;
  wire \req_xfer_cnt[7]_i_1__0_n_0 ;
  wire \req_xfer_cnt[8]_i_2__0_n_0 ;
  wire \req_xfer_cnt[8]_i_3__0_n_0 ;
  wire req_xfer_cnt_0;
  wire [1:0]state_cs;
  wire wr_en;

  LUT6 #(
    .INIT(64'h5B535B525B525B52)) 
    \FSM_sequential_state_cs[0]_i_1__0 
       (.I0(\FSM_sequential_state_cs[0]_i_2__0_n_0 ),
        .I1(state_cs[1]),
        .I2(state_cs[0]),
        .I3(req_st_reg_n_0),
        .I4(req_st_reg_0),
        .I5(m_axi_dac2_arready_i),
        .O(\FSM_sequential_state_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF80800000)) 
    \FSM_sequential_state_cs[0]_i_2__0 
       (.I0(m_axi_dac2_rvalid_i),
        .I1(m_axi_rready_reg_0),
        .I2(m_axi_dac2_rlast_i),
        .I3(\full_cnt_reg[3] ),
        .I4(state_cs[0]),
        .I5(state_cs[1]),
        .O(\FSM_sequential_state_cs[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404040E8A8A8A8)) 
    \FSM_sequential_state_cs[1]_i_1__0 
       (.I0(state_cs[1]),
        .I1(state_cs[0]),
        .I2(\full_cnt_reg[3] ),
        .I3(m_axi_dac2_rlast_i),
        .I4(wr_en),
        .I5(\FSM_sequential_state_cs[1]_i_2__0_n_0 ),
        .O(\FSM_sequential_state_cs[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    \FSM_sequential_state_cs[1]_i_2__0 
       (.I0(m_axi_dac2_arready_i),
        .I1(req_st_reg_0),
        .I2(req_st_reg_n_0),
        .I3(state_cs[0]),
        .I4(state_cs[1]),
        .O(\FSM_sequential_state_cs[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10" *) 
  FDRE \FSM_sequential_state_cs_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_cs[0]_i_1__0_n_0 ),
        .Q(state_cs[0]),
        .R(\FSM_sequential_state_cs_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10" *) 
  FDRE \FSM_sequential_state_cs_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_cs[1]_i_1__0_n_0 ),
        .Q(state_cs[1]),
        .R(\FSM_sequential_state_cs_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    U_fifo_axi_data_i_1__0
       (.I0(m_axi_dac2_rvalid_i),
        .I1(m_axi_rready_reg_0),
        .O(wr_en));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_dac_arvalid_o_i_2__0
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(m_axi_dac_arvalid_o_i_3__0_n_0),
        .O(\full_cnt_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_dac_arvalid_o_i_3__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(m_axi_dac_arvalid_o_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFDFF00000D000000)) 
    m_axi_rready_i_1__0
       (.I0(m_axi_rready_i_2__0_n_0),
        .I1(m_axi_rready_i_3__0_n_0),
        .I2(state_cs[1]),
        .I3(m_axi_dac2_rvalid_i),
        .I4(state_cs[0]),
        .I5(m_axi_rready_reg_0),
        .O(m_axi_rready_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_rready_i_2__0
       (.I0(req_xfer_cnt[5]),
        .I1(req_xfer_cnt[6]),
        .I2(req_xfer_cnt[3]),
        .I3(req_xfer_cnt[4]),
        .I4(req_xfer_cnt[8]),
        .I5(req_xfer_cnt[7]),
        .O(m_axi_rready_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_rready_i_3__0
       (.I0(req_xfer_cnt[2]),
        .I1(req_xfer_cnt[1]),
        .I2(req_xfer_cnt[0]),
        .O(m_axi_rready_i_3__0_n_0));
  FDRE m_axi_rready_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(m_axi_rready_i_1__0_n_0),
        .Q(m_axi_rready_reg_0),
        .R(\FSM_sequential_state_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0F000800)) 
    req_st_i_1__0
       (.I0(m_axi_dac2_arready_i),
        .I1(req_st_reg_0),
        .I2(state_cs[0]),
        .I3(state_cs[1]),
        .I4(req_st_reg_n_0),
        .O(req_st_i_1__0_n_0));
  FDRE req_st_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(req_st_i_1__0_n_0),
        .Q(req_st_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \req_xfer_cnt[0]_i_1__0 
       (.I0(state_cs[0]),
        .I1(m_axi_dac2_rlast_i),
        .I2(req_xfer_cnt[0]),
        .O(\req_xfer_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFBBF)) 
    \req_xfer_cnt[1]_i_1__0 
       (.I0(m_axi_dac2_rlast_i),
        .I1(state_cs[0]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[0]),
        .O(\req_xfer_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFBBBBF)) 
    \req_xfer_cnt[2]_i_1__0 
       (.I0(m_axi_dac2_rlast_i),
        .I1(state_cs[0]),
        .I2(req_xfer_cnt[0]),
        .I3(req_xfer_cnt[1]),
        .I4(req_xfer_cnt[2]),
        .O(\req_xfer_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA9FFFF)) 
    \req_xfer_cnt[3]_i_1__0 
       (.I0(req_xfer_cnt[3]),
        .I1(req_xfer_cnt[2]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[0]),
        .I4(state_cs[0]),
        .I5(m_axi_dac2_rlast_i),
        .O(\req_xfer_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \req_xfer_cnt[4]_i_1__0 
       (.I0(req_xfer_cnt[0]),
        .I1(req_xfer_cnt[1]),
        .I2(req_xfer_cnt[2]),
        .I3(req_xfer_cnt[3]),
        .I4(\req_xfer_cnt[6]_i_2__0_n_0 ),
        .I5(req_xfer_cnt[4]),
        .O(\req_xfer_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000100)) 
    \req_xfer_cnt[5]_i_1__0 
       (.I0(req_xfer_cnt[3]),
        .I1(m_axi_rready_i_3__0_n_0),
        .I2(req_xfer_cnt[4]),
        .I3(state_cs[0]),
        .I4(m_axi_dac2_rlast_i),
        .I5(req_xfer_cnt[5]),
        .O(\req_xfer_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \req_xfer_cnt[6]_i_1__0 
       (.I0(req_xfer_cnt[4]),
        .I1(m_axi_rready_i_3__0_n_0),
        .I2(req_xfer_cnt[3]),
        .I3(req_xfer_cnt[5]),
        .I4(\req_xfer_cnt[6]_i_2__0_n_0 ),
        .I5(req_xfer_cnt[6]),
        .O(\req_xfer_cnt[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \req_xfer_cnt[6]_i_2__0 
       (.I0(m_axi_dac2_rlast_i),
        .I1(state_cs[0]),
        .O(\req_xfer_cnt[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00E00010)) 
    \req_xfer_cnt[7]_i_1__0 
       (.I0(\req_xfer_cnt[8]_i_3__0_n_0 ),
        .I1(req_xfer_cnt[6]),
        .I2(state_cs[0]),
        .I3(m_axi_dac2_rlast_i),
        .I4(req_xfer_cnt[7]),
        .O(\req_xfer_cnt[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3111)) 
    \req_xfer_cnt[8]_i_1__0 
       (.I0(state_cs[0]),
        .I1(state_cs[1]),
        .I2(m_axi_dac2_rvalid_i),
        .I3(m_axi_rready_reg_0),
        .O(req_xfer_cnt_0));
  LUT6 #(
    .INIT(64'h0000FE0000000100)) 
    \req_xfer_cnt[8]_i_2__0 
       (.I0(req_xfer_cnt[6]),
        .I1(\req_xfer_cnt[8]_i_3__0_n_0 ),
        .I2(req_xfer_cnt[7]),
        .I3(state_cs[0]),
        .I4(m_axi_dac2_rlast_i),
        .I5(req_xfer_cnt[8]),
        .O(\req_xfer_cnt[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \req_xfer_cnt[8]_i_3__0 
       (.I0(req_xfer_cnt[4]),
        .I1(req_xfer_cnt[0]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[2]),
        .I4(req_xfer_cnt[3]),
        .I5(req_xfer_cnt[5]),
        .O(\req_xfer_cnt[8]_i_3__0_n_0 ));
  FDRE \req_xfer_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[0]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[0]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[1]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[1]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[2]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[2]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[3]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[3]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[4]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[4]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[5]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[5]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[6]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[6]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[7]_i_1__0_n_0 ),
        .Q(req_xfer_cnt[7]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[8]_i_2__0_n_0 ),
        .Q(req_xfer_cnt[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rp_dma_mm2s_data_ctrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_data_ctrl_6
   (m_axi_rready_reg_0,
    SR,
    \full_cnt_reg[3] ,
    wr_en,
    m_axi_dac1_aclk,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rlast_i,
    rst_n,
    m_axi_dac1_arready_i,
    req_st_reg_0,
    Q);
  output m_axi_rready_reg_0;
  output [0:0]SR;
  output \full_cnt_reg[3] ;
  output wr_en;
  input m_axi_dac1_aclk;
  input m_axi_dac1_rvalid_i;
  input m_axi_dac1_rlast_i;
  input rst_n;
  input m_axi_dac1_arready_i;
  input req_st_reg_0;
  input [7:0]Q;

  wire \FSM_sequential_state_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_state_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_state_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_state_cs[1]_i_2_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \full_cnt_reg[3] ;
  wire m_axi_dac1_aclk;
  wire m_axi_dac1_arready_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rvalid_i;
  wire m_axi_dac_arvalid_o_i_3_n_0;
  wire m_axi_rready_i_1_n_0;
  wire m_axi_rready_i_2_n_0;
  wire m_axi_rready_i_3_n_0;
  wire m_axi_rready_reg_0;
  wire req_st_i_1_n_0;
  wire req_st_reg_0;
  wire req_st_reg_n_0;
  wire [8:0]req_xfer_cnt;
  wire \req_xfer_cnt[0]_i_1_n_0 ;
  wire \req_xfer_cnt[1]_i_1_n_0 ;
  wire \req_xfer_cnt[2]_i_1_n_0 ;
  wire \req_xfer_cnt[3]_i_1_n_0 ;
  wire \req_xfer_cnt[4]_i_1_n_0 ;
  wire \req_xfer_cnt[5]_i_1_n_0 ;
  wire \req_xfer_cnt[6]_i_1_n_0 ;
  wire \req_xfer_cnt[6]_i_2_n_0 ;
  wire \req_xfer_cnt[7]_i_1_n_0 ;
  wire \req_xfer_cnt[8]_i_2_n_0 ;
  wire \req_xfer_cnt[8]_i_3_n_0 ;
  wire req_xfer_cnt_0;
  wire rst_n;
  wire [1:0]state_cs;
  wire wr_en;

  LUT6 #(
    .INIT(64'h5B535B525B525B52)) 
    \FSM_sequential_state_cs[0]_i_1 
       (.I0(\FSM_sequential_state_cs[0]_i_2_n_0 ),
        .I1(state_cs[1]),
        .I2(state_cs[0]),
        .I3(req_st_reg_n_0),
        .I4(req_st_reg_0),
        .I5(m_axi_dac1_arready_i),
        .O(\FSM_sequential_state_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000FF80800000)) 
    \FSM_sequential_state_cs[0]_i_2 
       (.I0(m_axi_dac1_rvalid_i),
        .I1(m_axi_rready_reg_0),
        .I2(m_axi_dac1_rlast_i),
        .I3(\full_cnt_reg[3] ),
        .I4(state_cs[0]),
        .I5(state_cs[1]),
        .O(\FSM_sequential_state_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40404040E8A8A8A8)) 
    \FSM_sequential_state_cs[1]_i_1 
       (.I0(state_cs[1]),
        .I1(state_cs[0]),
        .I2(\full_cnt_reg[3] ),
        .I3(m_axi_dac1_rlast_i),
        .I4(wr_en),
        .I5(\FSM_sequential_state_cs[1]_i_2_n_0 ),
        .O(\FSM_sequential_state_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    \FSM_sequential_state_cs[1]_i_2 
       (.I0(m_axi_dac1_arready_i),
        .I1(req_st_reg_0),
        .I2(req_st_reg_n_0),
        .I3(state_cs[0]),
        .I4(state_cs[1]),
        .O(\FSM_sequential_state_cs[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10" *) 
  FDRE \FSM_sequential_state_cs_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_cs[0]_i_1_n_0 ),
        .Q(state_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SEND_AXI_DATA:01,IDLE:00,WAIT_FULL:10" *) 
  FDRE \FSM_sequential_state_cs_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_state_cs[1]_i_1_n_0 ),
        .Q(state_cs[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    U_fifo_axi_data_i_1
       (.I0(m_axi_dac1_rvalid_i),
        .I1(m_axi_rready_reg_0),
        .O(wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    event_op_reset_i_1
       (.I0(rst_n),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_dac_arvalid_o_i_2
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(m_axi_dac_arvalid_o_i_3_n_0),
        .O(\full_cnt_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_dac_arvalid_o_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(m_axi_dac_arvalid_o_i_3_n_0));
  LUT6 #(
    .INIT(64'hFDFF00000D000000)) 
    m_axi_rready_i_1
       (.I0(m_axi_rready_i_2_n_0),
        .I1(m_axi_rready_i_3_n_0),
        .I2(state_cs[1]),
        .I3(m_axi_dac1_rvalid_i),
        .I4(state_cs[0]),
        .I5(m_axi_rready_reg_0),
        .O(m_axi_rready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_rready_i_2
       (.I0(req_xfer_cnt[5]),
        .I1(req_xfer_cnt[6]),
        .I2(req_xfer_cnt[3]),
        .I3(req_xfer_cnt[4]),
        .I4(req_xfer_cnt[8]),
        .I5(req_xfer_cnt[7]),
        .O(m_axi_rready_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_rready_i_3
       (.I0(req_xfer_cnt[2]),
        .I1(req_xfer_cnt[1]),
        .I2(req_xfer_cnt[0]),
        .O(m_axi_rready_i_3_n_0));
  FDRE m_axi_rready_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(m_axi_rready_i_1_n_0),
        .Q(m_axi_rready_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0F000800)) 
    req_st_i_1
       (.I0(m_axi_dac1_arready_i),
        .I1(req_st_reg_0),
        .I2(state_cs[0]),
        .I3(state_cs[1]),
        .I4(req_st_reg_n_0),
        .O(req_st_i_1_n_0));
  FDRE req_st_reg
       (.C(m_axi_dac1_aclk),
        .CE(1'b1),
        .D(req_st_i_1_n_0),
        .Q(req_st_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \req_xfer_cnt[0]_i_1 
       (.I0(state_cs[0]),
        .I1(m_axi_dac1_rlast_i),
        .I2(req_xfer_cnt[0]),
        .O(\req_xfer_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFBBF)) 
    \req_xfer_cnt[1]_i_1 
       (.I0(m_axi_dac1_rlast_i),
        .I1(state_cs[0]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[0]),
        .O(\req_xfer_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFBBBBF)) 
    \req_xfer_cnt[2]_i_1 
       (.I0(m_axi_dac1_rlast_i),
        .I1(state_cs[0]),
        .I2(req_xfer_cnt[0]),
        .I3(req_xfer_cnt[1]),
        .I4(req_xfer_cnt[2]),
        .O(\req_xfer_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA9FFFF)) 
    \req_xfer_cnt[3]_i_1 
       (.I0(req_xfer_cnt[3]),
        .I1(req_xfer_cnt[2]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[0]),
        .I4(state_cs[0]),
        .I5(m_axi_dac1_rlast_i),
        .O(\req_xfer_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \req_xfer_cnt[4]_i_1 
       (.I0(req_xfer_cnt[0]),
        .I1(req_xfer_cnt[1]),
        .I2(req_xfer_cnt[2]),
        .I3(req_xfer_cnt[3]),
        .I4(\req_xfer_cnt[6]_i_2_n_0 ),
        .I5(req_xfer_cnt[4]),
        .O(\req_xfer_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000100)) 
    \req_xfer_cnt[5]_i_1 
       (.I0(req_xfer_cnt[3]),
        .I1(m_axi_rready_i_3_n_0),
        .I2(req_xfer_cnt[4]),
        .I3(state_cs[0]),
        .I4(m_axi_dac1_rlast_i),
        .I5(req_xfer_cnt[5]),
        .O(\req_xfer_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \req_xfer_cnt[6]_i_1 
       (.I0(req_xfer_cnt[4]),
        .I1(m_axi_rready_i_3_n_0),
        .I2(req_xfer_cnt[3]),
        .I3(req_xfer_cnt[5]),
        .I4(\req_xfer_cnt[6]_i_2_n_0 ),
        .I5(req_xfer_cnt[6]),
        .O(\req_xfer_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \req_xfer_cnt[6]_i_2 
       (.I0(m_axi_dac1_rlast_i),
        .I1(state_cs[0]),
        .O(\req_xfer_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00E00010)) 
    \req_xfer_cnt[7]_i_1 
       (.I0(\req_xfer_cnt[8]_i_3_n_0 ),
        .I1(req_xfer_cnt[6]),
        .I2(state_cs[0]),
        .I3(m_axi_dac1_rlast_i),
        .I4(req_xfer_cnt[7]),
        .O(\req_xfer_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3111)) 
    \req_xfer_cnt[8]_i_1 
       (.I0(state_cs[0]),
        .I1(state_cs[1]),
        .I2(m_axi_dac1_rvalid_i),
        .I3(m_axi_rready_reg_0),
        .O(req_xfer_cnt_0));
  LUT6 #(
    .INIT(64'h0000FE0000000100)) 
    \req_xfer_cnt[8]_i_2 
       (.I0(req_xfer_cnt[6]),
        .I1(\req_xfer_cnt[8]_i_3_n_0 ),
        .I2(req_xfer_cnt[7]),
        .I3(state_cs[0]),
        .I4(m_axi_dac1_rlast_i),
        .I5(req_xfer_cnt[8]),
        .O(\req_xfer_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \req_xfer_cnt[8]_i_3 
       (.I0(req_xfer_cnt[4]),
        .I1(req_xfer_cnt[0]),
        .I2(req_xfer_cnt[1]),
        .I3(req_xfer_cnt[2]),
        .I4(req_xfer_cnt[3]),
        .I5(req_xfer_cnt[5]),
        .O(\req_xfer_cnt[8]_i_3_n_0 ));
  FDRE \req_xfer_cnt_reg[0] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[0]_i_1_n_0 ),
        .Q(req_xfer_cnt[0]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[1] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[1]_i_1_n_0 ),
        .Q(req_xfer_cnt[1]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[2] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[2]_i_1_n_0 ),
        .Q(req_xfer_cnt[2]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[3] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[3]_i_1_n_0 ),
        .Q(req_xfer_cnt[3]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[4] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[4]_i_1_n_0 ),
        .Q(req_xfer_cnt[4]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[5] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[5]_i_1_n_0 ),
        .Q(req_xfer_cnt[5]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[6] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[6]_i_1_n_0 ),
        .Q(req_xfer_cnt[6]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[7] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[7]_i_1_n_0 ),
        .Q(req_xfer_cnt[7]),
        .R(1'b0));
  FDRE \req_xfer_cnt_reg[8] 
       (.C(m_axi_dac1_aclk),
        .CE(req_xfer_cnt_0),
        .D(\req_xfer_cnt[8]_i_2_n_0 ),
        .Q(req_xfer_cnt[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize
   (fifo_re0,
    rd_en,
    dac_data_chb_o,
    Q,
    fifo_full0__11,
    B,
    \m_axis_tdata_reg[14]_0 ,
    empty,
    clk,
    first_full_reg_0,
    \dac_rp_curr_reg[19]_0 ,
    cfg_loopback_chb,
    \dac_b_r_reg[15] ,
    full,
    wr_data_count,
    dac_mult_reg,
    dac_mult_reg_0,
    S,
    \dac_b_diff_reg[7] ,
    \dac_b_diff_reg[11] ,
    \dac_b_diff_reg[15] ,
    dout,
    rst_n);
  output fifo_re0;
  output rd_en;
  output [15:0]dac_data_chb_o;
  output [15:0]Q;
  output fifo_full0__11;
  output [15:0]B;
  output [15:0]\m_axis_tdata_reg[14]_0 ;
  input empty;
  input clk;
  input first_full_reg_0;
  input [18:0]\dac_rp_curr_reg[19]_0 ;
  input cfg_loopback_chb;
  input [15:0]\dac_b_r_reg[15] ;
  input full;
  input [11:0]wr_data_count;
  input [4:0]dac_mult_reg;
  input dac_mult_reg_0;
  input [3:0]S;
  input [3:0]\dac_b_diff_reg[7] ;
  input [3:0]\dac_b_diff_reg[11] ;
  input [3:0]\dac_b_diff_reg[15] ;
  input [63:0]dout;
  input rst_n;

  wire [15:0]B;
  wire [15:0]Q;
  wire [3:0]S;
  wire cfg_loopback_chb;
  wire clk;
  wire \dac_b_diff[11]_i_2_n_0 ;
  wire \dac_b_diff[11]_i_3_n_0 ;
  wire \dac_b_diff[11]_i_4_n_0 ;
  wire \dac_b_diff[11]_i_5_n_0 ;
  wire \dac_b_diff[15]_i_2_n_0 ;
  wire \dac_b_diff[15]_i_3_n_0 ;
  wire \dac_b_diff[15]_i_4_n_0 ;
  wire \dac_b_diff[3]_i_2_n_0 ;
  wire \dac_b_diff[3]_i_3_n_0 ;
  wire \dac_b_diff[3]_i_4_n_0 ;
  wire \dac_b_diff[3]_i_5_n_0 ;
  wire \dac_b_diff[7]_i_2_n_0 ;
  wire \dac_b_diff[7]_i_3_n_0 ;
  wire \dac_b_diff[7]_i_4_n_0 ;
  wire \dac_b_diff[7]_i_5_n_0 ;
  wire [3:0]\dac_b_diff_reg[11] ;
  wire \dac_b_diff_reg[11]_i_1_n_0 ;
  wire \dac_b_diff_reg[11]_i_1_n_1 ;
  wire \dac_b_diff_reg[11]_i_1_n_2 ;
  wire \dac_b_diff_reg[11]_i_1_n_3 ;
  wire [3:0]\dac_b_diff_reg[15] ;
  wire \dac_b_diff_reg[15]_i_1_n_1 ;
  wire \dac_b_diff_reg[15]_i_1_n_2 ;
  wire \dac_b_diff_reg[15]_i_1_n_3 ;
  wire \dac_b_diff_reg[3]_i_1_n_0 ;
  wire \dac_b_diff_reg[3]_i_1_n_1 ;
  wire \dac_b_diff_reg[3]_i_1_n_2 ;
  wire \dac_b_diff_reg[3]_i_1_n_3 ;
  wire [3:0]\dac_b_diff_reg[7] ;
  wire \dac_b_diff_reg[7]_i_1_n_0 ;
  wire \dac_b_diff_reg[7]_i_1_n_1 ;
  wire \dac_b_diff_reg[7]_i_1_n_2 ;
  wire \dac_b_diff_reg[7]_i_1_n_3 ;
  wire [15:0]\dac_b_r_reg[15] ;
  wire [15:0]dac_data_chb_o;
  wire [4:0]dac_mult_reg;
  wire dac_mult_reg_0;
  wire dac_mult_reg_i_18__0_n_0;
  wire dac_mult_reg_i_19__0_n_0;
  wire dac_mult_reg_i_20__0_n_0;
  wire dac_mult_reg_i_21__0_n_0;
  wire dac_mult_reg_i_22__0_n_0;
  wire dac_mult_reg_i_23__0_n_0;
  wire dac_mult_reg_i_24__0_n_0;
  wire dac_mult_reg_i_25__0_n_0;
  wire dac_mult_reg_i_26__0_n_0;
  wire dac_mult_reg_i_27__0_n_0;
  wire dac_mult_reg_i_28__0_n_0;
  wire dac_mult_reg_i_29__0_n_0;
  wire dac_mult_reg_i_30__0_n_0;
  wire dac_mult_reg_i_31__0_n_0;
  wire dac_mult_reg_i_32__0_n_0;
  wire dac_mult_reg_i_33__0_n_0;
  wire dac_mult_reg_i_34__0_n_0;
  wire dac_mult_reg_i_35__0_n_0;
  wire dac_mult_reg_i_36__0_n_0;
  wire dac_mult_reg_i_37__0_n_0;
  wire dac_mult_reg_i_38__0_n_0;
  wire \dac_rp_curr[0]_i_3__0_n_0 ;
  wire \dac_rp_curr[0]_i_4__0_n_0 ;
  wire \dac_rp_curr[0]_i_5__0_n_0 ;
  wire \dac_rp_curr[12]_i_2__2_n_0 ;
  wire \dac_rp_curr[12]_i_3__0_n_0 ;
  wire \dac_rp_curr[12]_i_4__0_n_0 ;
  wire \dac_rp_curr[12]_i_5__0_n_0 ;
  wire \dac_rp_curr[16]_i_2__2_n_0 ;
  wire \dac_rp_curr[16]_i_3__0_n_0 ;
  wire \dac_rp_curr[16]_i_4__0_n_0 ;
  wire \dac_rp_curr[16]_i_5__0_n_0 ;
  wire \dac_rp_curr[4]_i_2__2_n_0 ;
  wire \dac_rp_curr[4]_i_3__0_n_0 ;
  wire \dac_rp_curr[4]_i_4__0_n_0 ;
  wire \dac_rp_curr[4]_i_5__0_n_0 ;
  wire \dac_rp_curr[8]_i_2__2_n_0 ;
  wire \dac_rp_curr[8]_i_3__0_n_0 ;
  wire \dac_rp_curr[8]_i_4__0_n_0 ;
  wire \dac_rp_curr[8]_i_5__0_n_0 ;
  wire [19:0]dac_rp_curr_reg;
  wire \dac_rp_curr_reg[0]_i_2__0_n_0 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_1 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_2 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_3 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_4 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_5 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_6 ;
  wire \dac_rp_curr_reg[0]_i_2__0_n_7 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_0 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_1 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_2 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_3 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_4 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_5 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_6 ;
  wire \dac_rp_curr_reg[12]_i_1__0_n_7 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_1 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_2 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_3 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_4 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_5 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_6 ;
  wire \dac_rp_curr_reg[16]_i_1__0_n_7 ;
  wire [18:0]\dac_rp_curr_reg[19]_0 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_0 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_1 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_2 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_3 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_4 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_5 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_6 ;
  wire \dac_rp_curr_reg[4]_i_1__0_n_7 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_0 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_1 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_2 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_3 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_4 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_5 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_6 ;
  wire \dac_rp_curr_reg[8]_i_1__0_n_7 ;
  wire [19:19]dac_rp_next;
  wire dac_rp_next_carry__0_i_1__0_n_0;
  wire dac_rp_next_carry__0_i_2__0_n_0;
  wire dac_rp_next_carry__0_i_3__0_n_0;
  wire dac_rp_next_carry__0_i_4__0_n_0;
  wire dac_rp_next_carry__0_n_0;
  wire dac_rp_next_carry__0_n_1;
  wire dac_rp_next_carry__0_n_2;
  wire dac_rp_next_carry__0_n_3;
  wire dac_rp_next_carry__0_n_4;
  wire dac_rp_next_carry__0_n_5;
  wire dac_rp_next_carry__0_n_6;
  wire dac_rp_next_carry__0_n_7;
  wire dac_rp_next_carry__1_i_1__0_n_0;
  wire dac_rp_next_carry__1_i_2__0_n_0;
  wire dac_rp_next_carry__1_i_3__0_n_0;
  wire dac_rp_next_carry__1_i_4__0_n_0;
  wire dac_rp_next_carry__1_n_0;
  wire dac_rp_next_carry__1_n_1;
  wire dac_rp_next_carry__1_n_2;
  wire dac_rp_next_carry__1_n_3;
  wire dac_rp_next_carry__1_n_4;
  wire dac_rp_next_carry__1_n_5;
  wire dac_rp_next_carry__1_n_6;
  wire dac_rp_next_carry__1_n_7;
  wire dac_rp_next_carry__2_i_1__0_n_0;
  wire dac_rp_next_carry__2_i_2__0_n_0;
  wire dac_rp_next_carry__2_i_3__0_n_0;
  wire dac_rp_next_carry__2_i_4__0_n_0;
  wire dac_rp_next_carry__2_n_0;
  wire dac_rp_next_carry__2_n_1;
  wire dac_rp_next_carry__2_n_2;
  wire dac_rp_next_carry__2_n_3;
  wire dac_rp_next_carry__2_n_4;
  wire dac_rp_next_carry__2_n_5;
  wire dac_rp_next_carry__2_n_6;
  wire dac_rp_next_carry__2_n_7;
  wire dac_rp_next_carry__3_i_1__0_n_0;
  wire dac_rp_next_carry__3_i_2__0_n_0;
  wire dac_rp_next_carry__3_i_3__0_n_0;
  wire dac_rp_next_carry__3_i_4__0_n_0;
  wire dac_rp_next_carry__3_n_1;
  wire dac_rp_next_carry__3_n_2;
  wire dac_rp_next_carry__3_n_3;
  wire dac_rp_next_carry__3_n_5;
  wire dac_rp_next_carry__3_n_6;
  wire dac_rp_next_carry__3_n_7;
  wire dac_rp_next_carry_i_1__0_n_0;
  wire dac_rp_next_carry_i_2__0_n_0;
  wire dac_rp_next_carry_i_3__0_n_0;
  wire dac_rp_next_carry_n_0;
  wire dac_rp_next_carry_n_1;
  wire dac_rp_next_carry_n_2;
  wire dac_rp_next_carry_n_3;
  wire dac_rp_next_carry_n_4;
  wire dac_rp_next_carry_n_5;
  wire dac_rp_next_carry_n_6;
  wire [19:19]dac_rp_next_next;
  wire dac_rp_next_next_carry__0_i_1__0_n_0;
  wire dac_rp_next_next_carry__0_i_2__0_n_0;
  wire dac_rp_next_next_carry__0_i_3__0_n_0;
  wire dac_rp_next_next_carry__0_i_4__0_n_0;
  wire dac_rp_next_next_carry__0_n_0;
  wire dac_rp_next_next_carry__0_n_1;
  wire dac_rp_next_next_carry__0_n_2;
  wire dac_rp_next_next_carry__0_n_3;
  wire dac_rp_next_next_carry__1_i_1__0_n_0;
  wire dac_rp_next_next_carry__1_i_2__0_n_0;
  wire dac_rp_next_next_carry__1_i_3__0_n_0;
  wire dac_rp_next_next_carry__1_i_4__0_n_0;
  wire dac_rp_next_next_carry__1_n_0;
  wire dac_rp_next_next_carry__1_n_1;
  wire dac_rp_next_next_carry__1_n_2;
  wire dac_rp_next_next_carry__1_n_3;
  wire dac_rp_next_next_carry__2_i_1__0_n_0;
  wire dac_rp_next_next_carry__2_i_2__0_n_0;
  wire dac_rp_next_next_carry__2_i_3__0_n_0;
  wire dac_rp_next_next_carry__2_i_4__0_n_0;
  wire dac_rp_next_next_carry__2_n_0;
  wire dac_rp_next_next_carry__2_n_1;
  wire dac_rp_next_next_carry__2_n_2;
  wire dac_rp_next_next_carry__2_n_3;
  wire dac_rp_next_next_carry__3_i_1__0_n_0;
  wire dac_rp_next_next_carry__3_i_2__0_n_0;
  wire dac_rp_next_next_carry__3_i_3__0_n_0;
  wire dac_rp_next_next_carry__3_i_4__0_n_0;
  wire dac_rp_next_next_carry__3_n_1;
  wire dac_rp_next_next_carry__3_n_2;
  wire dac_rp_next_next_carry__3_n_3;
  wire dac_rp_next_next_carry_i_1__0_n_0;
  wire dac_rp_next_next_carry_i_2__0_n_0;
  wire dac_rp_next_next_carry_i_3__0_n_0;
  wire dac_rp_next_next_carry_n_0;
  wire dac_rp_next_next_carry_n_1;
  wire dac_rp_next_next_carry_n_2;
  wire dac_rp_next_next_carry_n_3;
  wire [63:0]dout;
  wire empty;
  wire fifo_empty_r;
  wire fifo_full0__11;
  wire fifo_re0;
  wire first_full;
  wire first_full_i_1__0_n_0;
  wire first_full_reg_0;
  wire full;
  wire \full_cnt[7]_i_7__0_n_0 ;
  wire \full_cnt[7]_i_8__0_n_0 ;
  wire \m_axis_tdata[0]_i_1__0_n_0 ;
  wire \m_axis_tdata[10]_i_1__0_n_0 ;
  wire \m_axis_tdata[11]_i_1__0_n_0 ;
  wire \m_axis_tdata[12]_i_1__0_n_0 ;
  wire \m_axis_tdata[13]_i_1__0_n_0 ;
  wire \m_axis_tdata[14]_i_1__0_n_0 ;
  wire \m_axis_tdata[15]_i_1__0_n_0 ;
  wire \m_axis_tdata[1]_i_1__0_n_0 ;
  wire \m_axis_tdata[2]_i_1__0_n_0 ;
  wire \m_axis_tdata[3]_i_1__0_n_0 ;
  wire \m_axis_tdata[4]_i_1__0_n_0 ;
  wire \m_axis_tdata[5]_i_1__0_n_0 ;
  wire \m_axis_tdata[6]_i_1__0_n_0 ;
  wire \m_axis_tdata[7]_i_1__0_n_0 ;
  wire \m_axis_tdata[8]_i_1__0_n_0 ;
  wire \m_axis_tdata[9]_i_1__0_n_0 ;
  wire [15:0]\m_axis_tdata_reg[14]_0 ;
  wire p_0_in;
  wire rd_en;
  wire [15:0]\read_decoder[0].samp_buf_reg[0]_3 ;
  wire [15:0]\read_decoder[1].samp_buf_reg[1]_2 ;
  wire [15:0]\read_decoder[2].samp_buf_reg[2]_1 ;
  wire [15:0]\read_decoder[3].samp_buf_reg[3]_0 ;
  wire rst_n;
  wire [11:0]wr_data_count;
  wire [3:3]\NLW_dac_b_diff_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_rp_curr_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [0:0]NLW_dac_rp_next_carry_O_UNCONNECTED;
  wire [3:3]NLW_dac_rp_next_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_dac_rp_next_next_carry__3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    U_fifo_axi_data_i_2__0
       (.I0(fifo_empty_r),
        .I1(first_full),
        .I2(dac_rp_next_next),
        .I3(dac_rp_next),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[11]_i_2 
       (.I0(Q[11]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [11]),
        .O(\dac_b_diff[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[11]_i_3 
       (.I0(Q[10]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [10]),
        .O(\dac_b_diff[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[11]_i_4 
       (.I0(Q[9]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [9]),
        .O(\dac_b_diff[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[11]_i_5 
       (.I0(Q[8]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [8]),
        .O(\dac_b_diff[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[15]_i_2 
       (.I0(Q[14]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [14]),
        .O(\dac_b_diff[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[15]_i_3 
       (.I0(Q[13]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [13]),
        .O(\dac_b_diff[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[15]_i_4 
       (.I0(Q[12]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [12]),
        .O(\dac_b_diff[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[3]_i_2 
       (.I0(Q[3]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [3]),
        .O(\dac_b_diff[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[3]_i_3 
       (.I0(Q[2]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [2]),
        .O(\dac_b_diff[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[3]_i_4 
       (.I0(Q[1]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [1]),
        .O(\dac_b_diff[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[3]_i_5 
       (.I0(Q[0]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [0]),
        .O(\dac_b_diff[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[7]_i_2 
       (.I0(Q[7]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [7]),
        .O(\dac_b_diff[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[7]_i_3 
       (.I0(Q[6]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [6]),
        .O(\dac_b_diff[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[7]_i_4 
       (.I0(Q[5]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [5]),
        .O(\dac_b_diff[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_b_diff[7]_i_5 
       (.I0(Q[4]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [4]),
        .O(\dac_b_diff[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_b_diff_reg[11]_i_1 
       (.CI(\dac_b_diff_reg[7]_i_1_n_0 ),
        .CO({\dac_b_diff_reg[11]_i_1_n_0 ,\dac_b_diff_reg[11]_i_1_n_1 ,\dac_b_diff_reg[11]_i_1_n_2 ,\dac_b_diff_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_b_diff[11]_i_2_n_0 ,\dac_b_diff[11]_i_3_n_0 ,\dac_b_diff[11]_i_4_n_0 ,\dac_b_diff[11]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [11:8]),
        .S(\dac_b_diff_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_b_diff_reg[15]_i_1 
       (.CI(\dac_b_diff_reg[11]_i_1_n_0 ),
        .CO({\NLW_dac_b_diff_reg[15]_i_1_CO_UNCONNECTED [3],\dac_b_diff_reg[15]_i_1_n_1 ,\dac_b_diff_reg[15]_i_1_n_2 ,\dac_b_diff_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_b_diff[15]_i_2_n_0 ,\dac_b_diff[15]_i_3_n_0 ,\dac_b_diff[15]_i_4_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [15:12]),
        .S(\dac_b_diff_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_b_diff_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dac_b_diff_reg[3]_i_1_n_0 ,\dac_b_diff_reg[3]_i_1_n_1 ,\dac_b_diff_reg[3]_i_1_n_2 ,\dac_b_diff_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\dac_b_diff[3]_i_2_n_0 ,\dac_b_diff[3]_i_3_n_0 ,\dac_b_diff[3]_i_4_n_0 ,\dac_b_diff[3]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_b_diff_reg[7]_i_1 
       (.CI(\dac_b_diff_reg[3]_i_1_n_0 ),
        .CO({\dac_b_diff_reg[7]_i_1_n_0 ,\dac_b_diff_reg[7]_i_1_n_1 ,\dac_b_diff_reg[7]_i_1_n_2 ,\dac_b_diff_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_b_diff[7]_i_2_n_0 ,\dac_b_diff[7]_i_3_n_0 ,\dac_b_diff[7]_i_4_n_0 ,\dac_b_diff[7]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [7:4]),
        .S(\dac_b_diff_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[0]_INST_0 
       (.I0(Q[0]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [0]),
        .O(dac_data_chb_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[10]_INST_0 
       (.I0(Q[10]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [10]),
        .O(dac_data_chb_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[11]_INST_0 
       (.I0(Q[11]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [11]),
        .O(dac_data_chb_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[12]_INST_0 
       (.I0(Q[12]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [12]),
        .O(dac_data_chb_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[13]_INST_0 
       (.I0(Q[13]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [13]),
        .O(dac_data_chb_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[14]_INST_0 
       (.I0(Q[14]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [14]),
        .O(dac_data_chb_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[15]_INST_0 
       (.I0(Q[15]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [15]),
        .O(dac_data_chb_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[1]_INST_0 
       (.I0(Q[1]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [1]),
        .O(dac_data_chb_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[2]_INST_0 
       (.I0(Q[2]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [2]),
        .O(dac_data_chb_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[3]_INST_0 
       (.I0(Q[3]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [3]),
        .O(dac_data_chb_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[4]_INST_0 
       (.I0(Q[4]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [4]),
        .O(dac_data_chb_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[5]_INST_0 
       (.I0(Q[5]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [5]),
        .O(dac_data_chb_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[6]_INST_0 
       (.I0(Q[6]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [6]),
        .O(dac_data_chb_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[7]_INST_0 
       (.I0(Q[7]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [7]),
        .O(dac_data_chb_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[8]_INST_0 
       (.I0(Q[8]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [8]),
        .O(dac_data_chb_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_chb_o[9]_INST_0 
       (.I0(Q[9]),
        .I1(cfg_loopback_chb),
        .I2(\dac_b_r_reg[15] [9]),
        .O(dac_data_chb_o[9]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_10__0
       (.I0(dac_mult_reg_i_25__0_n_0),
        .I1(dac_mult_reg_i_24__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_11__0
       (.I0(dac_mult_reg_i_26__0_n_0),
        .I1(dac_mult_reg_i_25__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    dac_mult_reg_i_12__0
       (.I0(dac_mult_reg_i_27__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_28__0_n_0),
        .I3(dac_mult_reg_i_26__0_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    dac_mult_reg_i_13__0
       (.I0(dac_mult_reg_i_27__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_28__0_n_0),
        .I3(dac_mult_reg_i_29__0_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    dac_mult_reg_i_14__0
       (.I0(dac_mult_reg_i_28__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_30__0_n_0),
        .I3(dac_mult_reg_i_29__0_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    dac_mult_reg_i_15__0
       (.I0(dac_mult_reg_i_28__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_30__0_n_0),
        .I3(dac_mult_reg_i_31__0_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    dac_mult_reg_i_16__0
       (.I0(dac_mult_reg_i_31__0_n_0),
        .I1(dac_mult_reg[0]),
        .I2(dac_mult_reg_i_30__0_n_0),
        .I3(dac_mult_reg_i_32__0_n_0),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg[4]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h02020300)) 
    dac_mult_reg_i_18__0
       (.I0(Q[15]),
        .I1(dac_mult_reg[2]),
        .I2(dac_mult_reg[3]),
        .I3(Q[13]),
        .I4(dac_mult_reg[1]),
        .O(dac_mult_reg_i_18__0_n_0));
  LUT5 #(
    .INIT(32'h02020300)) 
    dac_mult_reg_i_19__0
       (.I0(Q[14]),
        .I1(dac_mult_reg[2]),
        .I2(dac_mult_reg[3]),
        .I3(Q[12]),
        .I4(dac_mult_reg[1]),
        .O(dac_mult_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dac_mult_reg_i_1__0
       (.I0(dac_mult_reg[1]),
        .I1(dac_mult_reg[0]),
        .I2(dac_mult_reg[4]),
        .I3(Q[15]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(B[15]));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    dac_mult_reg_i_20__0
       (.I0(Q[13]),
        .I1(dac_mult_reg[1]),
        .I2(Q[11]),
        .I3(Q[15]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(dac_mult_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    dac_mult_reg_i_21__0
       (.I0(Q[12]),
        .I1(dac_mult_reg[1]),
        .I2(Q[10]),
        .I3(Q[14]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(dac_mult_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_22__0
       (.I0(Q[11]),
        .I1(Q[15]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_33__0_n_0),
        .O(dac_mult_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_23__0
       (.I0(Q[10]),
        .I1(Q[14]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_34__0_n_0),
        .O(dac_mult_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_24__0
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_35__0_n_0),
        .O(dac_mult_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_25__0
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_27__0_n_0),
        .O(dac_mult_reg_i_25__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_26__0
       (.I0(dac_mult_reg_i_35__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_36__0_n_0),
        .O(dac_mult_reg_i_26__0_n_0));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_27__0
       (.I0(Q[14]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_28__0
       (.I0(Q[12]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_29__0
       (.I0(dac_mult_reg_i_36__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_37__0_n_0),
        .O(dac_mult_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000C00088)) 
    dac_mult_reg_i_2__0
       (.I0(Q[14]),
        .I1(dac_mult_reg_0),
        .I2(Q[15]),
        .I3(dac_mult_reg[4]),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[1]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_30__0
       (.I0(Q[10]),
        .I1(Q[2]),
        .I2(dac_mult_reg[2]),
        .I3(Q[14]),
        .I4(dac_mult_reg[3]),
        .I5(Q[6]),
        .O(dac_mult_reg_i_30__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_31__0
       (.I0(dac_mult_reg_i_37__0_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_38__0_n_0),
        .O(dac_mult_reg_i_31__0_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_32__0
       (.I0(Q[8]),
        .I1(Q[0]),
        .I2(dac_mult_reg[2]),
        .I3(Q[12]),
        .I4(dac_mult_reg[3]),
        .I5(Q[4]),
        .O(dac_mult_reg_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_33__0
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .O(dac_mult_reg_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_34__0
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .O(dac_mult_reg_i_34__0_n_0));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_35__0
       (.I0(Q[15]),
        .I1(Q[7]),
        .I2(Q[11]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_35__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_36__0
       (.I0(Q[13]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_37__0
       (.I0(Q[11]),
        .I1(Q[3]),
        .I2(dac_mult_reg[2]),
        .I3(Q[15]),
        .I4(dac_mult_reg[3]),
        .I5(Q[7]),
        .O(dac_mult_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_38__0
       (.I0(Q[9]),
        .I1(Q[1]),
        .I2(dac_mult_reg[2]),
        .I3(Q[13]),
        .I4(dac_mult_reg[3]),
        .I5(Q[5]),
        .O(dac_mult_reg_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF00)) 
    dac_mult_reg_i_3__0
       (.I0(dac_mult_reg_0),
        .I1(Q[14]),
        .I2(dac_mult_reg[1]),
        .I3(dac_mult_reg_i_18__0_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[13]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_4__0
       (.I0(dac_mult_reg_i_19__0_n_0),
        .I1(dac_mult_reg_i_18__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_5__0
       (.I0(dac_mult_reg_i_20__0_n_0),
        .I1(dac_mult_reg_i_19__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_6__0
       (.I0(dac_mult_reg_i_21__0_n_0),
        .I1(dac_mult_reg_i_20__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_7__0
       (.I0(dac_mult_reg_i_22__0_n_0),
        .I1(dac_mult_reg_i_21__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_8__0
       (.I0(dac_mult_reg_i_23__0_n_0),
        .I1(dac_mult_reg_i_22__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_9__0
       (.I0(dac_mult_reg_i_24__0_n_0),
        .I1(dac_mult_reg_i_23__0_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_rp_curr[0]_i_1__0 
       (.I0(first_full),
        .I1(fifo_empty_r),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_3__0 
       (.I0(\dac_rp_curr_reg[19]_0 [2]),
        .I1(dac_rp_curr_reg[3]),
        .O(\dac_rp_curr[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_4__0 
       (.I0(\dac_rp_curr_reg[19]_0 [1]),
        .I1(dac_rp_curr_reg[2]),
        .O(\dac_rp_curr[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_5__0 
       (.I0(\dac_rp_curr_reg[19]_0 [0]),
        .I1(dac_rp_curr_reg[1]),
        .O(\dac_rp_curr[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_2__2 
       (.I0(\dac_rp_curr_reg[19]_0 [14]),
        .I1(dac_rp_curr_reg[15]),
        .O(\dac_rp_curr[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_3__0 
       (.I0(\dac_rp_curr_reg[19]_0 [13]),
        .I1(dac_rp_curr_reg[14]),
        .O(\dac_rp_curr[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_4__0 
       (.I0(\dac_rp_curr_reg[19]_0 [12]),
        .I1(dac_rp_curr_reg[13]),
        .O(\dac_rp_curr[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_5__0 
       (.I0(\dac_rp_curr_reg[19]_0 [11]),
        .I1(dac_rp_curr_reg[12]),
        .O(\dac_rp_curr[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_2__2 
       (.I0(\dac_rp_curr_reg[19]_0 [18]),
        .I1(dac_rp_curr_reg[19]),
        .O(\dac_rp_curr[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_3__0 
       (.I0(\dac_rp_curr_reg[19]_0 [17]),
        .I1(dac_rp_curr_reg[18]),
        .O(\dac_rp_curr[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_4__0 
       (.I0(\dac_rp_curr_reg[19]_0 [16]),
        .I1(dac_rp_curr_reg[17]),
        .O(\dac_rp_curr[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_5__0 
       (.I0(\dac_rp_curr_reg[19]_0 [15]),
        .I1(dac_rp_curr_reg[16]),
        .O(\dac_rp_curr[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_2__2 
       (.I0(\dac_rp_curr_reg[19]_0 [6]),
        .I1(dac_rp_curr_reg[7]),
        .O(\dac_rp_curr[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_3__0 
       (.I0(\dac_rp_curr_reg[19]_0 [5]),
        .I1(dac_rp_curr_reg[6]),
        .O(\dac_rp_curr[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_4__0 
       (.I0(\dac_rp_curr_reg[19]_0 [4]),
        .I1(dac_rp_curr_reg[5]),
        .O(\dac_rp_curr[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_5__0 
       (.I0(\dac_rp_curr_reg[19]_0 [3]),
        .I1(dac_rp_curr_reg[4]),
        .O(\dac_rp_curr[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_2__2 
       (.I0(\dac_rp_curr_reg[19]_0 [10]),
        .I1(dac_rp_curr_reg[11]),
        .O(\dac_rp_curr[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_3__0 
       (.I0(\dac_rp_curr_reg[19]_0 [9]),
        .I1(dac_rp_curr_reg[10]),
        .O(\dac_rp_curr[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_4__0 
       (.I0(\dac_rp_curr_reg[19]_0 [8]),
        .I1(dac_rp_curr_reg[9]),
        .O(\dac_rp_curr[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_5__0 
       (.I0(\dac_rp_curr_reg[19]_0 [7]),
        .I1(dac_rp_curr_reg[8]),
        .O(\dac_rp_curr[8]_i_5__0_n_0 ));
  FDRE \dac_rp_curr_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2__0_n_7 ),
        .Q(dac_rp_curr_reg[0]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\dac_rp_curr_reg[0]_i_2__0_n_0 ,\dac_rp_curr_reg[0]_i_2__0_n_1 ,\dac_rp_curr_reg[0]_i_2__0_n_2 ,\dac_rp_curr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_rp_curr_reg[19]_0 [2:0],1'b0}),
        .O({\dac_rp_curr_reg[0]_i_2__0_n_4 ,\dac_rp_curr_reg[0]_i_2__0_n_5 ,\dac_rp_curr_reg[0]_i_2__0_n_6 ,\dac_rp_curr_reg[0]_i_2__0_n_7 }),
        .S({\dac_rp_curr[0]_i_3__0_n_0 ,\dac_rp_curr[0]_i_4__0_n_0 ,\dac_rp_curr[0]_i_5__0_n_0 ,dac_rp_curr_reg[0]}));
  FDRE \dac_rp_curr_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1__0_n_5 ),
        .Q(dac_rp_curr_reg[10]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1__0_n_4 ),
        .Q(dac_rp_curr_reg[11]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1__0_n_7 ),
        .Q(dac_rp_curr_reg[12]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[12]_i_1__0 
       (.CI(\dac_rp_curr_reg[8]_i_1__0_n_0 ),
        .CO({\dac_rp_curr_reg[12]_i_1__0_n_0 ,\dac_rp_curr_reg[12]_i_1__0_n_1 ,\dac_rp_curr_reg[12]_i_1__0_n_2 ,\dac_rp_curr_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [14:11]),
        .O({\dac_rp_curr_reg[12]_i_1__0_n_4 ,\dac_rp_curr_reg[12]_i_1__0_n_5 ,\dac_rp_curr_reg[12]_i_1__0_n_6 ,\dac_rp_curr_reg[12]_i_1__0_n_7 }),
        .S({\dac_rp_curr[12]_i_2__2_n_0 ,\dac_rp_curr[12]_i_3__0_n_0 ,\dac_rp_curr[12]_i_4__0_n_0 ,\dac_rp_curr[12]_i_5__0_n_0 }));
  FDRE \dac_rp_curr_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1__0_n_6 ),
        .Q(dac_rp_curr_reg[13]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[14] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1__0_n_5 ),
        .Q(dac_rp_curr_reg[14]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[15] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1__0_n_4 ),
        .Q(dac_rp_curr_reg[15]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[16] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1__0_n_7 ),
        .Q(dac_rp_curr_reg[16]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[16]_i_1__0 
       (.CI(\dac_rp_curr_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_dac_rp_curr_reg[16]_i_1__0_CO_UNCONNECTED [3],\dac_rp_curr_reg[16]_i_1__0_n_1 ,\dac_rp_curr_reg[16]_i_1__0_n_2 ,\dac_rp_curr_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_rp_curr_reg[19]_0 [17:15]}),
        .O({\dac_rp_curr_reg[16]_i_1__0_n_4 ,\dac_rp_curr_reg[16]_i_1__0_n_5 ,\dac_rp_curr_reg[16]_i_1__0_n_6 ,\dac_rp_curr_reg[16]_i_1__0_n_7 }),
        .S({\dac_rp_curr[16]_i_2__2_n_0 ,\dac_rp_curr[16]_i_3__0_n_0 ,\dac_rp_curr[16]_i_4__0_n_0 ,\dac_rp_curr[16]_i_5__0_n_0 }));
  FDRE \dac_rp_curr_reg[17] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1__0_n_6 ),
        .Q(dac_rp_curr_reg[17]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[18] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1__0_n_5 ),
        .Q(dac_rp_curr_reg[18]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[19] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1__0_n_4 ),
        .Q(dac_rp_curr_reg[19]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2__0_n_6 ),
        .Q(dac_rp_curr_reg[1]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2__0_n_5 ),
        .Q(dac_rp_curr_reg[2]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2__0_n_4 ),
        .Q(dac_rp_curr_reg[3]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1__0_n_7 ),
        .Q(dac_rp_curr_reg[4]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[4]_i_1__0 
       (.CI(\dac_rp_curr_reg[0]_i_2__0_n_0 ),
        .CO({\dac_rp_curr_reg[4]_i_1__0_n_0 ,\dac_rp_curr_reg[4]_i_1__0_n_1 ,\dac_rp_curr_reg[4]_i_1__0_n_2 ,\dac_rp_curr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [6:3]),
        .O({\dac_rp_curr_reg[4]_i_1__0_n_4 ,\dac_rp_curr_reg[4]_i_1__0_n_5 ,\dac_rp_curr_reg[4]_i_1__0_n_6 ,\dac_rp_curr_reg[4]_i_1__0_n_7 }),
        .S({\dac_rp_curr[4]_i_2__2_n_0 ,\dac_rp_curr[4]_i_3__0_n_0 ,\dac_rp_curr[4]_i_4__0_n_0 ,\dac_rp_curr[4]_i_5__0_n_0 }));
  FDRE \dac_rp_curr_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1__0_n_6 ),
        .Q(dac_rp_curr_reg[5]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1__0_n_5 ),
        .Q(dac_rp_curr_reg[6]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1__0_n_4 ),
        .Q(dac_rp_curr_reg[7]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1__0_n_7 ),
        .Q(dac_rp_curr_reg[8]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[8]_i_1__0 
       (.CI(\dac_rp_curr_reg[4]_i_1__0_n_0 ),
        .CO({\dac_rp_curr_reg[8]_i_1__0_n_0 ,\dac_rp_curr_reg[8]_i_1__0_n_1 ,\dac_rp_curr_reg[8]_i_1__0_n_2 ,\dac_rp_curr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [10:7]),
        .O({\dac_rp_curr_reg[8]_i_1__0_n_4 ,\dac_rp_curr_reg[8]_i_1__0_n_5 ,\dac_rp_curr_reg[8]_i_1__0_n_6 ,\dac_rp_curr_reg[8]_i_1__0_n_7 }),
        .S({\dac_rp_curr[8]_i_2__2_n_0 ,\dac_rp_curr[8]_i_3__0_n_0 ,\dac_rp_curr[8]_i_4__0_n_0 ,\dac_rp_curr[8]_i_5__0_n_0 }));
  FDRE \dac_rp_curr_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1__0_n_6 ),
        .Q(dac_rp_curr_reg[9]),
        .R(first_full_reg_0));
  CARRY4 dac_rp_next_carry
       (.CI(1'b0),
        .CO({dac_rp_next_carry_n_0,dac_rp_next_carry_n_1,dac_rp_next_carry_n_2,dac_rp_next_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_curr_reg[3:1],1'b0}),
        .O({dac_rp_next_carry_n_4,dac_rp_next_carry_n_5,dac_rp_next_carry_n_6,NLW_dac_rp_next_carry_O_UNCONNECTED[0]}),
        .S({dac_rp_next_carry_i_1__0_n_0,dac_rp_next_carry_i_2__0_n_0,dac_rp_next_carry_i_3__0_n_0,dac_rp_curr_reg[0]}));
  CARRY4 dac_rp_next_carry__0
       (.CI(dac_rp_next_carry_n_0),
        .CO({dac_rp_next_carry__0_n_0,dac_rp_next_carry__0_n_1,dac_rp_next_carry__0_n_2,dac_rp_next_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[7:4]),
        .O({dac_rp_next_carry__0_n_4,dac_rp_next_carry__0_n_5,dac_rp_next_carry__0_n_6,dac_rp_next_carry__0_n_7}),
        .S({dac_rp_next_carry__0_i_1__0_n_0,dac_rp_next_carry__0_i_2__0_n_0,dac_rp_next_carry__0_i_3__0_n_0,dac_rp_next_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_1__0
       (.I0(dac_rp_curr_reg[7]),
        .I1(\dac_rp_curr_reg[19]_0 [6]),
        .O(dac_rp_next_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_2__0
       (.I0(dac_rp_curr_reg[6]),
        .I1(\dac_rp_curr_reg[19]_0 [5]),
        .O(dac_rp_next_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_3__0
       (.I0(dac_rp_curr_reg[5]),
        .I1(\dac_rp_curr_reg[19]_0 [4]),
        .O(dac_rp_next_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_4__0
       (.I0(dac_rp_curr_reg[4]),
        .I1(\dac_rp_curr_reg[19]_0 [3]),
        .O(dac_rp_next_carry__0_i_4__0_n_0));
  CARRY4 dac_rp_next_carry__1
       (.CI(dac_rp_next_carry__0_n_0),
        .CO({dac_rp_next_carry__1_n_0,dac_rp_next_carry__1_n_1,dac_rp_next_carry__1_n_2,dac_rp_next_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[11:8]),
        .O({dac_rp_next_carry__1_n_4,dac_rp_next_carry__1_n_5,dac_rp_next_carry__1_n_6,dac_rp_next_carry__1_n_7}),
        .S({dac_rp_next_carry__1_i_1__0_n_0,dac_rp_next_carry__1_i_2__0_n_0,dac_rp_next_carry__1_i_3__0_n_0,dac_rp_next_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_1__0
       (.I0(dac_rp_curr_reg[11]),
        .I1(\dac_rp_curr_reg[19]_0 [10]),
        .O(dac_rp_next_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_2__0
       (.I0(dac_rp_curr_reg[10]),
        .I1(\dac_rp_curr_reg[19]_0 [9]),
        .O(dac_rp_next_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_3__0
       (.I0(dac_rp_curr_reg[9]),
        .I1(\dac_rp_curr_reg[19]_0 [8]),
        .O(dac_rp_next_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_4__0
       (.I0(dac_rp_curr_reg[8]),
        .I1(\dac_rp_curr_reg[19]_0 [7]),
        .O(dac_rp_next_carry__1_i_4__0_n_0));
  CARRY4 dac_rp_next_carry__2
       (.CI(dac_rp_next_carry__1_n_0),
        .CO({dac_rp_next_carry__2_n_0,dac_rp_next_carry__2_n_1,dac_rp_next_carry__2_n_2,dac_rp_next_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[15:12]),
        .O({dac_rp_next_carry__2_n_4,dac_rp_next_carry__2_n_5,dac_rp_next_carry__2_n_6,dac_rp_next_carry__2_n_7}),
        .S({dac_rp_next_carry__2_i_1__0_n_0,dac_rp_next_carry__2_i_2__0_n_0,dac_rp_next_carry__2_i_3__0_n_0,dac_rp_next_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_1__0
       (.I0(dac_rp_curr_reg[15]),
        .I1(\dac_rp_curr_reg[19]_0 [14]),
        .O(dac_rp_next_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_2__0
       (.I0(dac_rp_curr_reg[14]),
        .I1(\dac_rp_curr_reg[19]_0 [13]),
        .O(dac_rp_next_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_3__0
       (.I0(dac_rp_curr_reg[13]),
        .I1(\dac_rp_curr_reg[19]_0 [12]),
        .O(dac_rp_next_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_4__0
       (.I0(dac_rp_curr_reg[12]),
        .I1(\dac_rp_curr_reg[19]_0 [11]),
        .O(dac_rp_next_carry__2_i_4__0_n_0));
  CARRY4 dac_rp_next_carry__3
       (.CI(dac_rp_next_carry__2_n_0),
        .CO({NLW_dac_rp_next_carry__3_CO_UNCONNECTED[3],dac_rp_next_carry__3_n_1,dac_rp_next_carry__3_n_2,dac_rp_next_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dac_rp_curr_reg[18:16]}),
        .O({dac_rp_next,dac_rp_next_carry__3_n_5,dac_rp_next_carry__3_n_6,dac_rp_next_carry__3_n_7}),
        .S({dac_rp_next_carry__3_i_1__0_n_0,dac_rp_next_carry__3_i_2__0_n_0,dac_rp_next_carry__3_i_3__0_n_0,dac_rp_next_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_1__0
       (.I0(\dac_rp_curr_reg[19]_0 [18]),
        .I1(dac_rp_curr_reg[19]),
        .O(dac_rp_next_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_2__0
       (.I0(dac_rp_curr_reg[18]),
        .I1(\dac_rp_curr_reg[19]_0 [17]),
        .O(dac_rp_next_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_3__0
       (.I0(dac_rp_curr_reg[17]),
        .I1(\dac_rp_curr_reg[19]_0 [16]),
        .O(dac_rp_next_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_4__0
       (.I0(dac_rp_curr_reg[16]),
        .I1(\dac_rp_curr_reg[19]_0 [15]),
        .O(dac_rp_next_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_1__0
       (.I0(dac_rp_curr_reg[3]),
        .I1(\dac_rp_curr_reg[19]_0 [2]),
        .O(dac_rp_next_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_2__0
       (.I0(dac_rp_curr_reg[2]),
        .I1(\dac_rp_curr_reg[19]_0 [1]),
        .O(dac_rp_next_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_3__0
       (.I0(dac_rp_curr_reg[1]),
        .I1(\dac_rp_curr_reg[19]_0 [0]),
        .O(dac_rp_next_carry_i_3__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry
       (.CI(1'b0),
        .CO({dac_rp_next_next_carry_n_0,dac_rp_next_next_carry_n_1,dac_rp_next_next_carry_n_2,dac_rp_next_next_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry_n_4,dac_rp_next_carry_n_5,dac_rp_next_carry_n_6,1'b0}),
        .O(NLW_dac_rp_next_next_carry_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry_i_1__0_n_0,dac_rp_next_next_carry_i_2__0_n_0,dac_rp_next_next_carry_i_3__0_n_0,dac_rp_curr_reg[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__0
       (.CI(dac_rp_next_next_carry_n_0),
        .CO({dac_rp_next_next_carry__0_n_0,dac_rp_next_next_carry__0_n_1,dac_rp_next_next_carry__0_n_2,dac_rp_next_next_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__0_n_4,dac_rp_next_carry__0_n_5,dac_rp_next_carry__0_n_6,dac_rp_next_carry__0_n_7}),
        .O(NLW_dac_rp_next_next_carry__0_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__0_i_1__0_n_0,dac_rp_next_next_carry__0_i_2__0_n_0,dac_rp_next_next_carry__0_i_3__0_n_0,dac_rp_next_next_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_1__0
       (.I0(dac_rp_next_carry__0_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [6]),
        .O(dac_rp_next_next_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_2__0
       (.I0(dac_rp_next_carry__0_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [5]),
        .O(dac_rp_next_next_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_3__0
       (.I0(dac_rp_next_carry__0_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [4]),
        .O(dac_rp_next_next_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_4__0
       (.I0(dac_rp_next_carry__0_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [3]),
        .O(dac_rp_next_next_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__1
       (.CI(dac_rp_next_next_carry__0_n_0),
        .CO({dac_rp_next_next_carry__1_n_0,dac_rp_next_next_carry__1_n_1,dac_rp_next_next_carry__1_n_2,dac_rp_next_next_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__1_n_4,dac_rp_next_carry__1_n_5,dac_rp_next_carry__1_n_6,dac_rp_next_carry__1_n_7}),
        .O(NLW_dac_rp_next_next_carry__1_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__1_i_1__0_n_0,dac_rp_next_next_carry__1_i_2__0_n_0,dac_rp_next_next_carry__1_i_3__0_n_0,dac_rp_next_next_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_1__0
       (.I0(dac_rp_next_carry__1_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [10]),
        .O(dac_rp_next_next_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_2__0
       (.I0(dac_rp_next_carry__1_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [9]),
        .O(dac_rp_next_next_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_3__0
       (.I0(dac_rp_next_carry__1_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [8]),
        .O(dac_rp_next_next_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_4__0
       (.I0(dac_rp_next_carry__1_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [7]),
        .O(dac_rp_next_next_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__2
       (.CI(dac_rp_next_next_carry__1_n_0),
        .CO({dac_rp_next_next_carry__2_n_0,dac_rp_next_next_carry__2_n_1,dac_rp_next_next_carry__2_n_2,dac_rp_next_next_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__2_n_4,dac_rp_next_carry__2_n_5,dac_rp_next_carry__2_n_6,dac_rp_next_carry__2_n_7}),
        .O(NLW_dac_rp_next_next_carry__2_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__2_i_1__0_n_0,dac_rp_next_next_carry__2_i_2__0_n_0,dac_rp_next_next_carry__2_i_3__0_n_0,dac_rp_next_next_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_1__0
       (.I0(dac_rp_next_carry__2_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [14]),
        .O(dac_rp_next_next_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_2__0
       (.I0(dac_rp_next_carry__2_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [13]),
        .O(dac_rp_next_next_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_3__0
       (.I0(dac_rp_next_carry__2_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [12]),
        .O(dac_rp_next_next_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_4__0
       (.I0(dac_rp_next_carry__2_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [11]),
        .O(dac_rp_next_next_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__3
       (.CI(dac_rp_next_next_carry__2_n_0),
        .CO({NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED[3],dac_rp_next_next_carry__3_n_1,dac_rp_next_next_carry__3_n_2,dac_rp_next_next_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dac_rp_next_carry__3_n_5,dac_rp_next_carry__3_n_6,dac_rp_next_carry__3_n_7}),
        .O({dac_rp_next_next,NLW_dac_rp_next_next_carry__3_O_UNCONNECTED[2:0]}),
        .S({dac_rp_next_next_carry__3_i_1__0_n_0,dac_rp_next_next_carry__3_i_2__0_n_0,dac_rp_next_next_carry__3_i_3__0_n_0,dac_rp_next_next_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_1__0
       (.I0(dac_rp_next),
        .I1(\dac_rp_curr_reg[19]_0 [18]),
        .O(dac_rp_next_next_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_2__0
       (.I0(dac_rp_next_carry__3_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [17]),
        .O(dac_rp_next_next_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_3__0
       (.I0(dac_rp_next_carry__3_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [16]),
        .O(dac_rp_next_next_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_4__0
       (.I0(dac_rp_next_carry__3_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [15]),
        .O(dac_rp_next_next_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_1__0
       (.I0(dac_rp_next_carry_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [2]),
        .O(dac_rp_next_next_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_2__0
       (.I0(dac_rp_next_carry_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [1]),
        .O(dac_rp_next_next_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_3__0
       (.I0(dac_rp_next_carry_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [0]),
        .O(dac_rp_next_next_carry_i_3__0_n_0));
  FDRE fifo_empty_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty),
        .Q(fifo_empty_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFF0060)) 
    fifo_re_r_i_1__0
       (.I0(dac_rp_next),
        .I1(dac_rp_next_next),
        .I2(first_full),
        .I3(fifo_empty_r),
        .I4(empty),
        .O(fifo_re0));
  LUT3 #(
    .INIT(8'hF2)) 
    first_full_i_1__0
       (.I0(fifo_full0__11),
        .I1(empty),
        .I2(first_full),
        .O(first_full_i_1__0_n_0));
  FDRE first_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_full_i_1__0_n_0),
        .Q(first_full),
        .R(first_full_reg_0));
  LUT6 #(
    .INIT(64'hFAAAAAAAEAAAAAAA)) 
    \full_cnt[7]_i_4__0 
       (.I0(full),
        .I1(wr_data_count[8]),
        .I2(wr_data_count[11]),
        .I3(wr_data_count[10]),
        .I4(wr_data_count[9]),
        .I5(\full_cnt[7]_i_7__0_n_0 ),
        .O(fifo_full0__11));
  LUT5 #(
    .INIT(32'h80000000)) 
    \full_cnt[7]_i_7__0 
       (.I0(wr_data_count[4]),
        .I1(wr_data_count[5]),
        .I2(wr_data_count[6]),
        .I3(wr_data_count[7]),
        .I4(\full_cnt[7]_i_8__0_n_0 ),
        .O(\full_cnt[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \full_cnt[7]_i_8__0 
       (.I0(wr_data_count[1]),
        .I1(wr_data_count[0]),
        .I2(wr_data_count[3]),
        .I3(wr_data_count[2]),
        .O(\full_cnt[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[0]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [0]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [0]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [0]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [0]),
        .O(\m_axis_tdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[10]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [10]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [10]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [10]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [10]),
        .O(\m_axis_tdata[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[11]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [11]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [11]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [11]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [11]),
        .O(\m_axis_tdata[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[12]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [12]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [12]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [12]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [12]),
        .O(\m_axis_tdata[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[13]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [13]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [13]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [13]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [13]),
        .O(\m_axis_tdata[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[14]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [14]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [14]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [14]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [14]),
        .O(\m_axis_tdata[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[15]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [15]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [15]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [15]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [15]),
        .O(\m_axis_tdata[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[1]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [1]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [1]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [1]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [1]),
        .O(\m_axis_tdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[2]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [2]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [2]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [2]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [2]),
        .O(\m_axis_tdata[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[3]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [3]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [3]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [3]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [3]),
        .O(\m_axis_tdata[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[4]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [4]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [4]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [4]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [4]),
        .O(\m_axis_tdata[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[5]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [5]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [5]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [5]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [5]),
        .O(\m_axis_tdata[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[6]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [6]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [6]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [6]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [6]),
        .O(\m_axis_tdata[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[7]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [7]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [7]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [7]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [7]),
        .O(\m_axis_tdata[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[8]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [8]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [8]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [8]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [8]),
        .O(\m_axis_tdata[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[9]_i_1__0 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [9]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [9]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [9]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [9]),
        .O(\m_axis_tdata[9]_i_1__0_n_0 ));
  FDRE \m_axis_tdata_reg[0] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[10] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[11] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[12] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[13] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[14] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[15] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[1] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[2] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[3] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[4] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[5] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[6] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[7] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[8] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[9] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[0]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [0]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[10]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [10]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[11]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [11]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[12]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [12]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[13]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [13]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[14]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [14]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[15]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [15]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[1]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [1]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[2]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [2]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[3]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [3]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[4]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [4]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[5]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [5]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[6]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [6]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[7]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [7]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[8]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [8]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[9]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [9]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[16]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[26]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[27]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[28]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[29]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[30]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[31]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[17]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[18]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[19]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[20]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[21]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[22]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[23]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[24]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[25]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [9]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[32]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[42]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [10]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[43]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [11]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[44]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [12]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[45]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [13]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[46]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [14]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[47]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [15]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[33]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [1]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[34]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [2]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[35]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [3]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[36]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [4]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[37]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [5]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[38]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [6]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[39]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [7]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[40]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [8]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[41]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [9]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[48]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[58]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [10]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[59]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [11]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[60]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [12]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[61]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [13]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[62]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [14]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[63]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [15]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[49]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[50]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[51]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[52]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[53]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[54]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[55]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[56]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [8]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[57]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rp_dma_mm2s_downsize" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dma_mm2s_downsize_5
   (fifo_re0,
    rd_en,
    dac_data_cha_o,
    Q,
    fifo_full0__11,
    B,
    \m_axis_tdata_reg[14]_0 ,
    empty,
    clk,
    first_full_reg_0,
    \dac_rp_curr_reg[19]_0 ,
    cfg_loopback_cha,
    \dac_a_r_reg[15] ,
    full,
    wr_data_count,
    dac_mult_reg,
    dac_mult_reg_0,
    S,
    \dac_a_diff_reg[7] ,
    \dac_a_diff_reg[11] ,
    \dac_a_diff_reg[15] ,
    dout,
    rst_n);
  output fifo_re0;
  output rd_en;
  output [15:0]dac_data_cha_o;
  output [15:0]Q;
  output fifo_full0__11;
  output [15:0]B;
  output [15:0]\m_axis_tdata_reg[14]_0 ;
  input empty;
  input clk;
  input first_full_reg_0;
  input [18:0]\dac_rp_curr_reg[19]_0 ;
  input cfg_loopback_cha;
  input [15:0]\dac_a_r_reg[15] ;
  input full;
  input [11:0]wr_data_count;
  input [4:0]dac_mult_reg;
  input dac_mult_reg_0;
  input [3:0]S;
  input [3:0]\dac_a_diff_reg[7] ;
  input [3:0]\dac_a_diff_reg[11] ;
  input [3:0]\dac_a_diff_reg[15] ;
  input [63:0]dout;
  input rst_n;

  wire [15:0]B;
  wire [15:0]Q;
  wire [3:0]S;
  wire cfg_loopback_cha;
  wire clk;
  wire \dac_a_diff[11]_i_2_n_0 ;
  wire \dac_a_diff[11]_i_3_n_0 ;
  wire \dac_a_diff[11]_i_4_n_0 ;
  wire \dac_a_diff[11]_i_5_n_0 ;
  wire \dac_a_diff[15]_i_2_n_0 ;
  wire \dac_a_diff[15]_i_3_n_0 ;
  wire \dac_a_diff[15]_i_4_n_0 ;
  wire \dac_a_diff[3]_i_2_n_0 ;
  wire \dac_a_diff[3]_i_3_n_0 ;
  wire \dac_a_diff[3]_i_4_n_0 ;
  wire \dac_a_diff[3]_i_5_n_0 ;
  wire \dac_a_diff[7]_i_2_n_0 ;
  wire \dac_a_diff[7]_i_3_n_0 ;
  wire \dac_a_diff[7]_i_4_n_0 ;
  wire \dac_a_diff[7]_i_5_n_0 ;
  wire [3:0]\dac_a_diff_reg[11] ;
  wire \dac_a_diff_reg[11]_i_1_n_0 ;
  wire \dac_a_diff_reg[11]_i_1_n_1 ;
  wire \dac_a_diff_reg[11]_i_1_n_2 ;
  wire \dac_a_diff_reg[11]_i_1_n_3 ;
  wire [3:0]\dac_a_diff_reg[15] ;
  wire \dac_a_diff_reg[15]_i_1_n_1 ;
  wire \dac_a_diff_reg[15]_i_1_n_2 ;
  wire \dac_a_diff_reg[15]_i_1_n_3 ;
  wire \dac_a_diff_reg[3]_i_1_n_0 ;
  wire \dac_a_diff_reg[3]_i_1_n_1 ;
  wire \dac_a_diff_reg[3]_i_1_n_2 ;
  wire \dac_a_diff_reg[3]_i_1_n_3 ;
  wire [3:0]\dac_a_diff_reg[7] ;
  wire \dac_a_diff_reg[7]_i_1_n_0 ;
  wire \dac_a_diff_reg[7]_i_1_n_1 ;
  wire \dac_a_diff_reg[7]_i_1_n_2 ;
  wire \dac_a_diff_reg[7]_i_1_n_3 ;
  wire [15:0]\dac_a_r_reg[15] ;
  wire [15:0]dac_data_cha_o;
  wire [4:0]dac_mult_reg;
  wire dac_mult_reg_0;
  wire dac_mult_reg_i_18_n_0;
  wire dac_mult_reg_i_19_n_0;
  wire dac_mult_reg_i_20_n_0;
  wire dac_mult_reg_i_21_n_0;
  wire dac_mult_reg_i_22_n_0;
  wire dac_mult_reg_i_23_n_0;
  wire dac_mult_reg_i_24_n_0;
  wire dac_mult_reg_i_25_n_0;
  wire dac_mult_reg_i_26_n_0;
  wire dac_mult_reg_i_27_n_0;
  wire dac_mult_reg_i_28_n_0;
  wire dac_mult_reg_i_29_n_0;
  wire dac_mult_reg_i_30_n_0;
  wire dac_mult_reg_i_31_n_0;
  wire dac_mult_reg_i_32_n_0;
  wire dac_mult_reg_i_33_n_0;
  wire dac_mult_reg_i_34_n_0;
  wire dac_mult_reg_i_35_n_0;
  wire dac_mult_reg_i_36_n_0;
  wire dac_mult_reg_i_37_n_0;
  wire dac_mult_reg_i_38_n_0;
  wire \dac_rp_curr[0]_i_3_n_0 ;
  wire \dac_rp_curr[0]_i_4_n_0 ;
  wire \dac_rp_curr[0]_i_5_n_0 ;
  wire \dac_rp_curr[12]_i_2__1_n_0 ;
  wire \dac_rp_curr[12]_i_3_n_0 ;
  wire \dac_rp_curr[12]_i_4_n_0 ;
  wire \dac_rp_curr[12]_i_5_n_0 ;
  wire \dac_rp_curr[16]_i_2__1_n_0 ;
  wire \dac_rp_curr[16]_i_3_n_0 ;
  wire \dac_rp_curr[16]_i_4_n_0 ;
  wire \dac_rp_curr[16]_i_5_n_0 ;
  wire \dac_rp_curr[4]_i_2__1_n_0 ;
  wire \dac_rp_curr[4]_i_3_n_0 ;
  wire \dac_rp_curr[4]_i_4_n_0 ;
  wire \dac_rp_curr[4]_i_5_n_0 ;
  wire \dac_rp_curr[8]_i_2__1_n_0 ;
  wire \dac_rp_curr[8]_i_3_n_0 ;
  wire \dac_rp_curr[8]_i_4_n_0 ;
  wire \dac_rp_curr[8]_i_5_n_0 ;
  wire [19:0]dac_rp_curr_reg;
  wire \dac_rp_curr_reg[0]_i_2_n_0 ;
  wire \dac_rp_curr_reg[0]_i_2_n_1 ;
  wire \dac_rp_curr_reg[0]_i_2_n_2 ;
  wire \dac_rp_curr_reg[0]_i_2_n_3 ;
  wire \dac_rp_curr_reg[0]_i_2_n_4 ;
  wire \dac_rp_curr_reg[0]_i_2_n_5 ;
  wire \dac_rp_curr_reg[0]_i_2_n_6 ;
  wire \dac_rp_curr_reg[0]_i_2_n_7 ;
  wire \dac_rp_curr_reg[12]_i_1_n_0 ;
  wire \dac_rp_curr_reg[12]_i_1_n_1 ;
  wire \dac_rp_curr_reg[12]_i_1_n_2 ;
  wire \dac_rp_curr_reg[12]_i_1_n_3 ;
  wire \dac_rp_curr_reg[12]_i_1_n_4 ;
  wire \dac_rp_curr_reg[12]_i_1_n_5 ;
  wire \dac_rp_curr_reg[12]_i_1_n_6 ;
  wire \dac_rp_curr_reg[12]_i_1_n_7 ;
  wire \dac_rp_curr_reg[16]_i_1_n_1 ;
  wire \dac_rp_curr_reg[16]_i_1_n_2 ;
  wire \dac_rp_curr_reg[16]_i_1_n_3 ;
  wire \dac_rp_curr_reg[16]_i_1_n_4 ;
  wire \dac_rp_curr_reg[16]_i_1_n_5 ;
  wire \dac_rp_curr_reg[16]_i_1_n_6 ;
  wire \dac_rp_curr_reg[16]_i_1_n_7 ;
  wire [18:0]\dac_rp_curr_reg[19]_0 ;
  wire \dac_rp_curr_reg[4]_i_1_n_0 ;
  wire \dac_rp_curr_reg[4]_i_1_n_1 ;
  wire \dac_rp_curr_reg[4]_i_1_n_2 ;
  wire \dac_rp_curr_reg[4]_i_1_n_3 ;
  wire \dac_rp_curr_reg[4]_i_1_n_4 ;
  wire \dac_rp_curr_reg[4]_i_1_n_5 ;
  wire \dac_rp_curr_reg[4]_i_1_n_6 ;
  wire \dac_rp_curr_reg[4]_i_1_n_7 ;
  wire \dac_rp_curr_reg[8]_i_1_n_0 ;
  wire \dac_rp_curr_reg[8]_i_1_n_1 ;
  wire \dac_rp_curr_reg[8]_i_1_n_2 ;
  wire \dac_rp_curr_reg[8]_i_1_n_3 ;
  wire \dac_rp_curr_reg[8]_i_1_n_4 ;
  wire \dac_rp_curr_reg[8]_i_1_n_5 ;
  wire \dac_rp_curr_reg[8]_i_1_n_6 ;
  wire \dac_rp_curr_reg[8]_i_1_n_7 ;
  wire [19:19]dac_rp_next;
  wire dac_rp_next_carry__0_i_1_n_0;
  wire dac_rp_next_carry__0_i_2_n_0;
  wire dac_rp_next_carry__0_i_3_n_0;
  wire dac_rp_next_carry__0_i_4_n_0;
  wire dac_rp_next_carry__0_n_0;
  wire dac_rp_next_carry__0_n_1;
  wire dac_rp_next_carry__0_n_2;
  wire dac_rp_next_carry__0_n_3;
  wire dac_rp_next_carry__0_n_4;
  wire dac_rp_next_carry__0_n_5;
  wire dac_rp_next_carry__0_n_6;
  wire dac_rp_next_carry__0_n_7;
  wire dac_rp_next_carry__1_i_1_n_0;
  wire dac_rp_next_carry__1_i_2_n_0;
  wire dac_rp_next_carry__1_i_3_n_0;
  wire dac_rp_next_carry__1_i_4_n_0;
  wire dac_rp_next_carry__1_n_0;
  wire dac_rp_next_carry__1_n_1;
  wire dac_rp_next_carry__1_n_2;
  wire dac_rp_next_carry__1_n_3;
  wire dac_rp_next_carry__1_n_4;
  wire dac_rp_next_carry__1_n_5;
  wire dac_rp_next_carry__1_n_6;
  wire dac_rp_next_carry__1_n_7;
  wire dac_rp_next_carry__2_i_1_n_0;
  wire dac_rp_next_carry__2_i_2_n_0;
  wire dac_rp_next_carry__2_i_3_n_0;
  wire dac_rp_next_carry__2_i_4_n_0;
  wire dac_rp_next_carry__2_n_0;
  wire dac_rp_next_carry__2_n_1;
  wire dac_rp_next_carry__2_n_2;
  wire dac_rp_next_carry__2_n_3;
  wire dac_rp_next_carry__2_n_4;
  wire dac_rp_next_carry__2_n_5;
  wire dac_rp_next_carry__2_n_6;
  wire dac_rp_next_carry__2_n_7;
  wire dac_rp_next_carry__3_i_1_n_0;
  wire dac_rp_next_carry__3_i_2_n_0;
  wire dac_rp_next_carry__3_i_3_n_0;
  wire dac_rp_next_carry__3_i_4_n_0;
  wire dac_rp_next_carry__3_n_1;
  wire dac_rp_next_carry__3_n_2;
  wire dac_rp_next_carry__3_n_3;
  wire dac_rp_next_carry__3_n_5;
  wire dac_rp_next_carry__3_n_6;
  wire dac_rp_next_carry__3_n_7;
  wire dac_rp_next_carry_i_1_n_0;
  wire dac_rp_next_carry_i_2_n_0;
  wire dac_rp_next_carry_i_3_n_0;
  wire dac_rp_next_carry_n_0;
  wire dac_rp_next_carry_n_1;
  wire dac_rp_next_carry_n_2;
  wire dac_rp_next_carry_n_3;
  wire dac_rp_next_carry_n_4;
  wire dac_rp_next_carry_n_5;
  wire dac_rp_next_carry_n_6;
  wire [19:19]dac_rp_next_next;
  wire dac_rp_next_next_carry__0_i_1_n_0;
  wire dac_rp_next_next_carry__0_i_2_n_0;
  wire dac_rp_next_next_carry__0_i_3_n_0;
  wire dac_rp_next_next_carry__0_i_4_n_0;
  wire dac_rp_next_next_carry__0_n_0;
  wire dac_rp_next_next_carry__0_n_1;
  wire dac_rp_next_next_carry__0_n_2;
  wire dac_rp_next_next_carry__0_n_3;
  wire dac_rp_next_next_carry__1_i_1_n_0;
  wire dac_rp_next_next_carry__1_i_2_n_0;
  wire dac_rp_next_next_carry__1_i_3_n_0;
  wire dac_rp_next_next_carry__1_i_4_n_0;
  wire dac_rp_next_next_carry__1_n_0;
  wire dac_rp_next_next_carry__1_n_1;
  wire dac_rp_next_next_carry__1_n_2;
  wire dac_rp_next_next_carry__1_n_3;
  wire dac_rp_next_next_carry__2_i_1_n_0;
  wire dac_rp_next_next_carry__2_i_2_n_0;
  wire dac_rp_next_next_carry__2_i_3_n_0;
  wire dac_rp_next_next_carry__2_i_4_n_0;
  wire dac_rp_next_next_carry__2_n_0;
  wire dac_rp_next_next_carry__2_n_1;
  wire dac_rp_next_next_carry__2_n_2;
  wire dac_rp_next_next_carry__2_n_3;
  wire dac_rp_next_next_carry__3_i_1_n_0;
  wire dac_rp_next_next_carry__3_i_2_n_0;
  wire dac_rp_next_next_carry__3_i_3_n_0;
  wire dac_rp_next_next_carry__3_i_4_n_0;
  wire dac_rp_next_next_carry__3_n_1;
  wire dac_rp_next_next_carry__3_n_2;
  wire dac_rp_next_next_carry__3_n_3;
  wire dac_rp_next_next_carry_i_1_n_0;
  wire dac_rp_next_next_carry_i_2_n_0;
  wire dac_rp_next_next_carry_i_3_n_0;
  wire dac_rp_next_next_carry_n_0;
  wire dac_rp_next_next_carry_n_1;
  wire dac_rp_next_next_carry_n_2;
  wire dac_rp_next_next_carry_n_3;
  wire [63:0]dout;
  wire empty;
  wire fifo_empty_r;
  wire fifo_full0__11;
  wire fifo_re0;
  wire first_full;
  wire first_full_i_1_n_0;
  wire first_full_reg_0;
  wire full;
  wire \full_cnt[7]_i_7_n_0 ;
  wire \full_cnt[7]_i_8_n_0 ;
  wire \m_axis_tdata[0]_i_1_n_0 ;
  wire \m_axis_tdata[10]_i_1_n_0 ;
  wire \m_axis_tdata[11]_i_1_n_0 ;
  wire \m_axis_tdata[12]_i_1_n_0 ;
  wire \m_axis_tdata[13]_i_1_n_0 ;
  wire \m_axis_tdata[14]_i_1_n_0 ;
  wire \m_axis_tdata[15]_i_1_n_0 ;
  wire \m_axis_tdata[1]_i_1_n_0 ;
  wire \m_axis_tdata[2]_i_1_n_0 ;
  wire \m_axis_tdata[3]_i_1_n_0 ;
  wire \m_axis_tdata[4]_i_1_n_0 ;
  wire \m_axis_tdata[5]_i_1_n_0 ;
  wire \m_axis_tdata[6]_i_1_n_0 ;
  wire \m_axis_tdata[7]_i_1_n_0 ;
  wire \m_axis_tdata[8]_i_1_n_0 ;
  wire \m_axis_tdata[9]_i_1_n_0 ;
  wire [15:0]\m_axis_tdata_reg[14]_0 ;
  wire p_0_in;
  wire rd_en;
  wire [15:0]\read_decoder[0].samp_buf_reg[0]_3 ;
  wire [15:0]\read_decoder[1].samp_buf_reg[1]_2 ;
  wire [15:0]\read_decoder[2].samp_buf_reg[2]_1 ;
  wire [15:0]\read_decoder[3].samp_buf_reg[3]_0 ;
  wire rst_n;
  wire [11:0]wr_data_count;
  wire [3:3]\NLW_dac_a_diff_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_rp_curr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [0:0]NLW_dac_rp_next_carry_O_UNCONNECTED;
  wire [3:3]NLW_dac_rp_next_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_dac_rp_next_next_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_dac_rp_next_next_carry__3_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    U_fifo_axi_data_i_2
       (.I0(fifo_empty_r),
        .I1(first_full),
        .I2(dac_rp_next_next),
        .I3(dac_rp_next),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[11]_i_2 
       (.I0(Q[11]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [11]),
        .O(\dac_a_diff[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[11]_i_3 
       (.I0(Q[10]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [10]),
        .O(\dac_a_diff[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[11]_i_4 
       (.I0(Q[9]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [9]),
        .O(\dac_a_diff[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[11]_i_5 
       (.I0(Q[8]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [8]),
        .O(\dac_a_diff[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[15]_i_2 
       (.I0(Q[14]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [14]),
        .O(\dac_a_diff[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[15]_i_3 
       (.I0(Q[13]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [13]),
        .O(\dac_a_diff[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[15]_i_4 
       (.I0(Q[12]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [12]),
        .O(\dac_a_diff[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[3]_i_2 
       (.I0(Q[3]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [3]),
        .O(\dac_a_diff[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[3]_i_3 
       (.I0(Q[2]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [2]),
        .O(\dac_a_diff[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[3]_i_4 
       (.I0(Q[1]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [1]),
        .O(\dac_a_diff[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[3]_i_5 
       (.I0(Q[0]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [0]),
        .O(\dac_a_diff[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[7]_i_2 
       (.I0(Q[7]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [7]),
        .O(\dac_a_diff[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[7]_i_3 
       (.I0(Q[6]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [6]),
        .O(\dac_a_diff[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[7]_i_4 
       (.I0(Q[5]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [5]),
        .O(\dac_a_diff[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_a_diff[7]_i_5 
       (.I0(Q[4]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [4]),
        .O(\dac_a_diff[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_a_diff_reg[11]_i_1 
       (.CI(\dac_a_diff_reg[7]_i_1_n_0 ),
        .CO({\dac_a_diff_reg[11]_i_1_n_0 ,\dac_a_diff_reg[11]_i_1_n_1 ,\dac_a_diff_reg[11]_i_1_n_2 ,\dac_a_diff_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_a_diff[11]_i_2_n_0 ,\dac_a_diff[11]_i_3_n_0 ,\dac_a_diff[11]_i_4_n_0 ,\dac_a_diff[11]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [11:8]),
        .S(\dac_a_diff_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_a_diff_reg[15]_i_1 
       (.CI(\dac_a_diff_reg[11]_i_1_n_0 ),
        .CO({\NLW_dac_a_diff_reg[15]_i_1_CO_UNCONNECTED [3],\dac_a_diff_reg[15]_i_1_n_1 ,\dac_a_diff_reg[15]_i_1_n_2 ,\dac_a_diff_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_a_diff[15]_i_2_n_0 ,\dac_a_diff[15]_i_3_n_0 ,\dac_a_diff[15]_i_4_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [15:12]),
        .S(\dac_a_diff_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_a_diff_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dac_a_diff_reg[3]_i_1_n_0 ,\dac_a_diff_reg[3]_i_1_n_1 ,\dac_a_diff_reg[3]_i_1_n_2 ,\dac_a_diff_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\dac_a_diff[3]_i_2_n_0 ,\dac_a_diff[3]_i_3_n_0 ,\dac_a_diff[3]_i_4_n_0 ,\dac_a_diff[3]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dac_a_diff_reg[7]_i_1 
       (.CI(\dac_a_diff_reg[3]_i_1_n_0 ),
        .CO({\dac_a_diff_reg[7]_i_1_n_0 ,\dac_a_diff_reg[7]_i_1_n_1 ,\dac_a_diff_reg[7]_i_1_n_2 ,\dac_a_diff_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_a_diff[7]_i_2_n_0 ,\dac_a_diff[7]_i_3_n_0 ,\dac_a_diff[7]_i_4_n_0 ,\dac_a_diff[7]_i_5_n_0 }),
        .O(\m_axis_tdata_reg[14]_0 [7:4]),
        .S(\dac_a_diff_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[0]_INST_0 
       (.I0(Q[0]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [0]),
        .O(dac_data_cha_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[10]_INST_0 
       (.I0(Q[10]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [10]),
        .O(dac_data_cha_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[11]_INST_0 
       (.I0(Q[11]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [11]),
        .O(dac_data_cha_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[12]_INST_0 
       (.I0(Q[12]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [12]),
        .O(dac_data_cha_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[13]_INST_0 
       (.I0(Q[13]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [13]),
        .O(dac_data_cha_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[14]_INST_0 
       (.I0(Q[14]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [14]),
        .O(dac_data_cha_o[14]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[15]_INST_0 
       (.I0(Q[15]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [15]),
        .O(dac_data_cha_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[1]_INST_0 
       (.I0(Q[1]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [1]),
        .O(dac_data_cha_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[2]_INST_0 
       (.I0(Q[2]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [2]),
        .O(dac_data_cha_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[3]_INST_0 
       (.I0(Q[3]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [3]),
        .O(dac_data_cha_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[4]_INST_0 
       (.I0(Q[4]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [4]),
        .O(dac_data_cha_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[5]_INST_0 
       (.I0(Q[5]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [5]),
        .O(dac_data_cha_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[6]_INST_0 
       (.I0(Q[6]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [6]),
        .O(dac_data_cha_o[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[7]_INST_0 
       (.I0(Q[7]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [7]),
        .O(dac_data_cha_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[8]_INST_0 
       (.I0(Q[8]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [8]),
        .O(dac_data_cha_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_data_cha_o[9]_INST_0 
       (.I0(Q[9]),
        .I1(cfg_loopback_cha),
        .I2(\dac_a_r_reg[15] [9]),
        .O(dac_data_cha_o[9]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dac_mult_reg_i_1
       (.I0(dac_mult_reg[1]),
        .I1(dac_mult_reg[0]),
        .I2(dac_mult_reg[4]),
        .I3(Q[15]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(B[15]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_10
       (.I0(dac_mult_reg_i_25_n_0),
        .I1(dac_mult_reg_i_24_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_11
       (.I0(dac_mult_reg_i_26_n_0),
        .I1(dac_mult_reg_i_25_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    dac_mult_reg_i_12
       (.I0(dac_mult_reg_i_27_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_28_n_0),
        .I3(dac_mult_reg_i_26_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    dac_mult_reg_i_13
       (.I0(dac_mult_reg_i_27_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_28_n_0),
        .I3(dac_mult_reg_i_29_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    dac_mult_reg_i_14
       (.I0(dac_mult_reg_i_28_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_30_n_0),
        .I3(dac_mult_reg_i_29_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    dac_mult_reg_i_15
       (.I0(dac_mult_reg_i_28_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_30_n_0),
        .I3(dac_mult_reg_i_31_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h00000000B8B8BB88)) 
    dac_mult_reg_i_16
       (.I0(dac_mult_reg_i_31_n_0),
        .I1(dac_mult_reg[0]),
        .I2(dac_mult_reg_i_30_n_0),
        .I3(dac_mult_reg_i_32_n_0),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg[4]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h02020300)) 
    dac_mult_reg_i_18
       (.I0(Q[15]),
        .I1(dac_mult_reg[2]),
        .I2(dac_mult_reg[3]),
        .I3(Q[13]),
        .I4(dac_mult_reg[1]),
        .O(dac_mult_reg_i_18_n_0));
  LUT5 #(
    .INIT(32'h02020300)) 
    dac_mult_reg_i_19
       (.I0(Q[14]),
        .I1(dac_mult_reg[2]),
        .I2(dac_mult_reg[3]),
        .I3(Q[12]),
        .I4(dac_mult_reg[1]),
        .O(dac_mult_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000C00088)) 
    dac_mult_reg_i_2
       (.I0(Q[14]),
        .I1(dac_mult_reg_0),
        .I2(Q[15]),
        .I3(dac_mult_reg[4]),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[1]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    dac_mult_reg_i_20
       (.I0(Q[13]),
        .I1(dac_mult_reg[1]),
        .I2(Q[11]),
        .I3(Q[15]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(dac_mult_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    dac_mult_reg_i_21
       (.I0(Q[12]),
        .I1(dac_mult_reg[1]),
        .I2(Q[10]),
        .I3(Q[14]),
        .I4(dac_mult_reg[2]),
        .I5(dac_mult_reg[3]),
        .O(dac_mult_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_22
       (.I0(Q[11]),
        .I1(Q[15]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_33_n_0),
        .O(dac_mult_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_23
       (.I0(Q[10]),
        .I1(Q[14]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_34_n_0),
        .O(dac_mult_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_24
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_35_n_0),
        .O(dac_mult_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h00CAFFFF00CA0000)) 
    dac_mult_reg_i_25
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .I4(dac_mult_reg[1]),
        .I5(dac_mult_reg_i_27_n_0),
        .O(dac_mult_reg_i_25_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_26
       (.I0(dac_mult_reg_i_35_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_36_n_0),
        .O(dac_mult_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_27
       (.I0(Q[14]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_28
       (.I0(Q[12]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_29
       (.I0(dac_mult_reg_i_36_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_37_n_0),
        .O(dac_mult_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h000000000808FF00)) 
    dac_mult_reg_i_3
       (.I0(dac_mult_reg_0),
        .I1(Q[14]),
        .I2(dac_mult_reg[1]),
        .I3(dac_mult_reg_i_18_n_0),
        .I4(dac_mult_reg[0]),
        .I5(dac_mult_reg[4]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_30
       (.I0(Q[10]),
        .I1(Q[2]),
        .I2(dac_mult_reg[2]),
        .I3(Q[14]),
        .I4(dac_mult_reg[3]),
        .I5(Q[6]),
        .O(dac_mult_reg_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    dac_mult_reg_i_31
       (.I0(dac_mult_reg_i_37_n_0),
        .I1(dac_mult_reg[1]),
        .I2(dac_mult_reg_i_38_n_0),
        .O(dac_mult_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_32
       (.I0(Q[8]),
        .I1(Q[0]),
        .I2(dac_mult_reg[2]),
        .I3(Q[12]),
        .I4(dac_mult_reg[3]),
        .I5(Q[4]),
        .O(dac_mult_reg_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_33
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .O(dac_mult_reg_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_34
       (.I0(Q[8]),
        .I1(Q[12]),
        .I2(dac_mult_reg[2]),
        .I3(dac_mult_reg[3]),
        .O(dac_mult_reg_i_34_n_0));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_35
       (.I0(Q[15]),
        .I1(Q[7]),
        .I2(Q[11]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    dac_mult_reg_i_36
       (.I0(Q[13]),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(dac_mult_reg[2]),
        .I4(dac_mult_reg[3]),
        .O(dac_mult_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_37
       (.I0(Q[11]),
        .I1(Q[3]),
        .I2(dac_mult_reg[2]),
        .I3(Q[15]),
        .I4(dac_mult_reg[3]),
        .I5(Q[7]),
        .O(dac_mult_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    dac_mult_reg_i_38
       (.I0(Q[9]),
        .I1(Q[1]),
        .I2(dac_mult_reg[2]),
        .I3(Q[13]),
        .I4(dac_mult_reg[3]),
        .I5(Q[5]),
        .O(dac_mult_reg_i_38_n_0));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_4
       (.I0(dac_mult_reg_i_19_n_0),
        .I1(dac_mult_reg_i_18_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_5
       (.I0(dac_mult_reg_i_20_n_0),
        .I1(dac_mult_reg_i_19_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[11]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_6
       (.I0(dac_mult_reg_i_21_n_0),
        .I1(dac_mult_reg_i_20_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_7
       (.I0(dac_mult_reg_i_22_n_0),
        .I1(dac_mult_reg_i_21_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_8
       (.I0(dac_mult_reg_i_23_n_0),
        .I1(dac_mult_reg_i_22_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'h00CA)) 
    dac_mult_reg_i_9
       (.I0(dac_mult_reg_i_24_n_0),
        .I1(dac_mult_reg_i_23_n_0),
        .I2(dac_mult_reg[0]),
        .I3(dac_mult_reg[4]),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_rp_curr[0]_i_1 
       (.I0(first_full),
        .I1(fifo_empty_r),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_3 
       (.I0(\dac_rp_curr_reg[19]_0 [2]),
        .I1(dac_rp_curr_reg[3]),
        .O(\dac_rp_curr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_4 
       (.I0(\dac_rp_curr_reg[19]_0 [1]),
        .I1(dac_rp_curr_reg[2]),
        .O(\dac_rp_curr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[0]_i_5 
       (.I0(\dac_rp_curr_reg[19]_0 [0]),
        .I1(dac_rp_curr_reg[1]),
        .O(\dac_rp_curr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_2__1 
       (.I0(\dac_rp_curr_reg[19]_0 [14]),
        .I1(dac_rp_curr_reg[15]),
        .O(\dac_rp_curr[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_3 
       (.I0(\dac_rp_curr_reg[19]_0 [13]),
        .I1(dac_rp_curr_reg[14]),
        .O(\dac_rp_curr[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_4 
       (.I0(\dac_rp_curr_reg[19]_0 [12]),
        .I1(dac_rp_curr_reg[13]),
        .O(\dac_rp_curr[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[12]_i_5 
       (.I0(\dac_rp_curr_reg[19]_0 [11]),
        .I1(dac_rp_curr_reg[12]),
        .O(\dac_rp_curr[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_2__1 
       (.I0(\dac_rp_curr_reg[19]_0 [18]),
        .I1(dac_rp_curr_reg[19]),
        .O(\dac_rp_curr[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_3 
       (.I0(\dac_rp_curr_reg[19]_0 [17]),
        .I1(dac_rp_curr_reg[18]),
        .O(\dac_rp_curr[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_4 
       (.I0(\dac_rp_curr_reg[19]_0 [16]),
        .I1(dac_rp_curr_reg[17]),
        .O(\dac_rp_curr[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[16]_i_5 
       (.I0(\dac_rp_curr_reg[19]_0 [15]),
        .I1(dac_rp_curr_reg[16]),
        .O(\dac_rp_curr[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_2__1 
       (.I0(\dac_rp_curr_reg[19]_0 [6]),
        .I1(dac_rp_curr_reg[7]),
        .O(\dac_rp_curr[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_3 
       (.I0(\dac_rp_curr_reg[19]_0 [5]),
        .I1(dac_rp_curr_reg[6]),
        .O(\dac_rp_curr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_4 
       (.I0(\dac_rp_curr_reg[19]_0 [4]),
        .I1(dac_rp_curr_reg[5]),
        .O(\dac_rp_curr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[4]_i_5 
       (.I0(\dac_rp_curr_reg[19]_0 [3]),
        .I1(dac_rp_curr_reg[4]),
        .O(\dac_rp_curr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_2__1 
       (.I0(\dac_rp_curr_reg[19]_0 [10]),
        .I1(dac_rp_curr_reg[11]),
        .O(\dac_rp_curr[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_3 
       (.I0(\dac_rp_curr_reg[19]_0 [9]),
        .I1(dac_rp_curr_reg[10]),
        .O(\dac_rp_curr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_4 
       (.I0(\dac_rp_curr_reg[19]_0 [8]),
        .I1(dac_rp_curr_reg[9]),
        .O(\dac_rp_curr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dac_rp_curr[8]_i_5 
       (.I0(\dac_rp_curr_reg[19]_0 [7]),
        .I1(dac_rp_curr_reg[8]),
        .O(\dac_rp_curr[8]_i_5_n_0 ));
  FDRE \dac_rp_curr_reg[0] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2_n_7 ),
        .Q(dac_rp_curr_reg[0]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\dac_rp_curr_reg[0]_i_2_n_0 ,\dac_rp_curr_reg[0]_i_2_n_1 ,\dac_rp_curr_reg[0]_i_2_n_2 ,\dac_rp_curr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_rp_curr_reg[19]_0 [2:0],1'b0}),
        .O({\dac_rp_curr_reg[0]_i_2_n_4 ,\dac_rp_curr_reg[0]_i_2_n_5 ,\dac_rp_curr_reg[0]_i_2_n_6 ,\dac_rp_curr_reg[0]_i_2_n_7 }),
        .S({\dac_rp_curr[0]_i_3_n_0 ,\dac_rp_curr[0]_i_4_n_0 ,\dac_rp_curr[0]_i_5_n_0 ,dac_rp_curr_reg[0]}));
  FDRE \dac_rp_curr_reg[10] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1_n_5 ),
        .Q(dac_rp_curr_reg[10]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[11] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1_n_4 ),
        .Q(dac_rp_curr_reg[11]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[12] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1_n_7 ),
        .Q(dac_rp_curr_reg[12]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[12]_i_1 
       (.CI(\dac_rp_curr_reg[8]_i_1_n_0 ),
        .CO({\dac_rp_curr_reg[12]_i_1_n_0 ,\dac_rp_curr_reg[12]_i_1_n_1 ,\dac_rp_curr_reg[12]_i_1_n_2 ,\dac_rp_curr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [14:11]),
        .O({\dac_rp_curr_reg[12]_i_1_n_4 ,\dac_rp_curr_reg[12]_i_1_n_5 ,\dac_rp_curr_reg[12]_i_1_n_6 ,\dac_rp_curr_reg[12]_i_1_n_7 }),
        .S({\dac_rp_curr[12]_i_2__1_n_0 ,\dac_rp_curr[12]_i_3_n_0 ,\dac_rp_curr[12]_i_4_n_0 ,\dac_rp_curr[12]_i_5_n_0 }));
  FDRE \dac_rp_curr_reg[13] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1_n_6 ),
        .Q(dac_rp_curr_reg[13]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[14] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1_n_5 ),
        .Q(dac_rp_curr_reg[14]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[15] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[12]_i_1_n_4 ),
        .Q(dac_rp_curr_reg[15]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[16] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1_n_7 ),
        .Q(dac_rp_curr_reg[16]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[16]_i_1 
       (.CI(\dac_rp_curr_reg[12]_i_1_n_0 ),
        .CO({\NLW_dac_rp_curr_reg[16]_i_1_CO_UNCONNECTED [3],\dac_rp_curr_reg[16]_i_1_n_1 ,\dac_rp_curr_reg[16]_i_1_n_2 ,\dac_rp_curr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_rp_curr_reg[19]_0 [17:15]}),
        .O({\dac_rp_curr_reg[16]_i_1_n_4 ,\dac_rp_curr_reg[16]_i_1_n_5 ,\dac_rp_curr_reg[16]_i_1_n_6 ,\dac_rp_curr_reg[16]_i_1_n_7 }),
        .S({\dac_rp_curr[16]_i_2__1_n_0 ,\dac_rp_curr[16]_i_3_n_0 ,\dac_rp_curr[16]_i_4_n_0 ,\dac_rp_curr[16]_i_5_n_0 }));
  FDRE \dac_rp_curr_reg[17] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1_n_6 ),
        .Q(dac_rp_curr_reg[17]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[18] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1_n_5 ),
        .Q(dac_rp_curr_reg[18]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[19] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[16]_i_1_n_4 ),
        .Q(dac_rp_curr_reg[19]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[1] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2_n_6 ),
        .Q(dac_rp_curr_reg[1]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[2] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2_n_5 ),
        .Q(dac_rp_curr_reg[2]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[3] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[0]_i_2_n_4 ),
        .Q(dac_rp_curr_reg[3]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[4] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1_n_7 ),
        .Q(dac_rp_curr_reg[4]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[4]_i_1 
       (.CI(\dac_rp_curr_reg[0]_i_2_n_0 ),
        .CO({\dac_rp_curr_reg[4]_i_1_n_0 ,\dac_rp_curr_reg[4]_i_1_n_1 ,\dac_rp_curr_reg[4]_i_1_n_2 ,\dac_rp_curr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [6:3]),
        .O({\dac_rp_curr_reg[4]_i_1_n_4 ,\dac_rp_curr_reg[4]_i_1_n_5 ,\dac_rp_curr_reg[4]_i_1_n_6 ,\dac_rp_curr_reg[4]_i_1_n_7 }),
        .S({\dac_rp_curr[4]_i_2__1_n_0 ,\dac_rp_curr[4]_i_3_n_0 ,\dac_rp_curr[4]_i_4_n_0 ,\dac_rp_curr[4]_i_5_n_0 }));
  FDRE \dac_rp_curr_reg[5] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1_n_6 ),
        .Q(dac_rp_curr_reg[5]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[6] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1_n_5 ),
        .Q(dac_rp_curr_reg[6]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[7] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[4]_i_1_n_4 ),
        .Q(dac_rp_curr_reg[7]),
        .R(first_full_reg_0));
  FDRE \dac_rp_curr_reg[8] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1_n_7 ),
        .Q(dac_rp_curr_reg[8]),
        .R(first_full_reg_0));
  CARRY4 \dac_rp_curr_reg[8]_i_1 
       (.CI(\dac_rp_curr_reg[4]_i_1_n_0 ),
        .CO({\dac_rp_curr_reg[8]_i_1_n_0 ,\dac_rp_curr_reg[8]_i_1_n_1 ,\dac_rp_curr_reg[8]_i_1_n_2 ,\dac_rp_curr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_rp_curr_reg[19]_0 [10:7]),
        .O({\dac_rp_curr_reg[8]_i_1_n_4 ,\dac_rp_curr_reg[8]_i_1_n_5 ,\dac_rp_curr_reg[8]_i_1_n_6 ,\dac_rp_curr_reg[8]_i_1_n_7 }),
        .S({\dac_rp_curr[8]_i_2__1_n_0 ,\dac_rp_curr[8]_i_3_n_0 ,\dac_rp_curr[8]_i_4_n_0 ,\dac_rp_curr[8]_i_5_n_0 }));
  FDRE \dac_rp_curr_reg[9] 
       (.C(clk),
        .CE(p_0_in),
        .D(\dac_rp_curr_reg[8]_i_1_n_6 ),
        .Q(dac_rp_curr_reg[9]),
        .R(first_full_reg_0));
  CARRY4 dac_rp_next_carry
       (.CI(1'b0),
        .CO({dac_rp_next_carry_n_0,dac_rp_next_carry_n_1,dac_rp_next_carry_n_2,dac_rp_next_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_curr_reg[3:1],1'b0}),
        .O({dac_rp_next_carry_n_4,dac_rp_next_carry_n_5,dac_rp_next_carry_n_6,NLW_dac_rp_next_carry_O_UNCONNECTED[0]}),
        .S({dac_rp_next_carry_i_1_n_0,dac_rp_next_carry_i_2_n_0,dac_rp_next_carry_i_3_n_0,dac_rp_curr_reg[0]}));
  CARRY4 dac_rp_next_carry__0
       (.CI(dac_rp_next_carry_n_0),
        .CO({dac_rp_next_carry__0_n_0,dac_rp_next_carry__0_n_1,dac_rp_next_carry__0_n_2,dac_rp_next_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[7:4]),
        .O({dac_rp_next_carry__0_n_4,dac_rp_next_carry__0_n_5,dac_rp_next_carry__0_n_6,dac_rp_next_carry__0_n_7}),
        .S({dac_rp_next_carry__0_i_1_n_0,dac_rp_next_carry__0_i_2_n_0,dac_rp_next_carry__0_i_3_n_0,dac_rp_next_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_1
       (.I0(dac_rp_curr_reg[7]),
        .I1(\dac_rp_curr_reg[19]_0 [6]),
        .O(dac_rp_next_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_2
       (.I0(dac_rp_curr_reg[6]),
        .I1(\dac_rp_curr_reg[19]_0 [5]),
        .O(dac_rp_next_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_3
       (.I0(dac_rp_curr_reg[5]),
        .I1(\dac_rp_curr_reg[19]_0 [4]),
        .O(dac_rp_next_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__0_i_4
       (.I0(dac_rp_curr_reg[4]),
        .I1(\dac_rp_curr_reg[19]_0 [3]),
        .O(dac_rp_next_carry__0_i_4_n_0));
  CARRY4 dac_rp_next_carry__1
       (.CI(dac_rp_next_carry__0_n_0),
        .CO({dac_rp_next_carry__1_n_0,dac_rp_next_carry__1_n_1,dac_rp_next_carry__1_n_2,dac_rp_next_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[11:8]),
        .O({dac_rp_next_carry__1_n_4,dac_rp_next_carry__1_n_5,dac_rp_next_carry__1_n_6,dac_rp_next_carry__1_n_7}),
        .S({dac_rp_next_carry__1_i_1_n_0,dac_rp_next_carry__1_i_2_n_0,dac_rp_next_carry__1_i_3_n_0,dac_rp_next_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_1
       (.I0(dac_rp_curr_reg[11]),
        .I1(\dac_rp_curr_reg[19]_0 [10]),
        .O(dac_rp_next_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_2
       (.I0(dac_rp_curr_reg[10]),
        .I1(\dac_rp_curr_reg[19]_0 [9]),
        .O(dac_rp_next_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_3
       (.I0(dac_rp_curr_reg[9]),
        .I1(\dac_rp_curr_reg[19]_0 [8]),
        .O(dac_rp_next_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__1_i_4
       (.I0(dac_rp_curr_reg[8]),
        .I1(\dac_rp_curr_reg[19]_0 [7]),
        .O(dac_rp_next_carry__1_i_4_n_0));
  CARRY4 dac_rp_next_carry__2
       (.CI(dac_rp_next_carry__1_n_0),
        .CO({dac_rp_next_carry__2_n_0,dac_rp_next_carry__2_n_1,dac_rp_next_carry__2_n_2,dac_rp_next_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(dac_rp_curr_reg[15:12]),
        .O({dac_rp_next_carry__2_n_4,dac_rp_next_carry__2_n_5,dac_rp_next_carry__2_n_6,dac_rp_next_carry__2_n_7}),
        .S({dac_rp_next_carry__2_i_1_n_0,dac_rp_next_carry__2_i_2_n_0,dac_rp_next_carry__2_i_3_n_0,dac_rp_next_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_1
       (.I0(dac_rp_curr_reg[15]),
        .I1(\dac_rp_curr_reg[19]_0 [14]),
        .O(dac_rp_next_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_2
       (.I0(dac_rp_curr_reg[14]),
        .I1(\dac_rp_curr_reg[19]_0 [13]),
        .O(dac_rp_next_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_3
       (.I0(dac_rp_curr_reg[13]),
        .I1(\dac_rp_curr_reg[19]_0 [12]),
        .O(dac_rp_next_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__2_i_4
       (.I0(dac_rp_curr_reg[12]),
        .I1(\dac_rp_curr_reg[19]_0 [11]),
        .O(dac_rp_next_carry__2_i_4_n_0));
  CARRY4 dac_rp_next_carry__3
       (.CI(dac_rp_next_carry__2_n_0),
        .CO({NLW_dac_rp_next_carry__3_CO_UNCONNECTED[3],dac_rp_next_carry__3_n_1,dac_rp_next_carry__3_n_2,dac_rp_next_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dac_rp_curr_reg[18:16]}),
        .O({dac_rp_next,dac_rp_next_carry__3_n_5,dac_rp_next_carry__3_n_6,dac_rp_next_carry__3_n_7}),
        .S({dac_rp_next_carry__3_i_1_n_0,dac_rp_next_carry__3_i_2_n_0,dac_rp_next_carry__3_i_3_n_0,dac_rp_next_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_1
       (.I0(\dac_rp_curr_reg[19]_0 [18]),
        .I1(dac_rp_curr_reg[19]),
        .O(dac_rp_next_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_2
       (.I0(dac_rp_curr_reg[18]),
        .I1(\dac_rp_curr_reg[19]_0 [17]),
        .O(dac_rp_next_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_3
       (.I0(dac_rp_curr_reg[17]),
        .I1(\dac_rp_curr_reg[19]_0 [16]),
        .O(dac_rp_next_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry__3_i_4
       (.I0(dac_rp_curr_reg[16]),
        .I1(\dac_rp_curr_reg[19]_0 [15]),
        .O(dac_rp_next_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_1
       (.I0(dac_rp_curr_reg[3]),
        .I1(\dac_rp_curr_reg[19]_0 [2]),
        .O(dac_rp_next_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_2
       (.I0(dac_rp_curr_reg[2]),
        .I1(\dac_rp_curr_reg[19]_0 [1]),
        .O(dac_rp_next_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_carry_i_3
       (.I0(dac_rp_curr_reg[1]),
        .I1(\dac_rp_curr_reg[19]_0 [0]),
        .O(dac_rp_next_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry
       (.CI(1'b0),
        .CO({dac_rp_next_next_carry_n_0,dac_rp_next_next_carry_n_1,dac_rp_next_next_carry_n_2,dac_rp_next_next_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry_n_4,dac_rp_next_carry_n_5,dac_rp_next_carry_n_6,1'b0}),
        .O(NLW_dac_rp_next_next_carry_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry_i_1_n_0,dac_rp_next_next_carry_i_2_n_0,dac_rp_next_next_carry_i_3_n_0,dac_rp_curr_reg[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__0
       (.CI(dac_rp_next_next_carry_n_0),
        .CO({dac_rp_next_next_carry__0_n_0,dac_rp_next_next_carry__0_n_1,dac_rp_next_next_carry__0_n_2,dac_rp_next_next_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__0_n_4,dac_rp_next_carry__0_n_5,dac_rp_next_carry__0_n_6,dac_rp_next_carry__0_n_7}),
        .O(NLW_dac_rp_next_next_carry__0_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__0_i_1_n_0,dac_rp_next_next_carry__0_i_2_n_0,dac_rp_next_next_carry__0_i_3_n_0,dac_rp_next_next_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_1
       (.I0(dac_rp_next_carry__0_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [6]),
        .O(dac_rp_next_next_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_2
       (.I0(dac_rp_next_carry__0_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [5]),
        .O(dac_rp_next_next_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_3
       (.I0(dac_rp_next_carry__0_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [4]),
        .O(dac_rp_next_next_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__0_i_4
       (.I0(dac_rp_next_carry__0_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [3]),
        .O(dac_rp_next_next_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__1
       (.CI(dac_rp_next_next_carry__0_n_0),
        .CO({dac_rp_next_next_carry__1_n_0,dac_rp_next_next_carry__1_n_1,dac_rp_next_next_carry__1_n_2,dac_rp_next_next_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__1_n_4,dac_rp_next_carry__1_n_5,dac_rp_next_carry__1_n_6,dac_rp_next_carry__1_n_7}),
        .O(NLW_dac_rp_next_next_carry__1_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__1_i_1_n_0,dac_rp_next_next_carry__1_i_2_n_0,dac_rp_next_next_carry__1_i_3_n_0,dac_rp_next_next_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_1
       (.I0(dac_rp_next_carry__1_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [10]),
        .O(dac_rp_next_next_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_2
       (.I0(dac_rp_next_carry__1_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [9]),
        .O(dac_rp_next_next_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_3
       (.I0(dac_rp_next_carry__1_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [8]),
        .O(dac_rp_next_next_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__1_i_4
       (.I0(dac_rp_next_carry__1_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [7]),
        .O(dac_rp_next_next_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__2
       (.CI(dac_rp_next_next_carry__1_n_0),
        .CO({dac_rp_next_next_carry__2_n_0,dac_rp_next_next_carry__2_n_1,dac_rp_next_next_carry__2_n_2,dac_rp_next_next_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({dac_rp_next_carry__2_n_4,dac_rp_next_carry__2_n_5,dac_rp_next_carry__2_n_6,dac_rp_next_carry__2_n_7}),
        .O(NLW_dac_rp_next_next_carry__2_O_UNCONNECTED[3:0]),
        .S({dac_rp_next_next_carry__2_i_1_n_0,dac_rp_next_next_carry__2_i_2_n_0,dac_rp_next_next_carry__2_i_3_n_0,dac_rp_next_next_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_1
       (.I0(dac_rp_next_carry__2_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [14]),
        .O(dac_rp_next_next_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_2
       (.I0(dac_rp_next_carry__2_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [13]),
        .O(dac_rp_next_next_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_3
       (.I0(dac_rp_next_carry__2_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [12]),
        .O(dac_rp_next_next_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__2_i_4
       (.I0(dac_rp_next_carry__2_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [11]),
        .O(dac_rp_next_next_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dac_rp_next_next_carry__3
       (.CI(dac_rp_next_next_carry__2_n_0),
        .CO({NLW_dac_rp_next_next_carry__3_CO_UNCONNECTED[3],dac_rp_next_next_carry__3_n_1,dac_rp_next_next_carry__3_n_2,dac_rp_next_next_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dac_rp_next_carry__3_n_5,dac_rp_next_carry__3_n_6,dac_rp_next_carry__3_n_7}),
        .O({dac_rp_next_next,NLW_dac_rp_next_next_carry__3_O_UNCONNECTED[2:0]}),
        .S({dac_rp_next_next_carry__3_i_1_n_0,dac_rp_next_next_carry__3_i_2_n_0,dac_rp_next_next_carry__3_i_3_n_0,dac_rp_next_next_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_1
       (.I0(dac_rp_next),
        .I1(\dac_rp_curr_reg[19]_0 [18]),
        .O(dac_rp_next_next_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_2
       (.I0(dac_rp_next_carry__3_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [17]),
        .O(dac_rp_next_next_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_3
       (.I0(dac_rp_next_carry__3_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [16]),
        .O(dac_rp_next_next_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry__3_i_4
       (.I0(dac_rp_next_carry__3_n_7),
        .I1(\dac_rp_curr_reg[19]_0 [15]),
        .O(dac_rp_next_next_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_1
       (.I0(dac_rp_next_carry_n_4),
        .I1(\dac_rp_curr_reg[19]_0 [2]),
        .O(dac_rp_next_next_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_2
       (.I0(dac_rp_next_carry_n_5),
        .I1(\dac_rp_curr_reg[19]_0 [1]),
        .O(dac_rp_next_next_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dac_rp_next_next_carry_i_3
       (.I0(dac_rp_next_carry_n_6),
        .I1(\dac_rp_curr_reg[19]_0 [0]),
        .O(dac_rp_next_next_carry_i_3_n_0));
  FDRE fifo_empty_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty),
        .Q(fifo_empty_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFF0060)) 
    fifo_re_r_i_1
       (.I0(dac_rp_next),
        .I1(dac_rp_next_next),
        .I2(first_full),
        .I3(fifo_empty_r),
        .I4(empty),
        .O(fifo_re0));
  LUT3 #(
    .INIT(8'hF2)) 
    first_full_i_1
       (.I0(fifo_full0__11),
        .I1(empty),
        .I2(first_full),
        .O(first_full_i_1_n_0));
  FDRE first_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(first_full_i_1_n_0),
        .Q(first_full),
        .R(first_full_reg_0));
  LUT6 #(
    .INIT(64'hFAAAAAAAEAAAAAAA)) 
    \full_cnt[7]_i_4 
       (.I0(full),
        .I1(wr_data_count[8]),
        .I2(wr_data_count[11]),
        .I3(wr_data_count[10]),
        .I4(wr_data_count[9]),
        .I5(\full_cnt[7]_i_7_n_0 ),
        .O(fifo_full0__11));
  LUT5 #(
    .INIT(32'h80000000)) 
    \full_cnt[7]_i_7 
       (.I0(wr_data_count[4]),
        .I1(wr_data_count[5]),
        .I2(wr_data_count[6]),
        .I3(wr_data_count[7]),
        .I4(\full_cnt[7]_i_8_n_0 ),
        .O(\full_cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \full_cnt[7]_i_8 
       (.I0(wr_data_count[1]),
        .I1(wr_data_count[0]),
        .I2(wr_data_count[3]),
        .I3(wr_data_count[2]),
        .O(\full_cnt[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[0]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [0]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [0]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [0]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [0]),
        .O(\m_axis_tdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[10]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [10]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [10]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [10]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [10]),
        .O(\m_axis_tdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[11]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [11]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [11]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [11]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [11]),
        .O(\m_axis_tdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[12]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [12]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [12]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [12]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [12]),
        .O(\m_axis_tdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[13]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [13]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [13]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [13]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [13]),
        .O(\m_axis_tdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[14]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [14]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [14]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [14]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [14]),
        .O(\m_axis_tdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[15]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [15]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [15]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [15]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [15]),
        .O(\m_axis_tdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[1]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [1]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [1]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [1]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [1]),
        .O(\m_axis_tdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[2]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [2]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [2]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [2]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [2]),
        .O(\m_axis_tdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[3]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [3]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [3]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [3]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [3]),
        .O(\m_axis_tdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[4]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [4]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [4]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [4]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [4]),
        .O(\m_axis_tdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[5]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [5]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [5]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [5]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [5]),
        .O(\m_axis_tdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[6]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [6]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [6]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [6]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [6]),
        .O(\m_axis_tdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[7]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [7]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [7]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [7]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [7]),
        .O(\m_axis_tdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[8]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [8]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [8]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [8]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [8]),
        .O(\m_axis_tdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[9]_i_1 
       (.I0(\read_decoder[1].samp_buf_reg[1]_2 [9]),
        .I1(\read_decoder[0].samp_buf_reg[0]_3 [9]),
        .I2(\read_decoder[3].samp_buf_reg[3]_0 [9]),
        .I3(dac_rp_curr_reg[18]),
        .I4(dac_rp_curr_reg[17]),
        .I5(\read_decoder[2].samp_buf_reg[2]_1 [9]),
        .O(\m_axis_tdata[9]_i_1_n_0 ));
  FDRE \m_axis_tdata_reg[0] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[10] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[11] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[12] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[13] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[14] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[15] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[1] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[2] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[3] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[4] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[5] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[6] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[7] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[8] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \m_axis_tdata_reg[9] 
       (.C(clk),
        .CE(rst_n),
        .D(\m_axis_tdata[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[0]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [0]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[10]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [10]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[11]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [11]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[12]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [12]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[13]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [13]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[14]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [14]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[15]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [15]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[1]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [1]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[2]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [2]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[3]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [3]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[4]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [4]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[5]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [5]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[6]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [6]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[7]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [7]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[8]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [8]),
        .R(1'b0));
  FDRE \read_decoder[0].samp_buf_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[9]),
        .Q(\read_decoder[0].samp_buf_reg[0]_3 [9]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[16]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[26]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[27]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[28]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[29]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[30]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[31]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[17]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[18]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[19]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[20]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[21]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[22]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[23]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[24]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \read_decoder[1].samp_buf_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[25]),
        .Q(\read_decoder[1].samp_buf_reg[1]_2 [9]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[32]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[42]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [10]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[43]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [11]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[44]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [12]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[45]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [13]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[46]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [14]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[47]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [15]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[33]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [1]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[34]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [2]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[35]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [3]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[36]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [4]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[37]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [5]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[38]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [6]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[39]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [7]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[40]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [8]),
        .R(1'b0));
  FDRE \read_decoder[2].samp_buf_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[41]),
        .Q(\read_decoder[2].samp_buf_reg[2]_1 [9]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[48]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[58]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [10]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[59]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [11]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[60]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [12]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[61]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [13]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[62]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [14]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[63]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [15]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[49]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[50]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[51]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[52]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[53]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[54]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[55]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[56]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [8]),
        .R(1'b0));
  FDRE \read_decoder[3].samp_buf_reg[3][9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout[57]),
        .Q(\read_decoder[3].samp_buf_reg[3]_0 [9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "system_rp_dac_0,rp_dac,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rp_dac,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    rst_n,
    intr,
    dac_data_cha_o,
    dac_data_chb_o,
    event_ip_trig,
    event_ip_stop,
    event_ip_start,
    event_ip_reset,
    trig_ip,
    dac1_event_op,
    dac1_trig_op,
    dac2_event_op,
    dac2_trig_op,
    s_axi_reg_aclk,
    s_axi_reg_aresetn,
    s_axi_reg_awaddr,
    s_axi_reg_awprot,
    s_axi_reg_awvalid,
    s_axi_reg_awready,
    s_axi_reg_wdata,
    s_axi_reg_wstrb,
    s_axi_reg_wvalid,
    s_axi_reg_wready,
    s_axi_reg_bresp,
    s_axi_reg_bvalid,
    s_axi_reg_bready,
    s_axi_reg_araddr,
    s_axi_reg_arprot,
    s_axi_reg_arvalid,
    s_axi_reg_arready,
    s_axi_reg_rdata,
    s_axi_reg_rresp,
    s_axi_reg_rvalid,
    s_axi_reg_rready,
    m_axi_dac1_aclk,
    m_axi_dac1_aresetn,
    m_axi_dac1_arid_o,
    m_axi_dac1_araddr_o,
    m_axi_dac1_arlen_o,
    m_axi_dac1_arsize_o,
    m_axi_dac1_arburst_o,
    m_axi_dac1_arlock_o,
    m_axi_dac1_arcache_o,
    m_axi_dac1_arprot_o,
    m_axi_dac1_arvalid_o,
    m_axi_dac1_arready_i,
    m_axi_dac1_arqos_o,
    m_axi_dac1_rid_i,
    m_axi_dac1_rdata_i,
    m_axi_dac1_rresp_i,
    m_axi_dac1_rlast_i,
    m_axi_dac1_rvalid_i,
    m_axi_dac1_rready_o,
    m_axi_dac2_aclk,
    m_axi_dac2_aresetn,
    m_axi_dac2_arid_o,
    m_axi_dac2_araddr_o,
    m_axi_dac2_arlen_o,
    m_axi_dac2_arsize_o,
    m_axi_dac2_arburst_o,
    m_axi_dac2_arlock_o,
    m_axi_dac2_arcache_o,
    m_axi_dac2_arprot_o,
    m_axi_dac2_arvalid_o,
    m_axi_dac2_arready_i,
    m_axi_dac2_arqos_o,
    m_axi_dac2_rid_i,
    m_axi_dac2_rdata_i,
    m_axi_dac2_rresp_i,
    m_axi_dac2_rlast_i,
    m_axi_dac2_rvalid_i,
    m_axi_dac2_rready_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 intr INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output intr;
  output [15:0]dac_data_cha_o;
  output [15:0]dac_data_chb_o;
  input [4:0]event_ip_trig;
  input [4:0]event_ip_stop;
  input [4:0]event_ip_start;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 event_ip_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME event_ip_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input [4:0]event_ip_reset;
  input [5:0]trig_ip;
  output [3:0]dac1_event_op;
  output dac1_trig_op;
  output [3:0]dac2_event_op;
  output dac2_trig_op;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_reg_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_reg_aclk, ASSOCIATED_RESET s_axi_reg_aresetn, ASSOCIATED_BUSIF s_axi_reg, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0" *) input s_axi_reg_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_reg_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_reg_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_reg_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg AWADDR" *) input [11:0]s_axi_reg_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg AWPROT" *) input [2:0]s_axi_reg_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg AWVALID" *) input s_axi_reg_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg AWREADY" *) output s_axi_reg_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg WDATA" *) input [31:0]s_axi_reg_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg WSTRB" *) input [3:0]s_axi_reg_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg WVALID" *) input s_axi_reg_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg WREADY" *) output s_axi_reg_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg BRESP" *) output [1:0]s_axi_reg_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg BVALID" *) output s_axi_reg_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg BREADY" *) input s_axi_reg_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg ARADDR" *) input [11:0]s_axi_reg_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg ARPROT" *) input [2:0]s_axi_reg_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg ARVALID" *) input s_axi_reg_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg ARREADY" *) output s_axi_reg_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg RDATA" *) output [31:0]s_axi_reg_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg RRESP" *) output [1:0]s_axi_reg_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg RVALID" *) output s_axi_reg_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_reg RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_reg, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_reg_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_dac1_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac1_aclk, ASSOCIATED_RESET m_axi_dac1_aresetn, ASSOCIATED_BUSIF m_axi_dac1, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0" *) input m_axi_dac1_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_dac1_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac1_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axi_dac1_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARID" *) output [3:0]m_axi_dac1_arid_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARADDR" *) output [31:0]m_axi_dac1_araddr_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARLEN" *) output [3:0]m_axi_dac1_arlen_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARSIZE" *) output [2:0]m_axi_dac1_arsize_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARBURST" *) output [1:0]m_axi_dac1_arburst_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARLOCK" *) output [1:0]m_axi_dac1_arlock_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARCACHE" *) output [3:0]m_axi_dac1_arcache_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARPROT" *) output [2:0]m_axi_dac1_arprot_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARVALID" *) output m_axi_dac1_arvalid_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARREADY" *) input m_axi_dac1_arready_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 ARQOS" *) output [3:0]m_axi_dac1_arqos_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RID" *) input [3:0]m_axi_dac1_rid_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RDATA" *) input [63:0]m_axi_dac1_rdata_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RRESP" *) input [1:0]m_axi_dac1_rresp_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RLAST" *) input m_axi_dac1_rlast_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RVALID" *) input m_axi_dac1_rvalid_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac1, PROTOCOL AXI3, MAX_BURST_LENGTH 16, DATA_WIDTH 64, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_dac1_rready_o;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_dac2_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac2_aclk, ASSOCIATED_RESET m_axi_dac2_aresetn, ASSOCIATED_BUSIF m_axi_dac2, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, INSERT_VIP 0" *) input m_axi_dac2_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axi_dac2_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac2_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axi_dac2_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARID" *) output [3:0]m_axi_dac2_arid_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARADDR" *) output [31:0]m_axi_dac2_araddr_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARLEN" *) output [3:0]m_axi_dac2_arlen_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARSIZE" *) output [2:0]m_axi_dac2_arsize_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARBURST" *) output [1:0]m_axi_dac2_arburst_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARLOCK" *) output [1:0]m_axi_dac2_arlock_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARCACHE" *) output [3:0]m_axi_dac2_arcache_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARPROT" *) output [2:0]m_axi_dac2_arprot_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARVALID" *) output m_axi_dac2_arvalid_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARREADY" *) input m_axi_dac2_arready_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 ARQOS" *) output [3:0]m_axi_dac2_arqos_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RID" *) input [3:0]m_axi_dac2_rid_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RDATA" *) input [63:0]m_axi_dac2_rdata_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RRESP" *) input [1:0]m_axi_dac2_rresp_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RLAST" *) input m_axi_dac2_rlast_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RVALID" *) input m_axi_dac2_rvalid_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_dac2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_dac2, PROTOCOL AXI3, MAX_BURST_LENGTH 16, DATA_WIDTH 64, FREQ_HZ 250000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, PHASE 0.0, CLK_DOMAIN /clk_gen_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_dac2_rready_o;

  wire clk;
  wire [3:0]dac1_event_op;
  wire dac1_trig_op;
  wire [3:0]dac2_event_op;
  wire dac2_trig_op;
  wire [15:0]dac_data_cha_o;
  wire [15:0]dac_data_chb_o;
  wire [4:0]event_ip_reset;
  wire [4:0]event_ip_start;
  wire [4:0]event_ip_stop;
  wire [4:0]event_ip_trig;
  wire intr;
  wire m_axi_dac1_aclk;
  wire [31:0]m_axi_dac1_araddr_o;
  wire [1:0]m_axi_dac1_arburst_o;
  wire [3:0]m_axi_dac1_arcache_o;
  wire m_axi_dac1_aresetn;
  wire [3:0]m_axi_dac1_arid_o;
  wire [3:0]m_axi_dac1_arlen_o;
  wire [1:0]m_axi_dac1_arlock_o;
  wire [2:0]m_axi_dac1_arprot_o;
  wire [3:0]m_axi_dac1_arqos_o;
  wire m_axi_dac1_arready_i;
  wire [2:0]m_axi_dac1_arsize_o;
  wire m_axi_dac1_arvalid_o;
  wire [63:0]m_axi_dac1_rdata_i;
  wire [3:0]m_axi_dac1_rid_i;
  wire m_axi_dac1_rlast_i;
  wire m_axi_dac1_rready_o;
  wire [1:0]m_axi_dac1_rresp_i;
  wire m_axi_dac1_rvalid_i;
  wire m_axi_dac2_aclk;
  wire [31:0]m_axi_dac2_araddr_o;
  wire [1:0]m_axi_dac2_arburst_o;
  wire [3:0]m_axi_dac2_arcache_o;
  wire m_axi_dac2_aresetn;
  wire [3:0]m_axi_dac2_arid_o;
  wire [3:0]m_axi_dac2_arlen_o;
  wire [1:0]m_axi_dac2_arlock_o;
  wire [2:0]m_axi_dac2_arprot_o;
  wire [3:0]m_axi_dac2_arqos_o;
  wire m_axi_dac2_arready_i;
  wire [2:0]m_axi_dac2_arsize_o;
  wire m_axi_dac2_arvalid_o;
  wire [63:0]m_axi_dac2_rdata_i;
  wire [3:0]m_axi_dac2_rid_i;
  wire m_axi_dac2_rlast_i;
  wire m_axi_dac2_rready_o;
  wire [1:0]m_axi_dac2_rresp_i;
  wire m_axi_dac2_rvalid_i;
  wire rst_n;
  wire s_axi_reg_aclk;
  wire [11:0]s_axi_reg_araddr;
  wire s_axi_reg_aresetn;
  wire [2:0]s_axi_reg_arprot;
  wire s_axi_reg_arready;
  wire s_axi_reg_arvalid;
  wire [11:0]s_axi_reg_awaddr;
  wire [2:0]s_axi_reg_awprot;
  wire s_axi_reg_awready;
  wire s_axi_reg_awvalid;
  wire s_axi_reg_bready;
  wire [1:0]s_axi_reg_bresp;
  wire s_axi_reg_bvalid;
  wire [31:0]s_axi_reg_rdata;
  wire s_axi_reg_rready;
  wire [1:0]s_axi_reg_rresp;
  wire s_axi_reg_rvalid;
  wire [31:0]s_axi_reg_wdata;
  wire s_axi_reg_wready;
  wire [3:0]s_axi_reg_wstrb;
  wire s_axi_reg_wvalid;
  wire [5:0]trig_ip;

  (* AXI_BURST_LEN = "16" *) 
  (* DAC_CHA_CNT_STEP = "8'b00001000" *) 
  (* DAC_CHA_CUR_RP = "8'b00001100" *) 
  (* DAC_CHA_SCALE_OFFS = "8'b00000100" *) 
  (* DAC_CHB_CNT_STEP = "8'b00010100" *) 
  (* DAC_CHB_CUR_RP = "8'b00011000" *) 
  (* DAC_CHB_SCALE_OFFS = "8'b00010000" *) 
  (* DAC_CONF_REG = "8'b00000000" *) 
  (* DAC_DATA_BITS = "16" *) 
  (* DIAG_REG_ADDR1 = "8'b01110000" *) 
  (* DIAG_REG_ADDR2 = "8'b01110100" *) 
  (* DIAG_REG_ADDR3 = "8'b01111000" *) 
  (* DIAG_REG_ADDR4 = "8'b10001100" *) 
  (* DMA_BUF1_ADR_CHA = "8'b00111000" *) 
  (* DMA_BUF1_ADR_CHB = "8'b01000000" *) 
  (* DMA_BUF2_ADR_CHA = "8'b00111100" *) 
  (* DMA_BUF2_ADR_CHB = "8'b01000100" *) 
  (* DMA_BUF_SIZE_ADDR = "8'b00110100" *) 
  (* DMA_CTRL_ADDR = "8'b00101000" *) 
  (* DMA_STS_ADDR = "8'b00101100" *) 
  (* ERRS_CNT_CHA = "8'b01010100" *) 
  (* ERRS_CNT_CHB = "8'b01011000" *) 
  (* ERRS_RST = "8'b01010000" *) 
  (* EVENT_SEL_ADDR = "8'b00100000" *) 
  (* EVENT_SRC_NUM = "5" *) 
  (* EVENT_STS_ADDR = "8'b00011100" *) 
  (* ID_WIDTH = "4" *) 
  (* LOOPBACK_EN = "8'b01011100" *) 
  (* M_AXI_DAC_ADDR_BITS = "32" *) 
  (* M_AXI_DAC_DATA_BITS = "64" *) 
  (* M_AXI_DAC_DATA_BITS_O = "64" *) 
  (* OUT_SHIFT_CH1 = "8'b01100000" *) 
  (* OUT_SHIFT_CH2 = "8'b01100100" *) 
  (* REG_ADDR_BITS = "8" *) 
  (* SETDEC_CHA = "8'b01001000" *) 
  (* SETDEC_CHB = "8'b01001100" *) 
  (* S_AXI_REG_ADDR_BITS = "12" *) 
  (* TRIG_MASK_ADDR = "8'b00100100" *) 
  (* TRIG_SRC_NUM = "6" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rp_dac inst
       (.clk(clk),
        .dac1_event_op(dac1_event_op),
        .dac1_trig_op(dac1_trig_op),
        .dac2_event_op(dac2_event_op),
        .dac2_trig_op(dac2_trig_op),
        .dac_data_cha_o(dac_data_cha_o),
        .dac_data_chb_o(dac_data_chb_o),
        .event_ip_reset(event_ip_reset),
        .event_ip_start(event_ip_start),
        .event_ip_stop(event_ip_stop),
        .event_ip_trig(event_ip_trig),
        .intr(intr),
        .m_axi_dac1_aclk(m_axi_dac1_aclk),
        .m_axi_dac1_araddr_o(m_axi_dac1_araddr_o),
        .m_axi_dac1_arburst_o(m_axi_dac1_arburst_o),
        .m_axi_dac1_arcache_o(m_axi_dac1_arcache_o),
        .m_axi_dac1_aresetn(m_axi_dac1_aresetn),
        .m_axi_dac1_arid_o(m_axi_dac1_arid_o),
        .m_axi_dac1_arlen_o(m_axi_dac1_arlen_o),
        .m_axi_dac1_arlock_o(m_axi_dac1_arlock_o),
        .m_axi_dac1_arprot_o(m_axi_dac1_arprot_o),
        .m_axi_dac1_arqos_o(m_axi_dac1_arqos_o),
        .m_axi_dac1_arready_i(m_axi_dac1_arready_i),
        .m_axi_dac1_arsize_o(m_axi_dac1_arsize_o),
        .m_axi_dac1_arvalid_o(m_axi_dac1_arvalid_o),
        .m_axi_dac1_rdata_i(m_axi_dac1_rdata_i),
        .m_axi_dac1_rid_i(m_axi_dac1_rid_i),
        .m_axi_dac1_rlast_i(m_axi_dac1_rlast_i),
        .m_axi_dac1_rready_o(m_axi_dac1_rready_o),
        .m_axi_dac1_rresp_i(m_axi_dac1_rresp_i),
        .m_axi_dac1_rvalid_i(m_axi_dac1_rvalid_i),
        .m_axi_dac2_aclk(m_axi_dac2_aclk),
        .m_axi_dac2_araddr_o(m_axi_dac2_araddr_o),
        .m_axi_dac2_arburst_o(m_axi_dac2_arburst_o),
        .m_axi_dac2_arcache_o(m_axi_dac2_arcache_o),
        .m_axi_dac2_aresetn(m_axi_dac2_aresetn),
        .m_axi_dac2_arid_o(m_axi_dac2_arid_o),
        .m_axi_dac2_arlen_o(m_axi_dac2_arlen_o),
        .m_axi_dac2_arlock_o(m_axi_dac2_arlock_o),
        .m_axi_dac2_arprot_o(m_axi_dac2_arprot_o),
        .m_axi_dac2_arqos_o(m_axi_dac2_arqos_o),
        .m_axi_dac2_arready_i(m_axi_dac2_arready_i),
        .m_axi_dac2_arsize_o(m_axi_dac2_arsize_o),
        .m_axi_dac2_arvalid_o(m_axi_dac2_arvalid_o),
        .m_axi_dac2_rdata_i(m_axi_dac2_rdata_i),
        .m_axi_dac2_rid_i(m_axi_dac2_rid_i),
        .m_axi_dac2_rlast_i(m_axi_dac2_rlast_i),
        .m_axi_dac2_rready_o(m_axi_dac2_rready_o),
        .m_axi_dac2_rresp_i(m_axi_dac2_rresp_i),
        .m_axi_dac2_rvalid_i(m_axi_dac2_rvalid_i),
        .rst_n(rst_n),
        .s_axi_reg_aclk(s_axi_reg_aclk),
        .s_axi_reg_araddr(s_axi_reg_araddr),
        .s_axi_reg_aresetn(s_axi_reg_aresetn),
        .s_axi_reg_arprot(s_axi_reg_arprot),
        .s_axi_reg_arready(s_axi_reg_arready),
        .s_axi_reg_arvalid(s_axi_reg_arvalid),
        .s_axi_reg_awaddr(s_axi_reg_awaddr),
        .s_axi_reg_awprot(s_axi_reg_awprot),
        .s_axi_reg_awready(s_axi_reg_awready),
        .s_axi_reg_awvalid(s_axi_reg_awvalid),
        .s_axi_reg_bready(s_axi_reg_bready),
        .s_axi_reg_bresp(s_axi_reg_bresp),
        .s_axi_reg_bvalid(s_axi_reg_bvalid),
        .s_axi_reg_rdata(s_axi_reg_rdata),
        .s_axi_reg_rready(s_axi_reg_rready),
        .s_axi_reg_rresp(s_axi_reg_rresp),
        .s_axi_reg_rvalid(s_axi_reg_rvalid),
        .s_axi_reg_wdata(s_axi_reg_wdata),
        .s_axi_reg_wready(s_axi_reg_wready),
        .s_axi_reg_wstrb(s_axi_reg_wstrb),
        .s_axi_reg_wvalid(s_axi_reg_wvalid),
        .trig_ip(trig_ip));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* REG_OUTPUT = "1" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [11:0]src_in_bin;
  input dest_clk;
  output [11:0]dest_out_bin;

  wire [11:0]async_path;
  wire [10:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[3] ;
  wire [11:0]dest_out_bin;
  wire [10:0]gray_enc;
  wire src_clk;
  wire [11:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [10]),
        .Q(\dest_graysync_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [11]),
        .Q(\dest_graysync_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [10]),
        .Q(\dest_graysync_ff[3] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [11]),
        .Q(\dest_graysync_ff[3] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[3] [10]),
        .I1(\dest_graysync_ff[3] [11]),
        .O(binval[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(binval[6]),
        .I4(\dest_graysync_ff[3] [4]),
        .I5(\dest_graysync_ff[3] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(binval[6]),
        .I2(\dest_graysync_ff[3] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[3] [5]),
        .I1(binval[6]),
        .O(binval[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[3] [6]),
        .I1(\dest_graysync_ff[3] [8]),
        .I2(\dest_graysync_ff[3] [10]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [9]),
        .I5(\dest_graysync_ff[3] [7]),
        .O(binval[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[3] [7]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [10]),
        .I4(\dest_graysync_ff[3] [8]),
        .O(binval[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[3] [8]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [9]),
        .O(binval[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[3] [9]),
        .I1(\dest_graysync_ff[3] [11]),
        .I2(\dest_graysync_ff[3] [10]),
        .O(binval[9]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [11:0]src_in_bin;
  input dest_clk;
  output [11:0]dest_out_bin;

  wire [11:0]async_path;
  wire [10:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[3] ;
  wire [11:0]dest_out_bin;
  wire [10:0]gray_enc;
  wire src_clk;
  wire [11:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [10]),
        .Q(\dest_graysync_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [11]),
        .Q(\dest_graysync_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [10]),
        .Q(\dest_graysync_ff[3] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [11]),
        .Q(\dest_graysync_ff[3] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[3] [10]),
        .I1(\dest_graysync_ff[3] [11]),
        .O(binval[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(binval[6]),
        .I4(\dest_graysync_ff[3] [4]),
        .I5(\dest_graysync_ff[3] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(binval[6]),
        .I2(\dest_graysync_ff[3] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[3] [5]),
        .I1(binval[6]),
        .O(binval[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[3] [6]),
        .I1(\dest_graysync_ff[3] [8]),
        .I2(\dest_graysync_ff[3] [10]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [9]),
        .I5(\dest_graysync_ff[3] [7]),
        .O(binval[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[3] [7]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [10]),
        .I4(\dest_graysync_ff[3] [8]),
        .O(binval[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[3] [8]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [9]),
        .O(binval[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[3] [9]),
        .I1(\dest_graysync_ff[3] [11]),
        .I2(\dest_graysync_ff[3] [10]),
        .O(binval[9]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [11:0]src_in_bin;
  input dest_clk;
  output [11:0]dest_out_bin;

  wire [11:0]async_path;
  wire [10:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[3] ;
  wire [11:0]dest_out_bin;
  wire [10:0]gray_enc;
  wire src_clk;
  wire [11:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [10]),
        .Q(\dest_graysync_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [11]),
        .Q(\dest_graysync_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [10]),
        .Q(\dest_graysync_ff[3] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [11]),
        .Q(\dest_graysync_ff[3] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[3] [10]),
        .I1(\dest_graysync_ff[3] [11]),
        .O(binval[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(binval[6]),
        .I4(\dest_graysync_ff[3] [4]),
        .I5(\dest_graysync_ff[3] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(binval[6]),
        .I2(\dest_graysync_ff[3] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[3] [5]),
        .I1(binval[6]),
        .O(binval[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[3] [6]),
        .I1(\dest_graysync_ff[3] [8]),
        .I2(\dest_graysync_ff[3] [10]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [9]),
        .I5(\dest_graysync_ff[3] [7]),
        .O(binval[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[3] [7]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [10]),
        .I4(\dest_graysync_ff[3] [8]),
        .O(binval[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[3] [8]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [9]),
        .O(binval[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[3] [9]),
        .I1(\dest_graysync_ff[3] [11]),
        .I2(\dest_graysync_ff[3] [10]),
        .O(binval[9]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [11:0]src_in_bin;
  input dest_clk;
  output [11:0]dest_out_bin;

  wire [11:0]async_path;
  wire [10:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [11:0]\dest_graysync_ff[3] ;
  wire [11:0]dest_out_bin;
  wire [10:0]gray_enc;
  wire src_clk;
  wire [11:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[10]),
        .Q(\dest_graysync_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[11]),
        .Q(\dest_graysync_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [10]),
        .Q(\dest_graysync_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [11]),
        .Q(\dest_graysync_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [10]),
        .Q(\dest_graysync_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [11]),
        .Q(\dest_graysync_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [10]),
        .Q(\dest_graysync_ff[3] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [11]),
        .Q(\dest_graysync_ff[3] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[10]_i_1 
       (.I0(\dest_graysync_ff[3] [10]),
        .I1(\dest_graysync_ff[3] [11]),
        .O(binval[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [5]),
        .I3(binval[6]),
        .I4(\dest_graysync_ff[3] [4]),
        .I5(\dest_graysync_ff[3] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [5]),
        .I4(\dest_graysync_ff[3] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [5]),
        .I2(binval[6]),
        .I3(\dest_graysync_ff[3] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[3] [4]),
        .I1(binval[6]),
        .I2(\dest_graysync_ff[3] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[3] [5]),
        .I1(binval[6]),
        .O(binval[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[3] [6]),
        .I1(\dest_graysync_ff[3] [8]),
        .I2(\dest_graysync_ff[3] [10]),
        .I3(\dest_graysync_ff[3] [11]),
        .I4(\dest_graysync_ff[3] [9]),
        .I5(\dest_graysync_ff[3] [7]),
        .O(binval[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[3] [7]),
        .I1(\dest_graysync_ff[3] [9]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [10]),
        .I4(\dest_graysync_ff[3] [8]),
        .O(binval[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[8]_i_1 
       (.I0(\dest_graysync_ff[3] [8]),
        .I1(\dest_graysync_ff[3] [10]),
        .I2(\dest_graysync_ff[3] [11]),
        .I3(\dest_graysync_ff[3] [9]),
        .O(binval[8]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[9]_i_1 
       (.I0(\dest_graysync_ff[3] [9]),
        .I1(\dest_graysync_ff[3] [11]),
        .I2(\dest_graysync_ff[3] [10]),
        .O(binval[9]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[10]),
        .Q(dest_out_bin[10]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [11]),
        .Q(dest_out_bin[11]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[9]),
        .Q(dest_out_bin[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[10]_i_1 
       (.I0(src_in_bin[11]),
        .I1(src_in_bin[10]),
        .O(gray_enc[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[9]_i_1 
       (.I0(src_in_bin[10]),
        .I1(src_in_bin[9]),
        .O(gray_enc[9]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[10] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[10]),
        .Q(async_path[10]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[11] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[11]),
        .Q(async_path[11]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[3:0]),
        .dout(dout[3:0]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[12:4]),
        .dout(dout[12:4]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[21:13]),
        .dout(dout[21:13]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din[30:22]),
        .dout(dout[30:22]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din[39:31]),
        .dout(dout[39:31]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[0]),
        .din(din[48:40]),
        .dout(dout[48:40]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din[57:49]),
        .dout(dout[57:49]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA[0]),
        .din(din[63:58]),
        .dout(dout[63:58]),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14 \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[3:0]),
        .dout(dout[3:0]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[12:4]),
        .dout(dout[12:4]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[1]),
        .din(din[21:13]),
        .dout(dout[21:13]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din[30:22]),
        .dout(dout[30:22]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din[39:31]),
        .dout(dout[39:31]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA[0]),
        .din(din[48:40]),
        .dout(dout[48:40]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din[57:49]),
        .dout(dout[57:49]),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA[0]),
        .din(din[63:58]),
        .dout(dout[63:58]),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    din,
    WEA);
  output [3:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [3:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire [3:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_14
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    din,
    WEA);
  output [3:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [3:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire [3:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_15
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA({WEA,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1_16
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA({WEA,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2_17
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3_18
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4_19
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5_20
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .POR_A(POR_A),
        .Q(Q),
        .din(din),
        .dout(dout),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6
   (dout,
    ENA_I,
    ENB_I,
    POR_A,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [5:0]dout;
  output ENA_I;
  output ENB_I;
  output POR_A;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [5:0]din;
  input [0:0]WEA;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [5:0]din;
  wire [5:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "inst/\U_dac2/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6_21
   (dout,
    ENA_I,
    ENB_I,
    POR_A,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [5:0]dout;
  output ENA_I;
  output ENB_I;
  output POR_A;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [5:0]din;
  input [0:0]WEA;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_A;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ;
  wire \SAFETY_CKT_GEN.POR_A_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.POR_B_i_1_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ;
  wire [0:0]WEA;
  wire [5:0]din;
  wire [5:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(POR_A),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .S(\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_A_i_1_n_0 ),
        .Q(POR_A),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .I1(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .O(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.POR_B_i_1_n_0 ),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(wr_clk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "inst/\U_dac1/U_dma_mm2s/U_fifo_axi_data /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rd_clk),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENA_I(ENA_I),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_A(POR_A),
        .Q(Q),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    din,
    WEA);
  output [3:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [3:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire [3:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0}),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_29
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    din,
    WEA);
  output [3:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [3:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [3:0]din;
  wire [3:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,1'b0,1'b0}),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0_28
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1_27
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized2_26
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized3_25
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized4_24
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized5_23
   (dout,
    wr_clk,
    rd_clk,
    ENA_I,
    ENB_I,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [8:0]dout;
  input wr_clk;
  input rd_clk;
  input ENA_I;
  input ENB_I;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire ENA_I;
  wire ENB_I;
  wire POR_A;
  wire [11:0]Q;
  wire [8:0]din;
  wire [8:0]dout;
  wire ram_rstram_b;
  wire rd_clk;
  wire wr_clk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],dout[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],dout[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6
   (dout,
    ENA_I,
    ENB_I,
    wr_clk,
    rd_clk,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA,
    ENA_dly_D,
    out,
    wr_en,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [5:0]dout;
  output ENA_I;
  output ENB_I;
  input wr_clk;
  input rd_clk;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [5:0]din;
  input [0:0]WEA;
  input ENA_dly_D;
  input out;
  input wr_en;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [5:0]din;
  wire [5:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ,dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ENA_dly_D),
        .I1(out),
        .I2(wr_en),
        .O(ENA_I));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .I2(rd_en),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .O(ENB_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized6_22
   (dout,
    ENA_I,
    ENB_I,
    wr_clk,
    rd_clk,
    POR_A,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA,
    ENA_dly_D,
    out,
    wr_en,
    ENB_dly_D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [5:0]dout;
  output ENA_I;
  output ENB_I;
  input wr_clk;
  input rd_clk;
  input POR_A;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [5:0]din;
  input [0:0]WEA;
  input ENA_dly_D;
  input out;
  input wr_en;
  input ENB_dly_D;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire ENA_I;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_A;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [5:0]din;
  wire [5:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wr_clk),
        .CLKBWRCLK(rd_clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61 ,dout}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_A),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ENA_dly_D),
        .I1(out),
        .I2(wr_en),
        .O(ENA_I));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .I2(rd_en),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .O(ENB_I));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_13 \valid.cstr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11 inst_blk_mem_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth_11
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_12 \gnbram.gnativebmg.native_blk_mem_gen 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
   (S,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[7] ,
    \dest_out_bin_ff_reg[11] ,
    RD_PNTR_WR,
    Q,
    wr_clk,
    \src_gray_ff_reg[11] ,
    rd_clk);
  output [3:0]S;
  output [11:0]WR_PNTR_RD;
  output [3:0]\dest_out_bin_ff_reg[7] ;
  output [3:0]\dest_out_bin_ff_reg[11] ;
  output [11:0]RD_PNTR_WR;
  input [11:0]Q;
  input wr_clk;
  input [11:0]\src_gray_ff_reg[11] ;
  input rd_clk;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [3:0]S;
  wire [11:0]WR_PNTR_RD;
  wire [3:0]\dest_out_bin_ff_reg[11] ;
  wire [3:0]\dest_out_bin_ff_reg[7] ;
  wire rd_clk;
  wire [11:0]\src_gray_ff_reg[11] ;
  wire wr_clk;

  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1__0
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[7]),
        .O(\dest_out_bin_ff_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2__0
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .O(\dest_out_bin_ff_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3__0
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .O(\dest_out_bin_ff_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4__0
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .O(\dest_out_bin_ff_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1__0
       (.I0(WR_PNTR_RD[11]),
        .I1(Q[11]),
        .O(\dest_out_bin_ff_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2__0
       (.I0(WR_PNTR_RD[10]),
        .I1(Q[10]),
        .O(\dest_out_bin_ff_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3__0
       (.I0(WR_PNTR_RD[9]),
        .I1(Q[9]),
        .O(\dest_out_bin_ff_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4__0
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[8]),
        .O(\dest_out_bin_ff_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__0
       (.I0(WR_PNTR_RD[3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__0
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__0
       (.I0(WR_PNTR_RD[1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__0
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .O(S[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "12" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "12" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[11] ));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1
   (S,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[7] ,
    \dest_out_bin_ff_reg[11] ,
    RD_PNTR_WR,
    Q,
    wr_clk,
    \src_gray_ff_reg[11] ,
    rd_clk);
  output [3:0]S;
  output [11:0]WR_PNTR_RD;
  output [3:0]\dest_out_bin_ff_reg[7] ;
  output [3:0]\dest_out_bin_ff_reg[11] ;
  output [11:0]RD_PNTR_WR;
  input [11:0]Q;
  input wr_clk;
  input [11:0]\src_gray_ff_reg[11] ;
  input rd_clk;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [3:0]S;
  wire [11:0]WR_PNTR_RD;
  wire [3:0]\dest_out_bin_ff_reg[11] ;
  wire [3:0]\dest_out_bin_ff_reg[7] ;
  wire rd_clk;
  wire [11:0]\src_gray_ff_reg[11] ;
  wire wr_clk;

  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1__0
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[7]),
        .O(\dest_out_bin_ff_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2__0
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .O(\dest_out_bin_ff_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3__0
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .O(\dest_out_bin_ff_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4__0
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .O(\dest_out_bin_ff_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1__0
       (.I0(WR_PNTR_RD[11]),
        .I1(Q[11]),
        .O(\dest_out_bin_ff_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2__0
       (.I0(WR_PNTR_RD[10]),
        .I1(Q[10]),
        .O(\dest_out_bin_ff_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3__0
       (.I0(WR_PNTR_RD[9]),
        .I1(Q[9]),
        .O(\dest_out_bin_ff_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4__0
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[8]),
        .O(\dest_out_bin_ff_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__0
       (.I0(WR_PNTR_RD[3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__0
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__0
       (.I0(WR_PNTR_RD[1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__0
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .O(S[0]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "12" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5 rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "12" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
   (comp1,
    RD_PNTR_WR,
    Q);
  output comp1;
  input [11:0]RD_PNTR_WR;
  input [11:0]Q;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(Q[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(Q[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(Q[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(Q[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(Q[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0
   (comp2,
    RD_PNTR_WR,
    D);
  output comp2;
  input [11:0]RD_PNTR_WR;
  input [11:0]D;

  wire [11:0]D;
  wire [11:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp2;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(D[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(D[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(D[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(D[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(D[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(D[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(D[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1
   (comp0,
    WR_PNTR_RD,
    Q);
  output comp0;
  input [11:0]WR_PNTR_RD;
  input [11:0]Q;

  wire [11:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp0;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .I2(WR_PNTR_RD[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .I2(WR_PNTR_RD[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[8]),
        .I2(WR_PNTR_RD[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(WR_PNTR_RD[10]),
        .I1(Q[10]),
        .I2(WR_PNTR_RD[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2
   (comp1,
    D,
    WR_PNTR_RD);
  output comp1;
  input [11:0]D;
  input [11:0]WR_PNTR_RD;

  wire [11:0]D;
  wire [11:0]WR_PNTR_RD;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(D[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(D[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(D[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(D[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(D[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(D[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(D[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(D[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(D[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(D[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(D[10]),
        .I1(WR_PNTR_RD[10]),
        .I2(D[11]),
        .I3(WR_PNTR_RD[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33
   (comp1,
    RD_PNTR_WR,
    Q);
  output comp1;
  input [11:0]RD_PNTR_WR;
  input [11:0]Q;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(Q[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(Q[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(Q[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(Q[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(Q[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34
   (comp2,
    RD_PNTR_WR,
    D);
  output comp2;
  input [11:0]RD_PNTR_WR;
  input [11:0]D;

  wire [11:0]D;
  wire [11:0]RD_PNTR_WR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp2;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(D[0]),
        .I2(RD_PNTR_WR[1]),
        .I3(D[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(D[2]),
        .I2(RD_PNTR_WR[3]),
        .I3(D[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(D[4]),
        .I2(RD_PNTR_WR[5]),
        .I3(D[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(D[6]),
        .I2(RD_PNTR_WR[7]),
        .I3(D[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(RD_PNTR_WR[8]),
        .I1(D[8]),
        .I2(RD_PNTR_WR[9]),
        .I3(D[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(RD_PNTR_WR[10]),
        .I1(D[10]),
        .I2(RD_PNTR_WR[11]),
        .I3(D[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38
   (comp0,
    WR_PNTR_RD,
    Q);
  output comp0;
  input [11:0]WR_PNTR_RD;
  input [11:0]Q;

  wire [11:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp0;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(Q[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(Q[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .I2(WR_PNTR_RD[5]),
        .I3(Q[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .I2(WR_PNTR_RD[7]),
        .I3(Q[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(WR_PNTR_RD[8]),
        .I1(Q[8]),
        .I2(WR_PNTR_RD[9]),
        .I3(Q[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(WR_PNTR_RD[10]),
        .I1(Q[10]),
        .I2(WR_PNTR_RD[11]),
        .I3(Q[11]),
        .O(v1_reg[5]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39
   (comp1,
    D,
    WR_PNTR_RD);
  output comp1;
  input [11:0]D;
  input [11:0]WR_PNTR_RD;

  wire [11:0]D;
  wire [11:0]WR_PNTR_RD;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire comp1;
  wire [5:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(D[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(D[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(D[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(D[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(D[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(D[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(D[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(D[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(D[8]),
        .I1(WR_PNTR_RD[8]),
        .I2(D[9]),
        .I3(WR_PNTR_RD[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(D[10]),
        .I1(WR_PNTR_RD[10]),
        .I2(D[11]),
        .I3(WR_PNTR_RD[11]),
        .O(v1_reg[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire empty_fb_i;
  wire full;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_1 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_16 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_17 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_18 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_19 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_2 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_20 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_21 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_22 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_23 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_14 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_15 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire [11:0]rd_pntr;
  wire [11:0]rd_pntr_wr;
  wire rst;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire [11:0]wr_pntr;
  wire [11:0]wr_pntr_rd;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.Q(rd_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 }),
        .WR_PNTR_RD(wr_pntr_rd),
        .\dest_out_bin_ff_reg[11] ({\gntv_or_sync_fifo.gcx.clkx_n_20 ,\gntv_or_sync_fifo.gcx.clkx_n_21 ,\gntv_or_sync_fifo.gcx.clkx_n_22 ,\gntv_or_sync_fifo.gcx.clkx_n_23 }),
        .\dest_out_bin_ff_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 }),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[11] (wr_pntr),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.Q(rd_pntr),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 }),
        .WR_PNTR_RD(wr_pntr_rd),
        .empty(empty),
        .\gc0.count_reg[11] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .out(empty_fb_i),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .\rd_dc_i_reg[11] ({\gntv_or_sync_fifo.gcx.clkx_n_20 ,\gntv_or_sync_fifo.gcx.clkx_n_21 ,\gntv_or_sync_fifo.gcx.clkx_n_22 ,\gntv_or_sync_fifo.gcx.clkx_n_23 }),
        .\rd_dc_i_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 }),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.Q(wr_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_14 ,\gntv_or_sync_fifo.gl0.wr_n_15 }),
        .full(full),
        .\gic0.gc0.count_d1_reg[1] (rstblk_n_0),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_full_fb_i_reg_0(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (rd_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (empty_fb_i),
        .POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ),
        .Q(wr_pntr),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_14 ,\gntv_or_sync_fifo.gl0.wr_n_15 }),
        .din(din),
        .dout(dout),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo rstblk
       (.POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 (rstblk_n_0),
        .out(rst_full_gen_i),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire empty_fb_i;
  wire full;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_1 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_16 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_17 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_18 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_19 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_2 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_20 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_21 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_22 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_23 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_14 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_15 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire [11:0]rd_pntr;
  wire [11:0]rd_pntr_wr;
  wire rst;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire [11:0]wr_pntr;
  wire [11:0]wr_pntr_rd;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__xdcDup__1 \gntv_or_sync_fifo.gcx.clkx 
       (.Q(rd_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 }),
        .WR_PNTR_RD(wr_pntr_rd),
        .\dest_out_bin_ff_reg[11] ({\gntv_or_sync_fifo.gcx.clkx_n_20 ,\gntv_or_sync_fifo.gcx.clkx_n_21 ,\gntv_or_sync_fifo.gcx.clkx_n_22 ,\gntv_or_sync_fifo.gcx.clkx_n_23 }),
        .\dest_out_bin_ff_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 }),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[11] (wr_pntr),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7 \gntv_or_sync_fifo.gl0.rd 
       (.Q(rd_pntr),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_0 ,\gntv_or_sync_fifo.gcx.clkx_n_1 ,\gntv_or_sync_fifo.gcx.clkx_n_2 ,\gntv_or_sync_fifo.gcx.clkx_n_3 }),
        .WR_PNTR_RD(wr_pntr_rd),
        .empty(empty),
        .\gc0.count_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .out(empty_fb_i),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .\rd_dc_i_reg[11] ({\gntv_or_sync_fifo.gcx.clkx_n_20 ,\gntv_or_sync_fifo.gcx.clkx_n_21 ,\gntv_or_sync_fifo.gcx.clkx_n_22 ,\gntv_or_sync_fifo.gcx.clkx_n_23 }),
        .\rd_dc_i_reg[7] ({\gntv_or_sync_fifo.gcx.clkx_n_16 ,\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 }),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8 \gntv_or_sync_fifo.gl0.wr 
       (.Q(wr_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_14 ,\gntv_or_sync_fifo.gl0.wr_n_15 }),
        .full(full),
        .\gic0.gc0.count_d1_reg[1] (rstblk_n_0),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_full_fb_i_reg_0(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (rd_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (empty_fb_i),
        .POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ),
        .Q(wr_pntr),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_14 ,\gntv_or_sync_fifo.gl0.wr_n_15 }),
        .din(din),
        .dout(dout),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1 rstblk
       (.POR_B(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 (rstblk_n_0),
        .out(rst_full_gen_i),
        .ram_rstram_b(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ram_rstram_b ),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "12" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "64" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "64" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx9" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "12" *) 
(* C_RD_DEPTH = "4096" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "12" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "4" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "12" *) 
(* C_WR_DEPTH = "4096" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "12" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [63:0]din;
  input wr_en;
  input rd_en;
  input [11:0]prog_empty_thresh;
  input [11:0]prog_empty_thresh_assert;
  input [11:0]prog_empty_thresh_negate;
  input [11:0]prog_full_thresh;
  input [11:0]prog_full_thresh_assert;
  input [11:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [63:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [11:0]data_count;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "12" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "64" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "64" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx9" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "4093" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "4092" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "12" *) 
(* C_RD_DEPTH = "4096" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "12" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "4" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "12" *) 
(* C_WR_DEPTH = "4096" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "12" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5__xdcDup__1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [63:0]din;
  input wr_en;
  input rd_en;
  input [11:0]prog_empty_thresh;
  input [11:0]prog_empty_thresh_assert;
  input [11:0]prog_empty_thresh_negate;
  input [11:0]prog_full_thresh;
  input [11:0]prog_full_thresh_assert;
  input [11:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [63:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [11:0]data_count;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[11] = \<const0> ;
  assign data_count[10] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1 inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_5_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth__xdcDup__1
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ,
    wr_rst_busy,
    dout,
    empty,
    full,
    rd_data_count,
    wr_data_count,
    rd_clk,
    wr_clk,
    rst,
    din,
    wr_en,
    rd_en);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  output wr_rst_busy;
  output [63:0]dout;
  output empty;
  output full;
  output [11:0]rd_data_count;
  output [11:0]wr_data_count;
  input rd_clk;
  input wr_clk;
  input rst;
  input [63:0]din;
  input wr_en;
  input rd_en;

  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 \gbm.gbmg.gbmga.ngecc.bmg 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_9
   (dout,
    POR_B,
    rd_clk,
    wr_clk,
    ram_rstram_b,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ,
    out,
    wr_en,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [63:0]dout;
  output POR_B;
  input rd_clk;
  input wr_clk;
  input ram_rstram_b;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [63:0]din;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  input out;
  input wr_en;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire POR_B;
  wire [11:0]Q;
  wire \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ;
  wire [1:0]WEA;
  wire [63:0]din;
  wire [63:0]dout;
  wire out;
  wire ram_rstram_b;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_10 \gbm.gbmg.gbmga.ngecc.bmg 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .POR_B(POR_B),
        .Q(Q),
        .\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg (\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg ),
        .WEA(WEA),
        .din(din),
        .dout(dout),
        .out(out),
        .ram_rstram_b(ram_rstram_b),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (D,
    Q,
    \gc0.count_reg[11]_0 ,
    ram_rd_en,
    rd_clk);
  output [11:0]D;
  output [11:0]Q;
  input \gc0.count_reg[11]_0 ;
  input ram_rd_en;
  input rd_clk;

  wire [11:0]D;
  wire [11:0]Q;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[11]_0 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire ram_rd_en;
  wire rd_clk;
  wire [3:3]\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[10]),
        .Q(Q[10]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[11]),
        .Q(Q[11]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[8]),
        .Q(Q[8]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[9]),
        .Q(Q[9]),
        .R(\gc0.count_reg[11]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(\gc0.count_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gc0.count_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gc0.count_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gc0.count_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gc0.count_reg[11]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37
   (D,
    Q,
    \gc0.count_reg[0]_0 ,
    ram_rd_en,
    rd_clk);
  output [11:0]D;
  output [11:0]Q;
  input \gc0.count_reg[0]_0 ;
  input ram_rd_en;
  input rd_clk;

  wire [11:0]D;
  wire [11:0]Q;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_reg[0]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire ram_rd_en;
  wire rd_clk;
  wire [3:3]\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[10]),
        .Q(Q[10]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[11]),
        .Q(Q[11]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[8]),
        .Q(Q[8]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(D[9]),
        .Q(Q[9]),
        .R(\gc0.count_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(\gc0.count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gc0.count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gc0.count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gc0.count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(ram_rd_en),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gc0.count_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as
   (rd_data_count,
    WR_PNTR_RD,
    S,
    \rd_dc_i_reg[7]_0 ,
    \rd_dc_i_reg[11]_0 ,
    \rd_dc_i_reg[11]_1 ,
    rd_clk);
  output [11:0]rd_data_count;
  input [10:0]WR_PNTR_RD;
  input [3:0]S;
  input [3:0]\rd_dc_i_reg[7]_0 ;
  input [3:0]\rd_dc_i_reg[11]_0 ;
  input \rd_dc_i_reg[11]_1 ;
  input rd_clk;

  wire [3:0]S;
  wire [10:0]WR_PNTR_RD;
  wire [11:0]minusOp;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire [3:0]\rd_dc_i_reg[11]_0 ;
  wire \rd_dc_i_reg[11]_1 ;
  wire [3:0]\rd_dc_i_reg[7]_0 ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(WR_PNTR_RD[3:0]),
        .O(minusOp[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(WR_PNTR_RD[7:4]),
        .O(minusOp[7:4]),
        .S(\rd_dc_i_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,WR_PNTR_RD[10:8]}),
        .O(minusOp[11:8]),
        .S(\rd_dc_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[0]),
        .Q(rd_data_count[0]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(rd_data_count[10]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(rd_data_count[11]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(rd_data_count[1]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(rd_data_count[2]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(rd_data_count[3]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(rd_data_count[4]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(rd_data_count[5]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(rd_data_count[6]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(rd_data_count[7]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(rd_data_count[8]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(rd_data_count[9]),
        .R(\rd_dc_i_reg[11]_1 ));
endmodule

(* ORIG_REF_NAME = "rd_dc_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35
   (rd_data_count,
    WR_PNTR_RD,
    S,
    \rd_dc_i_reg[7]_0 ,
    \rd_dc_i_reg[11]_0 ,
    \rd_dc_i_reg[11]_1 ,
    rd_clk);
  output [11:0]rd_data_count;
  input [10:0]WR_PNTR_RD;
  input [3:0]S;
  input [3:0]\rd_dc_i_reg[7]_0 ;
  input [3:0]\rd_dc_i_reg[11]_0 ;
  input \rd_dc_i_reg[11]_1 ;
  input rd_clk;

  wire [3:0]S;
  wire [10:0]WR_PNTR_RD;
  wire [11:0]minusOp;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire [3:0]\rd_dc_i_reg[11]_0 ;
  wire \rd_dc_i_reg[11]_1 ;
  wire [3:0]\rd_dc_i_reg[7]_0 ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(WR_PNTR_RD[3:0]),
        .O(minusOp[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(WR_PNTR_RD[7:4]),
        .O(minusOp[7:4]),
        .S(\rd_dc_i_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,WR_PNTR_RD[10:8]}),
        .O(minusOp[11:8]),
        .S(\rd_dc_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[0]),
        .Q(rd_data_count[0]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[10]),
        .Q(rd_data_count[10]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[11] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[11]),
        .Q(rd_data_count[11]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(rd_data_count[1]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(rd_data_count[2]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(rd_data_count[3]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(rd_data_count[4]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(rd_data_count[5]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(rd_data_count[6]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[7]),
        .Q(rd_data_count[7]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[8]),
        .Q(rd_data_count[8]),
        .R(\rd_dc_i_reg[11]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_dc_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(minusOp[9]),
        .Q(rd_data_count[9]),
        .R(\rd_dc_i_reg[11]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (empty,
    out,
    Q,
    rd_data_count,
    \gc0.count_reg[11] ,
    rd_clk,
    rd_en,
    WR_PNTR_RD,
    S,
    \rd_dc_i_reg[7] ,
    \rd_dc_i_reg[11] );
  output empty;
  output out;
  output [11:0]Q;
  output [11:0]rd_data_count;
  input \gc0.count_reg[11] ;
  input rd_clk;
  input rd_en;
  input [11:0]WR_PNTR_RD;
  input [3:0]S;
  input [3:0]\rd_dc_i_reg[7] ;
  input [3:0]\rd_dc_i_reg[11] ;

  wire [11:0]Q;
  wire [3:0]S;
  wire [11:0]WR_PNTR_RD;
  wire empty;
  wire \gc0.count_reg[11] ;
  wire out;
  wire ram_rd_en;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire [3:0]\rd_dc_i_reg[11] ;
  wire [3:0]\rd_dc_i_reg[7] ;
  wire rd_en;
  wire [11:0]rd_pntr_plus1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as \gras.grdc1.rdc 
       (.S(S),
        .WR_PNTR_RD(WR_PNTR_RD[10:0]),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .\rd_dc_i_reg[11]_0 (\rd_dc_i_reg[11] ),
        .\rd_dc_i_reg[11]_1 (\gc0.count_reg[11] ),
        .\rd_dc_i_reg[7]_0 (\rd_dc_i_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as \gras.rsts 
       (.D(rd_pntr_plus1),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .empty(empty),
        .out(out),
        .ram_empty_i_reg_0(\gc0.count_reg[11] ),
        .ram_rd_en(ram_rd_en),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.D(rd_pntr_plus1),
        .Q(Q),
        .\gc0.count_reg[11]_0 (\gc0.count_reg[11] ),
        .ram_rd_en(ram_rd_en),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_7
   (empty,
    out,
    Q,
    rd_data_count,
    \gc0.count_reg[0] ,
    rd_clk,
    WR_PNTR_RD,
    S,
    \rd_dc_i_reg[7] ,
    \rd_dc_i_reg[11] ,
    rd_en);
  output empty;
  output out;
  output [11:0]Q;
  output [11:0]rd_data_count;
  input \gc0.count_reg[0] ;
  input rd_clk;
  input [11:0]WR_PNTR_RD;
  input [3:0]S;
  input [3:0]\rd_dc_i_reg[7] ;
  input [3:0]\rd_dc_i_reg[11] ;
  input rd_en;

  wire [11:0]Q;
  wire [3:0]S;
  wire [11:0]WR_PNTR_RD;
  wire empty;
  wire \gc0.count_reg[0] ;
  wire out;
  wire ram_rd_en;
  wire rd_clk;
  wire [11:0]rd_data_count;
  wire [3:0]\rd_dc_i_reg[11] ;
  wire [3:0]\rd_dc_i_reg[7] ;
  wire rd_en;
  wire [11:0]rd_pntr_plus1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_dc_as_35 \gras.grdc1.rdc 
       (.S(S),
        .WR_PNTR_RD(WR_PNTR_RD[10:0]),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .\rd_dc_i_reg[11]_0 (\rd_dc_i_reg[11] ),
        .\rd_dc_i_reg[11]_1 (\gc0.count_reg[0] ),
        .\rd_dc_i_reg[7]_0 (\rd_dc_i_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36 \gras.rsts 
       (.D(rd_pntr_plus1),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .empty(empty),
        .out(out),
        .ram_empty_i_reg_0(\gc0.count_reg[0] ),
        .ram_rd_en(ram_rd_en),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_37 rpntr
       (.D(rd_pntr_plus1),
        .Q(Q),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .ram_rd_en(ram_rd_en),
        .rd_clk(rd_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
   (empty,
    out,
    ram_rd_en,
    rd_en,
    ram_empty_i_reg_0,
    rd_clk,
    WR_PNTR_RD,
    Q,
    D);
  output empty;
  output out;
  output ram_rd_en;
  input rd_en;
  input ram_empty_i_reg_0;
  input rd_clk;
  input [11:0]WR_PNTR_RD;
  input [11:0]Q;
  input [11:0]D;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire comp0;
  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i0_n_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire ram_rd_en;
  wire rd_clk;
  wire rd_en;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 c0
       (.Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .comp0(comp0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 c1
       (.D(D),
        .WR_PNTR_RD(WR_PNTR_RD),
        .comp1(comp1));
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[11]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(ram_rd_en));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_fb_i0
       (.I0(comp0),
        .I1(rd_en),
        .I2(ram_empty_fb_i),
        .I3(comp1),
        .O(ram_empty_fb_i0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0_n_0),
        .Q(ram_empty_fb_i),
        .S(ram_empty_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0_n_0),
        .Q(ram_empty_i),
        .S(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_36
   (empty,
    out,
    ram_rd_en,
    rd_en,
    ram_empty_i_reg_0,
    rd_clk,
    WR_PNTR_RD,
    Q,
    D);
  output empty;
  output out;
  output ram_rd_en;
  input rd_en;
  input ram_empty_i_reg_0;
  input rd_clk;
  input [11:0]WR_PNTR_RD;
  input [11:0]Q;
  input [11:0]D;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]WR_PNTR_RD;
  wire comp0;
  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i0_n_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire ram_rd_en;
  wire rd_clk;
  wire rd_en;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_38 c0
       (.Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .comp0(comp0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_39 c1
       (.D(D),
        .WR_PNTR_RD(WR_PNTR_RD),
        .comp1(comp1));
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[11]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(ram_rd_en));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_fb_i0
       (.I0(comp0),
        .I1(rd_en),
        .I2(ram_empty_fb_i),
        .I3(comp1),
        .O(ram_empty_fb_i0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0_n_0),
        .Q(ram_empty_fb_i),
        .S(ram_empty_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i0_n_0),
        .Q(ram_empty_i),
        .S(ram_empty_i_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ,
    wr_rst_busy,
    out,
    ram_rstram_b,
    rst,
    wr_clk,
    rd_clk,
    POR_B);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ;
  output wr_rst_busy;
  output out;
  output ram_rstram_b;
  input rst;
  input wr_clk;
  input rd_clk;
  input POR_B;

  wire POR_B;
  wire arst_sync_rd_rst;
  wire dest_out;
  wire dest_rst;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire ram_rstram_b;
  wire rd_clk;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d4;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d5;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d6;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d7;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy_i;
  wire [1:0]wr_rst_rd_ext;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign out = rst_d3;
  assign wr_rst_busy = wr_rst_busy_i;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .I1(POR_B),
        .O(ram_rstram_b));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d4_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d3),
        .Q(rst_d4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(rst_wr_reg2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(wr_rst_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(rst_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(rst_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(rst_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(wr_rst_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(wr_rst_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(rd_rst_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(rd_rst_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(rd_rst_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(rst_wr_reg1));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(rst_rd_reg1));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(rst_rd_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(wr_rst_rd_ext[1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .I2(arst_sync_rd_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .I3(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0D0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(rd_rst_wr_ext[3]),
        .I1(rd_rst_wr_ext[2]),
        .I2(wr_rst_busy_i),
        .I3(rd_rst_wr_ext[0]),
        .I4(rd_rst_wr_ext[1]),
        .I5(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .Q(wr_rst_busy_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]),
        .R(1'b0));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(rd_clk),
        .dest_rst(arst_sync_rd_rst),
        .src_rst(rst));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(wr_clk),
        .dest_rst(dest_rst),
        .src_rst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ,
    wr_rst_busy,
    out,
    ram_rstram_b,
    rst,
    wr_clk,
    rd_clk,
    POR_B);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ;
  output wr_rst_busy;
  output out;
  output ram_rstram_b;
  input rst;
  input wr_clk;
  input rd_clk;
  input POR_B;

  wire POR_B;
  wire arst_sync_rd_rst;
  wire dest_out;
  wire dest_rst;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire ram_rstram_b;
  wire rd_clk;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d4;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d5;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d6;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d7;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy_i;
  wire [1:0]wr_rst_rd_ext;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign out = rst_d3;
  assign wr_rst_busy = wr_rst_busy_i;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .I1(POR_B),
        .O(ram_rstram_b));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d4_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d3),
        .Q(rst_d4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(rst_wr_reg2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(wr_rst_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(rst_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(rst_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(rst_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(wr_rst_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(wr_rst_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(rd_rst_reg[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(rd_rst_reg[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(rd_rst_reg[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(rst_wr_reg1));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(rst_rd_reg1));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(rst_rd_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(wr_rst_rd_ext[1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .I2(arst_sync_rd_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .I3(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0D0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(rd_rst_wr_ext[3]),
        .I1(rd_rst_wr_ext[2]),
        .I2(wr_rst_busy_i),
        .I3(rd_rst_wr_ext[0]),
        .I4(rd_rst_wr_ext[1]),
        .I5(dest_rst),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .Q(wr_rst_busy_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]),
        .R(1'b0));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 ));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(rd_clk),
        .dest_rst(arst_sync_rd_rst),
        .src_rst(rst));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(wr_clk),
        .dest_rst(dest_rst),
        .src_rst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (D,
    S,
    Q,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[11]_0 ,
    \gic0.gc0.count_d1_reg[11]_0 ,
    \gic0.gc0.count_d1_reg[1]_0 ,
    ram_wr_en,
    wr_clk,
    RD_PNTR_WR);
  output [11:0]D;
  output [3:0]S;
  output [11:0]Q;
  output [3:0]\gic0.gc0.count_d2_reg[7]_0 ;
  output [3:0]\gic0.gc0.count_d2_reg[11]_0 ;
  output [11:0]\gic0.gc0.count_d1_reg[11]_0 ;
  input \gic0.gc0.count_d1_reg[1]_0 ;
  input ram_wr_en;
  input wr_clk;
  input [11:0]RD_PNTR_WR;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [3:0]S;
  wire \gic0.gc0.count[0]_i_2_n_0 ;
  wire [11:0]\gic0.gc0.count_d1_reg[11]_0 ;
  wire \gic0.gc0.count_d1_reg[1]_0 ;
  wire [3:0]\gic0.gc0.count_d2_reg[11]_0 ;
  wire [3:0]\gic0.gc0.count_d2_reg[7]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire ram_wr_en;
  wire wr_clk;
  wire [3:3]\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[0]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [0]),
        .S(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[10]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[11]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[1]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [1]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[2]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[3]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[4]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[5]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[6]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[7]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[8]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[9]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .S(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(Q[7]),
        .I1(RD_PNTR_WR[7]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(RD_PNTR_WR[6]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(RD_PNTR_WR[5]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(RD_PNTR_WR[4]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(Q[11]),
        .I1(RD_PNTR_WR[11]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2
       (.I0(Q[10]),
        .I1(RD_PNTR_WR[10]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3
       (.I0(Q[9]),
        .I1(RD_PNTR_WR[9]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4
       (.I0(Q[8]),
        .I1(RD_PNTR_WR[8]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(Q[3]),
        .I1(RD_PNTR_WR[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32
   (D,
    S,
    Q,
    \gic0.gc0.count_d2_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[11]_0 ,
    \gic0.gc0.count_d1_reg[11]_0 ,
    \gic0.gc0.count_d1_reg[1]_0 ,
    ram_wr_en,
    wr_clk,
    RD_PNTR_WR);
  output [11:0]D;
  output [3:0]S;
  output [11:0]Q;
  output [3:0]\gic0.gc0.count_d2_reg[7]_0 ;
  output [3:0]\gic0.gc0.count_d2_reg[11]_0 ;
  output [11:0]\gic0.gc0.count_d1_reg[11]_0 ;
  input \gic0.gc0.count_d1_reg[1]_0 ;
  input ram_wr_en;
  input wr_clk;
  input [11:0]RD_PNTR_WR;

  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [3:0]S;
  wire \gic0.gc0.count[0]_i_2_n_0 ;
  wire [11:0]\gic0.gc0.count_d1_reg[11]_0 ;
  wire \gic0.gc0.count_d1_reg[1]_0 ;
  wire [3:0]\gic0.gc0.count_d2_reg[11]_0 ;
  wire [3:0]\gic0.gc0.count_d2_reg[7]_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gic0.gc0.count_reg[8]_i_1_n_7 ;
  wire ram_wr_en;
  wire wr_clk;
  wire [3:3]\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gic0.gc0.count[0]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[0]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [0]),
        .S(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[10]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[11]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[1]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [1]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[2]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[3]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[4]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[5]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[6]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[7]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[8]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(D[9]),
        .Q(\gic0.gc0.count_d1_reg[11]_0 [9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_d1_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gic0.gc0.count_reg[0]_i_1_n_0 ,\gic0.gc0.count_reg[0]_i_1_n_1 ,\gic0.gc0.count_reg[0]_i_1_n_2 ,\gic0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gic0.gc0.count_reg[0]_i_1_n_4 ,\gic0.gc0.count_reg[0]_i_1_n_5 ,\gic0.gc0.count_reg[0]_i_1_n_6 ,\gic0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gic0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .S(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[4]_i_1 
       (.CI(\gic0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gic0.gc0.count_reg[4]_i_1_n_0 ,\gic0.gc0.count_reg[4]_i_1_n_1 ,\gic0.gc0.count_reg[4]_i_1_n_2 ,\gic0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[4]_i_1_n_4 ,\gic0.gc0.count_reg[4]_i_1_n_5 ,\gic0.gc0.count_reg[4]_i_1_n_6 ,\gic0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \gic0.gc0.count_reg[8]_i_1 
       (.CI(\gic0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED [3],\gic0.gc0.count_reg[8]_i_1_n_1 ,\gic0.gc0.count_reg[8]_i_1_n_2 ,\gic0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gic0.gc0.count_reg[8]_i_1_n_4 ,\gic0.gc0.count_reg[8]_i_1_n_5 ,\gic0.gc0.count_reg[8]_i_1_n_6 ,\gic0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\gic0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(\gic0.gc0.count_d1_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(Q[7]),
        .I1(RD_PNTR_WR[7]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(RD_PNTR_WR[6]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(RD_PNTR_WR[5]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(RD_PNTR_WR[4]),
        .O(\gic0.gc0.count_d2_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(Q[11]),
        .I1(RD_PNTR_WR[11]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2
       (.I0(Q[10]),
        .I1(RD_PNTR_WR[10]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3
       (.I0(Q[9]),
        .I1(RD_PNTR_WR[9]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4
       (.I0(Q[8]),
        .I1(RD_PNTR_WR[8]),
        .O(\gic0.gc0.count_d2_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(Q[3]),
        .I1(RD_PNTR_WR[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as
   (wr_data_count,
    Q,
    S,
    \wr_data_count_i_reg[7]_0 ,
    \wr_data_count_i_reg[11]_0 ,
    \wr_data_count_i_reg[0]_0 ,
    wr_clk);
  output [11:0]wr_data_count;
  input [10:0]Q;
  input [3:0]S;
  input [3:0]\wr_data_count_i_reg[7]_0 ;
  input [3:0]\wr_data_count_i_reg[11]_0 ;
  input \wr_data_count_i_reg[0]_0 ;
  input wr_clk;

  wire [10:0]Q;
  wire [3:0]S;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire \wr_data_count_i_reg[0]_0 ;
  wire [3:0]\wr_data_count_i_reg[11]_0 ;
  wire [3:0]\wr_data_count_i_reg[7]_0 ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S(\wr_data_count_i_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10:8]}),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S(\wr_data_count_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_7),
        .Q(wr_data_count[0]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_5),
        .Q(wr_data_count[10]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_4),
        .Q(wr_data_count[11]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_6),
        .Q(wr_data_count[1]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_5),
        .Q(wr_data_count[2]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_4),
        .Q(wr_data_count[3]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_7),
        .Q(wr_data_count[4]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_6),
        .Q(wr_data_count[5]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_5),
        .Q(wr_data_count[6]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_4),
        .Q(wr_data_count[7]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_7),
        .Q(wr_data_count[8]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_6),
        .Q(wr_data_count[9]),
        .R(\wr_data_count_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wr_dc_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30
   (wr_data_count,
    Q,
    S,
    \wr_data_count_i_reg[7]_0 ,
    \wr_data_count_i_reg[11]_0 ,
    \wr_data_count_i_reg[0]_0 ,
    wr_clk);
  output [11:0]wr_data_count;
  input [10:0]Q;
  input [3:0]S;
  input [3:0]\wr_data_count_i_reg[7]_0 ;
  input [3:0]\wr_data_count_i_reg[11]_0 ;
  input \wr_data_count_i_reg[0]_0 ;
  input wr_clk;

  wire [10:0]Q;
  wire [3:0]S;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire \wr_data_count_i_reg[0]_0 ;
  wire [3:0]\wr_data_count_i_reg[11]_0 ;
  wire [3:0]\wr_data_count_i_reg[7]_0 ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S(\wr_data_count_i_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10:8]}),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S(\wr_data_count_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_7),
        .Q(wr_data_count[0]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_5),
        .Q(wr_data_count[10]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_4),
        .Q(wr_data_count[11]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_6),
        .Q(wr_data_count[1]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_5),
        .Q(wr_data_count[2]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry_n_4),
        .Q(wr_data_count[3]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_7),
        .Q(wr_data_count[4]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_6),
        .Q(wr_data_count[5]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_5),
        .Q(wr_data_count[6]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__0_n_4),
        .Q(wr_data_count[7]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_7),
        .Q(wr_data_count[8]),
        .R(\wr_data_count_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(minusOp_carry__1_n_6),
        .Q(wr_data_count[9]),
        .R(\wr_data_count_i_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (full,
    out,
    Q,
    WEA,
    ram_full_fb_i_reg,
    wr_data_count,
    \gic0.gc0.count_d1_reg[1] ,
    wr_clk,
    wr_en,
    ram_full_fb_i_reg_0,
    RD_PNTR_WR);
  output full;
  output out;
  output [11:0]Q;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg;
  output [11:0]wr_data_count;
  input \gic0.gc0.count_d1_reg[1] ;
  input wr_clk;
  input wr_en;
  input ram_full_fb_i_reg_0;
  input [11:0]RD_PNTR_WR;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire full;
  wire \gic0.gc0.count_d1_reg[1] ;
  wire out;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_wr_en;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_28;
  wire wpntr_n_29;
  wire wpntr_n_30;
  wire wpntr_n_31;
  wire wpntr_n_32;
  wire wpntr_n_33;
  wire wpntr_n_34;
  wire wpntr_n_35;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire [11:0]wr_pntr_plus1;
  wire [11:0]wr_pntr_plus2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as \gwas.gwdc0.wdc 
       (.Q(Q[10:0]),
        .S({wpntr_n_12,wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .\wr_data_count_i_reg[0]_0 (\gic0.gc0.count_d1_reg[1] ),
        .\wr_data_count_i_reg[11]_0 ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\wr_data_count_i_reg[7]_0 ({wpntr_n_28,wpntr_n_29,wpntr_n_30,wpntr_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as \gwas.wsts 
       (.D(wr_pntr_plus2),
        .Q(wr_pntr_plus1),
        .RD_PNTR_WR(RD_PNTR_WR),
        .WEA(WEA),
        .full(full),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_2(\gic0.gc0.count_d1_reg[1] ),
        .ram_wr_en(ram_wr_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.D(wr_pntr_plus2),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .S({wpntr_n_12,wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .\gic0.gc0.count_d1_reg[11]_0 (wr_pntr_plus1),
        .\gic0.gc0.count_d1_reg[1]_0 (\gic0.gc0.count_d1_reg[1] ),
        .\gic0.gc0.count_d2_reg[11]_0 ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gic0.gc0.count_d2_reg[7]_0 ({wpntr_n_28,wpntr_n_29,wpntr_n_30,wpntr_n_31}),
        .ram_wr_en(ram_wr_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_8
   (full,
    out,
    Q,
    WEA,
    ram_full_fb_i_reg,
    wr_data_count,
    \gic0.gc0.count_d1_reg[1] ,
    wr_clk,
    wr_en,
    ram_full_fb_i_reg_0,
    RD_PNTR_WR);
  output full;
  output out;
  output [11:0]Q;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg;
  output [11:0]wr_data_count;
  input \gic0.gc0.count_d1_reg[1] ;
  input wr_clk;
  input wr_en;
  input ram_full_fb_i_reg_0;
  input [11:0]RD_PNTR_WR;

  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire full;
  wire \gic0.gc0.count_d1_reg[1] ;
  wire out;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_wr_en;
  wire wpntr_n_12;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_28;
  wire wpntr_n_29;
  wire wpntr_n_30;
  wire wpntr_n_31;
  wire wpntr_n_32;
  wire wpntr_n_33;
  wire wpntr_n_34;
  wire wpntr_n_35;
  wire wr_clk;
  wire [11:0]wr_data_count;
  wire wr_en;
  wire [11:0]wr_pntr_plus1;
  wire [11:0]wr_pntr_plus2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_dc_as_30 \gwas.gwdc0.wdc 
       (.Q(Q[10:0]),
        .S({wpntr_n_12,wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .\wr_data_count_i_reg[0]_0 (\gic0.gc0.count_d1_reg[1] ),
        .\wr_data_count_i_reg[11]_0 ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\wr_data_count_i_reg[7]_0 ({wpntr_n_28,wpntr_n_29,wpntr_n_30,wpntr_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31 \gwas.wsts 
       (.D(wr_pntr_plus2),
        .Q(wr_pntr_plus1),
        .RD_PNTR_WR(RD_PNTR_WR),
        .WEA(WEA),
        .full(full),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_2(\gic0.gc0.count_d1_reg[1] ),
        .ram_wr_en(ram_wr_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_32 wpntr
       (.D(wr_pntr_plus2),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .S({wpntr_n_12,wpntr_n_13,wpntr_n_14,wpntr_n_15}),
        .\gic0.gc0.count_d1_reg[11]_0 (wr_pntr_plus1),
        .\gic0.gc0.count_d1_reg[1]_0 (\gic0.gc0.count_d1_reg[1] ),
        .\gic0.gc0.count_d2_reg[11]_0 ({wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35}),
        .\gic0.gc0.count_d2_reg[7]_0 ({wpntr_n_28,wpntr_n_29,wpntr_n_30,wpntr_n_31}),
        .ram_wr_en(ram_wr_en),
        .wr_clk(wr_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
   (full,
    out,
    ram_wr_en,
    WEA,
    ram_full_fb_i_reg_0,
    wr_en,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2,
    wr_clk,
    RD_PNTR_WR,
    Q,
    D);
  output full;
  output out;
  output ram_wr_en;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg_0;
  input wr_en;
  input ram_full_fb_i_reg_1;
  input ram_full_fb_i_reg_2;
  input wr_clk;
  input [11:0]RD_PNTR_WR;
  input [11:0]Q;
  input [11:0]D;

  wire \/i__n_0 ;
  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire comp1;
  wire comp2;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire [0:0]ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_wr_en;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \/i_ 
       (.I0(comp2),
        .I1(ram_full_fb_i),
        .I2(wr_en),
        .I3(comp1),
        .I4(ram_full_fb_i_reg_1),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare c1
       (.Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 c2
       (.D(D),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp2(comp2));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[11]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_fb_i),
        .S(ram_full_fb_i_reg_2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_i),
        .S(ram_full_fb_i_reg_2));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_31
   (full,
    out,
    ram_wr_en,
    WEA,
    ram_full_fb_i_reg_0,
    wr_en,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2,
    wr_clk,
    RD_PNTR_WR,
    Q,
    D);
  output full;
  output out;
  output ram_wr_en;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg_0;
  input wr_en;
  input ram_full_fb_i_reg_1;
  input ram_full_fb_i_reg_2;
  input wr_clk;
  input [11:0]RD_PNTR_WR;
  input [11:0]Q;
  input [11:0]D;

  wire \/i__n_0 ;
  wire [11:0]D;
  wire [11:0]Q;
  wire [11:0]RD_PNTR_WR;
  wire [1:0]WEA;
  wire comp1;
  wire comp2;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire [0:0]ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire ram_full_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_wr_en;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \/i_ 
       (.I0(comp2),
        .I1(ram_full_fb_i),
        .I2(wr_en),
        .I3(comp1),
        .I4(ram_full_fb_i_reg_1),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_33 c1
       (.Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp1(comp1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_34 c2
       (.D(D),
        .RD_PNTR_WR(RD_PNTR_WR),
        .comp2(comp2));
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[11]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_fb_i),
        .S(ram_full_fb_i_reg_2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\/i__n_0 ),
        .Q(ram_full_i),
        .S(ram_full_fb_i_reg_2));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
