Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/mips_tb_isim_beh.exe" -prj "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CTR.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/STL.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/M_DM.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/M_CHK.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/M2W.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/F_IFU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/F2D.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/E_MDU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/E_ALU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/E2M.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/D_RF.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/D_NPC.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/D_EXT.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/D_CMP.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/D2E.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CP0.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/timer.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/mips.v" into library work
Analyzing Verilog file "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/mips_tb.v" into library work
Analyzing Verilog file "D:/PROGRAM/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 124: Port rd is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 230: Port imm26 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 277: Port MDU_en is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 326: Port imm26 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 358: Port itr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/CPU.v" Line 446: Port imm26 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/STL.v" Line 32: Port chk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/STL.v" Line 71: Port chk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/src/STL.v" Line 92: Port chk is not connected to this instance
Completed static elaboration
Compiling module CTR
Compiling module STL
Compiling module IFU
Compiling module F2D
Compiling module RF
Compiling module CMP
Compiling module EXT
Compiling module NPC
Compiling module D2E
Compiling module ALU
Compiling module MDU
Compiling module E2M
Compiling module DM
Compiling module CHK
Compiling module CP0
Compiling module M2W
Compiling module CPU
Compiling module TC
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/86135/Desktop/test_demo/test_p7/test_cmp1.2/mips1/mips_tb_isim_beh.exe
Fuse Memory Usage: 34224 KB
Fuse CPU Usage: 1015 ms
