Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Sun Dec 14 21:37:15 2025
| Host         : murtyms-Z270X-Gaming-7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HARRIS_RADAR_TOP_timing_summary_routed.rpt -pb HARRIS_RADAR_TOP_timing_summary_routed.pb -rpx HARRIS_RADAR_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HARRIS_RADAR_TOP
| Device       : 7a200t-ffg1156
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.889        0.000                      0                 3665        0.085        0.000                      0                 3665        4.020        0.000                       0                  1524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_25MHZ_FPGA                   {0.000 20.000}       40.000          25.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
CLK_LVDS_FPGA1_30MHZ72_P         {0.000 16.276}       32.552          30.720          
CLK_LVDS_FPGA_122MHZ88_0_P       {0.000 4.069}        8.138           122.880         
CLK_LVDS_FPGA_122MHZ88_1_P       {0.000 4.069}        8.138           122.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_25MHZ_FPGA                                                                                                                                                                    15.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0        2.889        0.000                      0                 3665        0.085        0.000                      0                 3665        4.020        0.000                       0                  1520  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out2_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out2_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_FPGA
  To Clock:  CLK_25MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_FPGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_25MHZ_FPGA }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[24]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[26]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[27]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[28]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[30]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.609ns (9.763%)  route 5.629ns (90.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.766     5.456    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806     8.537    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X9Y78          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[31]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.119     8.981    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.636     8.345    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.609ns (10.000%)  route 5.481ns (90.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.619     5.309    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X8Y79          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.807     8.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X8Y79          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[30]/C
                         clock pessimism              0.563     9.101    
                         clock uncertainty           -0.119     8.982    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.731     8.251    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.609ns (10.000%)  route 5.481ns (90.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 8.538 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.619     5.309    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X8Y79          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.807     8.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X8Y79          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[31]/C
                         clock pessimism              0.563     9.101    
                         clock uncertainty           -0.119     8.982    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.731     8.251    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.609ns (10.064%)  route 5.442ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.580     5.270    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X10Y79         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.808     8.539    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X10Y79         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[24]/C
                         clock pessimism              0.563     9.102    
                         clock uncertainty           -0.119     8.983    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.731     8.252    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.609ns (10.064%)  route 5.442ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.013    -0.781    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y69          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.325 f  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.863     3.538    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ARESETN
    SLICE_X20Y98         LUT1 (Prop_lut1_I0_O)        0.153     3.691 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/axi_awready_i_1/O
                         net (fo=195, routed)         1.580     5.270    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ARESET
    SLICE_X10Y79         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984     4.624 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     6.640    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.731 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.808     8.539    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X10Y79         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[25]/C
                         clock pessimism              0.563     9.102    
                         clock uncertainty           -0.119     8.983    
    SLICE_X10Y79         FDRE (Setup_fdre_C_R)       -0.731     8.252    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/csw_i_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/CSN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.482%)  route 0.216ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.721    -0.523    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ACLK
    SLICE_X4Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/csw_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/csw_i_reg_inv/Q
                         net (fo=1, routed)           0.216    -0.165    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/csw_i
    SLICE_X4Y102         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/CSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.929    -0.827    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ACLK
    SLICE_X4Y102         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/CSN_reg/C
                         clock pessimism              0.507    -0.320    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.070    -0.250    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/CSN_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.520%)  route 0.189ns (53.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.692    -0.552    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg/Q
                         net (fo=2, routed)           0.189    -0.199    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.897    -0.859    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
                         clock pessimism              0.507    -0.352    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.059    -0.293    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/csw_i_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.691    -0.553    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y98         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/csw_i_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/csw_i_reg_inv/Q
                         net (fo=1, routed)           0.196    -0.192    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/csw_i
    SLICE_X22Y103        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.896    -0.860    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y103        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/C
                         clock pessimism              0.507    -0.353    
    SLICE_X22Y103        FDRE (Hold_fdre_C_D)         0.059    -0.294    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.719    -0.525    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X3Y86          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.329    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg1_reg_n_0_[13]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.284 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[13]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.995    -0.761    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X2Y86          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[13]/C
                         clock pessimism              0.250    -0.512    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121    -0.391    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.689    -0.555    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X15Y86         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.054    -0.359    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/slv_reg0_reg_n_0_[20]
    SLICE_X14Y86         LUT5 (Prop_lut5_I4_O)        0.045    -0.314 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata[20]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.964    -0.792    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X14Y86         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[20]/C
                         clock pessimism              0.251    -0.542    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.121    -0.421    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/mosi_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.721    -0.523    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ACLK
    SLICE_X5Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/mosi_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/mosi_i_reg_reg/Q
                         net (fo=1, routed)           0.234    -0.148    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/mosi_i_reg__0
    SLICE_X2Y102         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.930    -0.826    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/S_AXI_ACLK
    SLICE_X2Y102         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/MOSI_reg/C
                         clock pessimism              0.507    -0.319    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.059    -0.260    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/spi_master_i/MOSI_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.625    -0.619    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/Q
                         net (fo=8, routed)           0.272    -0.183    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg__0
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[1]/C
                         clock pessimism              0.507    -0.279    
    SLICE_X16Y99         FDRE (Hold_fdre_C_CE)       -0.016    -0.295    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.625    -0.619    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/Q
                         net (fo=8, routed)           0.272    -0.183    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg__0
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[2]/C
                         clock pessimism              0.507    -0.279    
    SLICE_X16Y99         FDRE (Hold_fdre_C_CE)       -0.016    -0.295    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.625    -0.619    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/Q
                         net (fo=8, routed)           0.272    -0.183    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg__0
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[3]/C
                         clock pessimism              0.507    -0.279    
    SLICE_X16Y99         FDRE (Hold_fdre_C_CE)       -0.016    -0.295    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.625    -0.619    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg_reg/Q
                         net (fo=8, routed)           0.272    -0.183    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/miso_en_reg__0
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.970    -0.786    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X16Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[4]/C
                         clock pessimism              0.507    -0.279    
    SLICE_X16Y99         FDRE (Hold_fdre_C_CE)       -0.016    -0.295    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SR_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y66      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y63      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y63      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y63      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y63      Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      Radar_Design_i/design_1_i/Blinky_0/U0/r_cnt_clk_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Radar_Design_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AM3357_GPIO_3[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.664ns (43.053%)  route 2.202ns (56.947%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 f  AM3357_GPIO_3[17] (IN)
                         net (fo=0)                   0.000     0.000    AM3357_GPIO_3[17]
    AJ30                 IBUF (Prop_ibuf_I_O)         1.540     1.540 f  AM3357_GPIO_3_IBUF[17]_inst/O
                         net (fo=2, routed)           2.202     3.742    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y61          LUT1 (Prop_lut1_I0_O)        0.124     3.866 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     3.866    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y61          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.893    -1.376    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y61          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AM3357_GPIO_3[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.353ns (28.805%)  route 0.872ns (71.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 f  AM3357_GPIO_3[17] (IN)
                         net (fo=0)                   0.000     0.000    AM3357_GPIO_3[17]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.308     0.308 f  AM3357_GPIO_3_IBUF[17]_inst/O
                         net (fo=2, routed)           0.872     1.179    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y61          LUT1 (Prop_lut1_I0_O)        0.045     1.224 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.224    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X7Y61          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.996    -0.760    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X7Y61          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.603ns  (logic 5.029ns (52.367%)  route 4.574ns (47.633%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.574     6.043    GEN1[14].IOBUF_data/T
    AA28                 OBUFT (TriStatE_obuft_T_O)
                                                      3.559     9.603 r  GEN1[14].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.603    GPMC_AD[14]
    AA28                                                              r  GPMC_AD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 5.024ns (53.119%)  route 4.434ns (46.881%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.434     5.903    GEN1[15].IOBUF_data/T
    AA27                 OBUFT (TriStatE_obuft_T_O)
                                                      3.554     9.458 r  GEN1[15].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.458    GPMC_AD[15]
    AA27                                                              r  GPMC_AD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 5.043ns (54.126%)  route 4.274ns (45.874%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.274     5.744    GEN1[12].IOBUF_data/T
    AC29                 OBUFT (TriStatE_obuft_T_O)
                                                      3.574     9.317 r  GEN1[12].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.317    GPMC_AD[12]
    AC29                                                              r  GPMC_AD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 5.041ns (55.004%)  route 4.124ns (44.996%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          4.124     5.594    GEN1[13].IOBUF_data/T
    AC28                 OBUFT (TriStatE_obuft_T_O)
                                                      3.572     9.166 r  GEN1[13].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.166    GPMC_AD[13]
    AC28                                                              r  GPMC_AD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 5.078ns (56.094%)  route 3.974ns (43.906%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.974     5.444    GEN1[10].IOBUF_data/T
    AB34                 OBUFT (TriStatE_obuft_T_O)
                                                      3.608     9.052 r  GEN1[10].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     9.052    GPMC_AD[10]
    AB34                                                              r  GPMC_AD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 5.085ns (57.073%)  route 3.824ns (42.927%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.824     5.294    GEN1[11].IOBUF_data/T
    AA34                 OBUFT (TriStatE_obuft_T_O)
                                                      3.615     8.909 r  GEN1[11].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.909    GPMC_AD[11]
    AA34                                                              r  GPMC_AD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 5.064ns (57.951%)  route 3.674ns (42.049%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.674     5.144    GEN1[8].IOBUF_data/T
    AC32                 OBUFT (TriStatE_obuft_T_O)
                                                      3.595     8.738 r  GEN1[8].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.738    GPMC_AD[8]
    AC32                                                              r  GPMC_AD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 5.060ns (58.944%)  route 3.525ns (41.056%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.525     4.994    GEN1[9].IOBUF_data/T
    AC31                 OBUFT (TriStatE_obuft_T_O)
                                                      3.591     8.585 r  GEN1[9].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.585    GPMC_AD[9]
    AC31                                                              r  GPMC_AD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 5.073ns (60.054%)  route 3.375ns (39.946%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.375     4.844    GEN1[6].IOBUF_data/T
    AA33                 OBUFT (TriStatE_obuft_T_O)
                                                      3.604     8.448 r  GEN1[6].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.448    GPMC_AD[6]
    AA33                                                              r  GPMC_AD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 5.075ns (61.148%)  route 3.225ns (38.852%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          3.225     4.694    GEN1[7].IOBUF_data/T
    AA32                 OBUFT (TriStatE_obuft_T_O)
                                                      3.606     8.300 r  GEN1[7].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.300    GPMC_AD[7]
    AA32                                                              r  GPMC_AD[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.061ns (61.919%)  route 0.653ns (38.081%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.653     0.890    GEN1[2].IOBUF_data/T
    W34                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.714 r  GEN1[2].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.714    GPMC_AD[2]
    W34                                                               r  GPMC_AD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.061ns (59.725%)  route 0.716ns (40.275%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.716     0.953    GEN1[0].IOBUF_data/T
    V33                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.777 r  GEN1[0].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.777    GPMC_AD[0]
    V33                                                               r  GPMC_AD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.061ns (57.515%)  route 0.784ns (42.485%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.784     1.021    GEN1[3].IOBUF_data/T
    Y32                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.845 r  GEN1[3].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.845    GPMC_AD[3]
    Y32                                                               r  GPMC_AD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.061ns (55.617%)  route 0.847ns (44.383%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          0.847     1.084    GEN1[1].IOBUF_data/T
    Y33                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.908 r  GEN1[1].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.908    GPMC_AD[1]
    Y33                                                               r  GPMC_AD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.061ns (49.475%)  route 1.084ns (50.525%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.084     1.321    GEN1[5].IOBUF_data/T
    AC33                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.145 r  GEN1[5].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.145    GPMC_AD[5]
    AC33                                                              r  GPMC_AD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.061ns (48.066%)  route 1.147ns (51.934%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.147     1.384    GEN1[4].IOBUF_data/T
    AC34                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.208 r  GEN1[4].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.208    GPMC_AD[4]
    AC34                                                              r  GPMC_AD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.061ns (46.734%)  route 1.210ns (53.266%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.210     1.447    GEN1[7].IOBUF_data/T
    AA32                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.271 r  GEN1[7].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.271    GPMC_AD[7]
    AA32                                                              r  GPMC_AD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.061ns (45.475%)  route 1.273ns (54.526%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.273     1.510    GEN1[6].IOBUF_data/T
    AA33                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.334 r  GEN1[6].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.334    GPMC_AD[6]
    AA33                                                              r  GPMC_AD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.061ns (44.281%)  route 1.336ns (55.719%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.336     1.573    GEN1[9].IOBUF_data/T
    AC31                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.397 r  GEN1[9].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.397    GPMC_AD[9]
    AC31                                                              r  GPMC_AD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            GPMC_AD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.061ns (43.148%)  route 1.398ns (56.852%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 r  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          1.398     1.636    GEN1[8].IOBUF_data/T
    AC32                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.460 r  GEN1[8].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     2.460    GPMC_AD[8]
    AC32                                                              r  GPMC_AD[8] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.912ns  (logic 3.507ns (27.164%)  route 9.405ns (72.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.945    -0.849    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X20Y98         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           9.405     9.073    SCAL_SPI_DI_OUT1_2P5_IN_OBUF
    J1                   OBUF (Prop_obuf_I_O)         2.989    12.063 r  SCAL_SPI_DI_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    12.063    SCAL_SPI_DI_OUT1_2P5_IN
    J1                                                                r  SCAL_SPI_DI_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.739ns  (logic 3.487ns (27.373%)  route 9.252ns (72.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.768    -1.026    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y103        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           9.252     8.744    SCAL_SPI_EN_N_OUT1_2P5_IN_OBUF
    H3                   OBUF (Prop_obuf_I_O)         2.969    11.713 r  SCAL_SPI_EN_N_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.713    SCAL_SPI_EN_N_OUT1_2P5_IN
    H3                                                                r  SCAL_SPI_EN_N_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.307ns  (logic 3.455ns (28.076%)  route 8.852ns (71.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        2.025    -0.769    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X2Y95          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           8.852     8.601    SCAL_SPI_DI_OUT4_2P5_IN_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         2.937    11.538 r  SCAL_SPI_DI_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.538    SCAL_SPI_DI_OUT4_2P5_IN
    AB11                                                              r  SCAL_SPI_DI_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT1_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 3.501ns (28.638%)  route 8.724ns (71.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.769    -1.025    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/S_AXI_ACLK
    SLICE_X22Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.507 r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           8.724     8.217    SCAL_SPI_CLK_OUT1_2P5_IN_OBUF
    H2                   OBUF (Prop_obuf_I_O)         2.983    11.200 r  SCAL_SPI_CLK_OUT1_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.200    SCAL_SPI_CLK_OUT1_2P5_IN
    H2                                                                r  SCAL_SPI_CLK_OUT1_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.156ns  (logic 3.359ns (30.111%)  route 7.796ns (69.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.938    -0.856    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X25Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           7.796     7.396    SCAL_SPI_EN_N_OUT0_2P5_IN_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.903    10.299 r  SCAL_SPI_EN_N_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.299    SCAL_SPI_EN_N_OUT0_2P5_IN
    U11                                                               r  SCAL_SPI_EN_N_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.005ns  (logic 3.379ns (30.705%)  route 7.626ns (69.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.938    -0.856    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X25Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           7.626     7.226    SCAL_SPI_DI_OUT0_2P5_IN_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.923    10.149 r  SCAL_SPI_DI_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.149    SCAL_SPI_DI_OUT0_2P5_IN
    W9                                                                r  SCAL_SPI_DI_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT0_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.519ns  (logic 3.411ns (32.430%)  route 7.108ns (67.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.939    -0.855    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/S_AXI_ACLK
    SLICE_X24Y97         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           7.108     6.709    SCAL_SPI_CLK_OUT0_2P5_IN_OBUF
    U4                   OBUF (Prop_obuf_I_O)         2.955     9.664 r  SCAL_SPI_CLK_OUT0_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     9.664    SCAL_SPI_CLK_OUT0_2P5_IN
    U4                                                                r  SCAL_SPI_CLK_OUT0_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.393ns (47.777%)  route 4.802ns (52.223%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.936    -0.858    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=19, routed)          1.411     1.009    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/latched_addr_out[0]
    SLICE_X12Y88         LUT3 (Prop_lut3_I1_O)        0.150     1.159 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[1]_INST_0/O
                         net (fo=1, routed)           3.391     4.550    GEN1[1].IOBUF_data/I
    Y33                  OBUFT (Prop_obuft_I_O)       3.787     8.337 r  GEN1[1].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.337    GPMC_AD[1]
    Y33                                                               r  GPMC_AD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.383ns (47.885%)  route 4.770ns (52.115%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.936    -0.858    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=19, routed)          1.206     0.804    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/latched_addr_out[0]
    SLICE_X13Y88         LUT3 (Prop_lut3_I1_O)        0.152     0.956 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[3]_INST_0/O
                         net (fo=1, routed)           3.563     4.520    GEN1[3].IOBUF_data/I
    Y32                  OBUFT (Prop_obuft_I_O)       3.775     8.295 r  GEN1[3].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.295    GPMC_AD[3]
    Y32                                                               r  GPMC_AD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.367ns (48.273%)  route 4.679ns (51.727%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.757    -5.007 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.116    -2.891    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.795 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.936    -0.858    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/latched_addr/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=19, routed)          1.857     1.455    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/latched_addr_out[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.150     1.605 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[13]_INST_0/O
                         net (fo=1, routed)           2.822     4.427    GEN1[13].IOBUF_data/I
    AC28                 OBUFT (Prop_obuft_I_O)       3.761     8.188 r  GEN1[13].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     8.188    GPMC_AD[13]
    AC28                                                              r  GPMC_AD[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.340ns (78.979%)  route 0.357ns (21.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.716    -0.528    Radar_Design_i/design_1_i/Blinky_0/U0/clk
    SLICE_X0Y68          FDRE                                         r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.030    FPGA_LED_OBUF[1]
    AD26                 OBUF (Prop_obuf_I_O)         1.199     1.169 r  FPGA_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.169    FPGA_LED[1]
    AD26                                                              r  FPGA_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.384ns (79.807%)  route 0.350ns (20.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.716    -0.528    Radar_Design_i/design_1_i/Blinky_0/U0/clk
    SLICE_X0Y68          FDRE                                         r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  Radar_Design_i/design_1_i/Blinky_0/U0/led_out_reg[1]/Q
                         net (fo=3, routed)           0.350    -0.049    FPGA_LED_OBUF[2]
    AC26                 OBUF (Prop_obuf_I_O)         1.256     1.206 r  FPGA_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.206    FPGA_LED[2]
    AC26                                                              r  FPGA_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_DI_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.385ns (79.110%)  route 0.366ns (20.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.720    -0.524    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X4Y96          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/MOSI_reg/Q
                         net (fo=1, routed)           0.366    -0.017    SCAL_SPI_DI_OUT3_2P5_IN_OBUF
    AE33                 OBUF (Prop_obuf_I_O)         1.244     1.228 r  SCAL_SPI_DI_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.228    SCAL_SPI_DI_OUT3_2P5_IN
    AE33                                                              r  SCAL_SPI_DI_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.471ns (68.744%)  route 0.669ns (31.256%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.715    -0.529    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y83          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.100    -0.301    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/o[30]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.098    -0.203 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[14]_INST_0/O
                         net (fo=1, routed)           0.569     0.366    GEN1[14].IOBUF_data/I
    AA28                 OBUFT (Prop_obuft_I_O)       1.245     1.611 r  GEN1[14].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.611    GPMC_AD[14]
    AA28                                                              r  GPMC_AD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.341ns (61.865%)  route 0.827ns (38.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.720    -0.524    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X1Y87          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           0.827     0.444    SCAL_SPI_EN_N_OUT4_2P5_IN_OBUF
    AE25                 OBUF (Prop_obuf_I_O)         1.200     1.644 r  SCAL_SPI_EN_N_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    SCAL_SPI_EN_N_OUT4_2P5_IN
    AE25                                                              r  SCAL_SPI_EN_N_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.445ns (63.738%)  route 0.822ns (36.262%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.715    -0.529    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X4Y83          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.201    -0.186    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/o[12]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.045    -0.141 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[12]_INST_0/O
                         net (fo=1, routed)           0.621     0.479    GEN1[12].IOBUF_data/I
    AC29                 OBUFT (Prop_obuft_I_O)       1.259     1.738 r  GEN1[12].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.738    GPMC_AD[12]
    AC29                                                              r  GPMC_AD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPMC_AD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.502ns (65.706%)  route 0.784ns (34.294%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.719    -0.525    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X2Y84          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/wdata_lsw1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.163    -0.197    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/o[10]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.045    -0.152 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/mux/read_data_out[10]_INST_0/O
                         net (fo=1, routed)           0.621     0.469    GEN1[10].IOBUF_data/I
    AB34                 OBUFT (Prop_obuft_I_O)       1.293     1.762 r  GEN1[10].IOBUF_data/OBUFT/O
                         net (fo=1, unset)            0.000     1.762    GPMC_AD[10]
    AB34                                                              r  GPMC_AD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT4_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.346ns (58.870%)  route 0.941ns (41.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.722    -0.522    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/S_AXI_ACLK
    SLICE_X0Y91          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           0.941     0.560    SCAL_SPI_CLK_OUT4_2P5_IN_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         1.205     1.766 r  SCAL_SPI_CLK_OUT4_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.766    SCAL_SPI_CLK_OUT4_2P5_IN
    AF25                                                              r  SCAL_SPI_CLK_OUT4_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_EN_N_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.327ns (56.095%)  route 1.039ns (43.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.656    -0.588    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X2Y102         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/CSN_reg/Q
                         net (fo=1, routed)           1.039     0.615    SCAL_SPI_EN_N_OUT3_2P5_IN_OBUF
    U24                  OBUF (Prop_obuf_I_O)         1.163     1.778 r  SCAL_SPI_EN_N_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.778    SCAL_SPI_EN_N_OUT3_2P5_IN
    U24                                                               r  SCAL_SPI_EN_N_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCAL_SPI_CLK_OUT3_2P5_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.383ns (59.529%)  route 0.940ns (40.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.954 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.270    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.244 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.724    -0.520    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/S_AXI_ACLK
    SLICE_X0Y99          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/spi_master_i/SCLK_reg/Q
                         net (fo=1, routed)           0.940     0.562    SCAL_SPI_CLK_OUT3_2P5_IN_OBUF
    N33                  OBUF (Prop_obuf_I_O)         1.242     1.804 r  SCAL_SPI_CLK_OUT3_2P5_IN_OBUF_inst/O
                         net (fo=0)                   0.000     1.804    SCAL_SPI_CLK_OUT3_2P5_IN
    N33                                                               r  SCAL_SPI_CLK_OUT3_2P5_IN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCAL_SPI_DO_IN0_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.546ns  (logic 1.388ns (16.245%)  route 7.158ns (83.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  SCAL_SPI_DO_IN0_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN0_2P5_OUT
    V2                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SCAL_SPI_DO_IN0_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           7.158     8.546    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/MISO
    SLICE_X21Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.817    -1.452    Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/S_AXI_ACLK
    SLICE_X21Y94         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_0/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 SCAL_SPI_DO_IN1_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.182ns  (logic 1.404ns (17.155%)  route 6.778ns (82.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  SCAL_SPI_DO_IN1_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN1_2P5_OUT
    G2                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SCAL_SPI_DO_IN1_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           6.778     8.182    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/MISO
    SLICE_X21Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.818    -1.451    Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/S_AXI_ACLK
    SLICE_X21Y99         FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_1/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_RE_N
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.315ns  (logic 1.593ns (21.783%)  route 5.722ns (78.217%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W25                                               0.000     0.000 f  GPMC_RE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_RE_N
    W25                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  GPMC_RE_N_IBUF_inst/O
                         net (fo=17, routed)          5.722     7.191    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/oen
    SLICE_X16Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.315 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__2/O
                         net (fo=1, routed)           0.000     7.315    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter4_op_net
    SLICE_X16Y77         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.804    -1.465    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X16Y77         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register12/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_ALE
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.598ns (28.940%)  route 3.923ns (71.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V26                                               0.000     0.000 f  GPMC_ALE (IN)
                         net (fo=0)                   0.000     0.000    GPMC_ALE
    V26                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  GPMC_ALE_IBUF_inst/O
                         net (fo=1, routed)           3.923     5.397    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/advn
    SLICE_X12Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=1, routed)           0.000     5.521    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter1_op_net
    SLICE_X12Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806    -1.463    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X12Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_WE_N
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.385ns  (logic 1.610ns (29.903%)  route 3.775ns (70.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y26                                               0.000     0.000 f  GPMC_WE_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_WE_N
    Y26                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  GPMC_WE_N_IBUF_inst/O
                         net (fo=1, routed)           3.775     5.261    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/wen
    SLICE_X12Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.385 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1__1/O
                         net (fo=1, routed)           0.000     5.385    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter2_op_net
    SLICE_X12Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806    -1.463    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X12Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 SCAL_SPI_DO_IN2_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.332ns (24.825%)  route 4.033ns (75.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M26                                               0.000     0.000 r  SCAL_SPI_DO_IN2_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN2_2P5_OUT
    M26                  IBUF (Prop_ibuf_I_O)         1.332     1.332 r  SCAL_SPI_DO_IN2_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           4.033     5.365    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/MISO
    SLICE_X10Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.654    -1.615    Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/S_AXI_ACLK
    SLICE_X10Y100        FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_2/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_A[17]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 1.525ns (30.912%)  route 3.409ns (69.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W33                                               0.000     0.000 r  GPMC_A[17] (IN)
                         net (fo=0)                   0.000     0.000    GPMC_A[17]
    W33                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  GPMC_A_IBUF[17]_inst/O
                         net (fo=1, routed)           3.409     4.934    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a[1]
    SLICE_X13Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806    -1.463    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_CS_N
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.870ns  (logic 1.637ns (33.608%)  route 3.233ns (66.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W31                                               0.000     0.000 f  GPMC_CS_N (IN)
                         net (fo=0)                   0.000     0.000    GPMC_CS_N
    W31                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  GPMC_CS_N_IBUF_inst/O
                         net (fo=1, routed)           3.233     4.746    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/csn
    SLICE_X16Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.870 r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000     4.870    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/inverter_op_net
    SLICE_X16Y77         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.804    -1.465    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X16Y77         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_A[16]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 1.491ns (31.695%)  route 3.212ns (68.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y28                                               0.000     0.000 r  GPMC_A[16] (IN)
                         net (fo=0)                   0.000     0.000    GPMC_A[16]
    Y28                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  GPMC_A_IBUF[16]_inst/O
                         net (fo=1, routed)           3.212     4.703    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a[0]
    SLICE_X13Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.806    -1.463    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y78         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register7/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.672ns  (logic 0.124ns (2.654%)  route 4.548ns (97.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.548     4.548    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/dcm_locked
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.124     4.672 r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.672    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y63          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.608    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.984    -5.376 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016    -3.360    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.269 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.891    -1.378    Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Radar_Design_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCAL_SPI_DO_IN3_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.464ns (54.086%)  route 0.394ns (45.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD23                                              0.000     0.000 r  SCAL_SPI_DO_IN3_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN3_2P5_OUT
    AD23                 IBUF (Prop_ibuf_I_O)         0.464     0.464 r  SCAL_SPI_DO_IN3_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           0.394     0.858    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/MISO
    SLICE_X2Y98          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        1.001    -0.755    Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/S_AXI_ACLK
    SLICE_X2Y98          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_3/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_AD[12]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.271ns (23.517%)  route 0.881ns (76.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC29                                              0.000     0.000 r  GPMC_AD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[12].IOBUF_data/IO
    AC29                 IBUF (Prop_ibuf_I_O)         0.271     0.271 r  GEN1[12].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.881     1.153    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[12]
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.962    -0.794    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[14]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.257ns (22.227%)  route 0.899ns (77.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA28                                              0.000     0.000 r  GPMC_AD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[14].IOBUF_data/IO
    AA28                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  GEN1[14].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.899     1.155    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[14]
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.962    -0.794    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[15]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.252ns (21.586%)  route 0.916ns (78.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA27                                              0.000     0.000 r  GPMC_AD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[15].IOBUF_data/IO
    AA27                 IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN1[15].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.916     1.168    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[15]
    SLICE_X9Y83          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.963    -0.793    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X9Y83          FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[13]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.270ns (22.374%)  route 0.935ns (77.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC28                                              0.000     0.000 r  GPMC_AD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[13].IOBUF_data/IO
    AC28                 IBUF (Prop_ibuf_I_O)         0.270     0.270 r  GEN1[13].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.935     1.205    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[13]
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.962    -0.794    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 SCAL_SPI_DO_IN4_2P5_OUT
                            (input port)
  Destination:            Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/miso_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.428ns (35.111%)  route 0.791ns (64.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD25                                              0.000     0.000 r  SCAL_SPI_DO_IN4_2P5_OUT (IN)
                         net (fo=0)                   0.000     0.000    SCAL_SPI_DO_IN4_2P5_OUT
    AD25                 IBUF (Prop_ibuf_I_O)         0.428     0.428 r  SCAL_SPI_DO_IN4_2P5_OUT_IBUF_inst/O
                         net (fo=1, routed)           0.791     1.220    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/MISO
    SLICE_X1Y91          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/miso_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.999    -0.757    Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/S_AXI_ACLK
    SLICE_X1Y91          FDRE                                         r  Radar_Design_i/design_1_i/ad9361_spi_generic_4/U0/miso_sync1_reg/C

Slack:                    inf
  Source:                 GPMC_AD[7]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.303ns (24.209%)  route 0.948ns (75.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA32                                              0.000     0.000 r  GPMC_AD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[7].IOBUF_data/IO
    AA32                 IBUF (Prop_ibuf_I_O)         0.303     0.303 r  GEN1[7].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.948     1.251    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[7]
    SLICE_X18Y89         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.967    -0.789    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X18Y89         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[4]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.308ns (24.498%)  route 0.949ns (75.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC34                                              0.000     0.000 r  GPMC_AD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[4].IOBUF_data/IO
    AC34                 IBUF (Prop_ibuf_I_O)         0.308     0.308 r  GEN1[4].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.949     1.257    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[4]
    SLICE_X15Y91         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.968    -0.788    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X15Y91         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[11]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.312ns (24.566%)  route 0.959ns (75.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA34                                              0.000     0.000 r  GPMC_AD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[11].IOBUF_data/IO
    AA34                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  GEN1[11].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.959     1.271    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[11]
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.962    -0.794    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X10Y82         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 GPMC_AD[10]
                            (input port)
  Destination:            Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.305ns (23.541%)  route 0.992ns (76.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB34                                              0.000     0.000 r  GPMC_AD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN1[10].IOBUF_data/IO
    AB34                 IBUF (Prop_ibuf_I_O)         0.305     0.305 r  GEN1[10].IOBUF_data/IBUF/O
                         net (fo=1, routed)           0.992     1.297    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/a_d[10]
    SLICE_X10Y81         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  CLK_25MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1
    AE5                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.953    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.524 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.785    Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.756 r  Radar_Design_i/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1518, routed)        0.961    -0.795    Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X10Y81         FDRE                                         r  Radar_Design_i/design_1_i/gpmc_axi_bridge_1/U0/gpmc_axi_bridge_struct/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C





