
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	40389c <ferror@plt+0x116c>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <memcpy@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 417000 <ferror@plt+0x148d0>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <memcpy@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <scols_column_set_json_type@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <_exit@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <strtoul@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <strlen@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <fputs@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <exit@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <dup@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <scols_line_refer_data@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <blkid_do_probe@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <strtoll@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <scols_table_set_name@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <blkid_probe_lookup_value@plt>:
  402200:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <strtod@plt>:
  402210:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <scols_table_enable_noheadings@plt>:
  402220:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <scols_column_get_header@plt>:
  402230:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <scols_table_new_column@plt>:
  402240:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <blkid_new_probe_from_filename@plt>:
  402250:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <scols_free_iter@plt>:
  402260:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <blkid_probe_enable_superblocks@plt>:
  402270:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <putc@plt>:
  402280:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <__cxa_atexit@plt>:
  402290:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <fputc@plt>:
  4022a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <scols_table_enable_raw@plt>:
  4022b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <scols_table_set_column_separator@plt>:
  4022c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <blkid_probe_enable_partitions@plt>:
  4022d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <blkid_probe_step_back@plt>:
  4022e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <snprintf@plt>:
  4022f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <localeconv@plt>:
  402300:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <fileno@plt>:
  402310:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <blkid_probe_set_device@plt>:
  402320:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <fsync@plt>:
  402330:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <malloc@plt>:
  402340:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <open@plt>:
  402350:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <__strtol_internal@plt>:
  402360:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strncmp@plt>:
  402370:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <bindtextdomain@plt>:
  402380:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <__libc_start_main@plt>:
  402390:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <fgetc@plt>:
  4023a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <scols_new_table@plt>:
  4023b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <blkid_probe_is_wholedisk@plt>:
  4023c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <blkid_probe_set_superblocks_flags@plt>:
  4023d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <__strtoul_internal@plt>:
  4023e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <calloc@plt>:
  4023f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <__xpg_basename@plt>:
  402400:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <strdup@plt>:
  402410:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <scols_table_new_line@plt>:
  402420:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <scols_unref_table@plt>:
  402430:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <close@plt>:
  402440:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <__gmon_start__@plt>:
  402450:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <write@plt>:
  402460:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <scols_table_is_empty@plt>:
  402480:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <puts@plt>:
  402490:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <textdomain@plt>:
  4024a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <getopt_long@plt>:
  4024b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <strcmp@plt>:
  4024c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <warn@plt>:
  4024d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <__ctype_b_loc@plt>:
  4024e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <blkid_probe_set_partitions_flags@plt>:
  4024f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <strtol@plt>:
  402500:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <scols_table_next_column@plt>:
  402510:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <blkid_new_probe@plt>:
  402520:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <scols_cell_get_data@plt>:
  402530:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <free@plt>:
  402540:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <scols_table_enable_json@plt>:
  402550:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <strncasecmp@plt>:
  402560:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <nanosleep@plt>:
  402570:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <vasprintf@plt>:
  402580:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <strndup@plt>:
  402590:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <strspn@plt>:
  4025a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <strchr@plt>:
  4025b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <fwrite@plt>:
  4025c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <blkid_free_probe@plt>:
  4025d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <dcngettext@plt>:
  4025e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <fflush@plt>:
  4025f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <blkid_probe_hide_range@plt>:
  402600:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <scols_print_table@plt>:
  402610:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <warnx@plt>:
  402620:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <scols_new_iter@plt>:
  402630:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <__fxstat@plt>:
  402640:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <dcgettext@plt>:
  402650:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <errx@plt>:
  402660:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <strcspn@plt>:
  402670:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <printf@plt>:
  402680:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

0000000000402690 <__assert_fail@plt>:
  402690:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402694:	ldr	x17, [x16, #680]
  402698:	add	x16, x16, #0x2a8
  40269c:	br	x17

00000000004026a0 <__errno_location@plt>:
  4026a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026a4:	ldr	x17, [x16, #688]
  4026a8:	add	x16, x16, #0x2b0
  4026ac:	br	x17

00000000004026b0 <getenv@plt>:
  4026b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026b4:	ldr	x17, [x16, #696]
  4026b8:	add	x16, x16, #0x2b8
  4026bc:	br	x17

00000000004026c0 <blkid_probe_get_fd@plt>:
  4026c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026c4:	ldr	x17, [x16, #704]
  4026c8:	add	x16, x16, #0x2c0
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026d4:	ldr	x17, [x16, #712]
  4026d8:	add	x16, x16, #0x2c8
  4026dc:	br	x17

00000000004026e0 <scols_init_debug@plt>:
  4026e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026e4:	ldr	x17, [x16, #720]
  4026e8:	add	x16, x16, #0x2d0
  4026ec:	br	x17

00000000004026f0 <err@plt>:
  4026f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026f4:	ldr	x17, [x16, #728]
  4026f8:	add	x16, x16, #0x2d8
  4026fc:	br	x17

0000000000402700 <ioctl@plt>:
  402700:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402704:	ldr	x17, [x16, #736]
  402708:	add	x16, x16, #0x2e0
  40270c:	br	x17

0000000000402710 <setlocale@plt>:
  402710:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402714:	ldr	x17, [x16, #744]
  402718:	add	x16, x16, #0x2e8
  40271c:	br	x17

0000000000402720 <blkid_do_wipe@plt>:
  402720:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402724:	ldr	x17, [x16, #752]
  402728:	add	x16, x16, #0x2f0
  40272c:	br	x17

0000000000402730 <ferror@plt>:
  402730:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402734:	ldr	x17, [x16, #760]
  402738:	add	x16, x16, #0x2f8
  40273c:	br	x17

Disassembly of section .text:

0000000000402740 <.text>:
  402740:	stp	x29, x30, [sp, #-256]!
  402744:	mov	x29, sp
  402748:	stp	x19, x20, [sp, #16]
  40274c:	adrp	x19, 406000 <ferror@plt+0x38d0>
  402750:	add	x19, x19, #0x80
  402754:	stp	x21, x22, [sp, #32]
  402758:	adrp	x22, 406000 <ferror@plt+0x38d0>
  40275c:	add	x22, x22, #0xc0
  402760:	stp	x23, x24, [sp, #48]
  402764:	mov	w24, w0
  402768:	mov	w0, #0x6                   	// #6
  40276c:	stp	x25, x26, [sp, #64]
  402770:	mov	x25, x1
  402774:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402778:	add	x1, x1, #0xe0
  40277c:	str	xzr, [sp, #136]
  402780:	stp	xzr, xzr, [sp, #192]
  402784:	adrp	x26, 406000 <ferror@plt+0x38d0>
  402788:	mov	x21, #0x0                   	// #0
  40278c:	stp	xzr, xzr, [sp, #208]
  402790:	stp	xzr, xzr, [sp, #224]
  402794:	stp	xzr, xzr, [sp, #240]
  402798:	bl	402710 <setlocale@plt>
  40279c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4027a0:	add	x1, x1, #0x68
  4027a4:	mov	x0, x19
  4027a8:	bl	402380 <bindtextdomain@plt>
  4027ac:	mov	x0, x19
  4027b0:	adrp	x19, 406000 <ferror@plt+0x38d0>
  4027b4:	bl	4024a0 <textdomain@plt>
  4027b8:	add	x19, x19, #0x4b8
  4027bc:	adrp	x0, 403000 <ferror@plt+0x8d0>
  4027c0:	add	x0, x0, #0xe28
  4027c4:	bl	405e68 <ferror@plt+0x3738>
  4027c8:	add	x0, x26, #0x8e8
  4027cc:	str	x0, [sp, #96]
  4027d0:	add	x20, x0, #0x190
  4027d4:	nop
  4027d8:	mov	x3, x20
  4027dc:	mov	x2, x19
  4027e0:	mov	x1, x25
  4027e4:	mov	w0, w24
  4027e8:	mov	x4, #0x0                   	// #0
  4027ec:	bl	4024b0 <getopt_long@plt>
  4027f0:	cmn	w0, #0x1
  4027f4:	b.eq	40297c <ferror@plt+0x24c>  // b.none
  4027f8:	ldr	x1, [sp, #96]
  4027fc:	cmp	w0, #0x4e
  402800:	add	x2, x1, #0x110
  402804:	mov	w1, #0x4f                  	// #79
  402808:	b.le	40282c <ferror@plt+0xfc>
  40280c:	stp	x27, x28, [sp, #80]
  402810:	cmp	w0, w1
  402814:	b.eq	402888 <ferror@plt+0x158>  // b.none
  402818:	ldr	w1, [x2, #4]!
  40281c:	cmp	w1, #0x0
  402820:	ccmp	w0, w1, #0x1, ne  // ne = any
  402824:	b.ge	402810 <ferror@plt+0xe0>  // b.tcont
  402828:	ldp	x27, x28, [sp, #80]
  40282c:	cmp	w0, #0x68
  402830:	b.eq	403440 <ferror@plt+0xd10>  // b.none
  402834:	b.gt	402b10 <ferror@plt+0x3e0>
  402838:	cmp	w0, #0x61
  40283c:	b.eq	402bec <ferror@plt+0x4bc>  // b.none
  402840:	b.gt	402af8 <ferror@plt+0x3c8>
  402844:	cmp	w0, #0x4f
  402848:	b.eq	402be0 <ferror@plt+0x4b0>  // b.none
  40284c:	cmp	w0, #0x56
  402850:	b.ne	402948 <ferror@plt+0x218>  // b.any
  402854:	mov	w2, #0x5                   	// #5
  402858:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40285c:	mov	x0, #0x0                   	// #0
  402860:	add	x1, x1, #0x468
  402864:	stp	x27, x28, [sp, #80]
  402868:	bl	402650 <dcgettext@plt>
  40286c:	adrp	x1, 418000 <ferror@plt+0x158d0>
  402870:	adrp	x2, 406000 <ferror@plt+0x38d0>
  402874:	add	x2, x2, #0x478
  402878:	ldr	x1, [x1, #824]
  40287c:	bl	402680 <printf@plt>
  402880:	mov	w0, #0x0                   	// #0
  402884:	bl	4021a0 <exit@plt>
  402888:	ldr	w1, [sp, #136]
  40288c:	cbnz	w1, 40289c <ferror@plt+0x16c>
  402890:	str	w0, [sp, #136]
  402894:	ldp	x27, x28, [sp, #80]
  402898:	b	40282c <ferror@plt+0xfc>
  40289c:	cmp	w0, w1
  4028a0:	b.eq	402828 <ferror@plt+0xf8>  // b.none
  4028a4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4028b0:	mov	x0, #0x0                   	// #0
  4028b4:	ldr	x19, [x22, #792]
  4028b8:	add	x1, x1, #0x90
  4028bc:	bl	402650 <dcgettext@plt>
  4028c0:	adrp	x20, 406000 <ferror@plt+0x38d0>
  4028c4:	adrp	x2, 418000 <ferror@plt+0x158d0>
  4028c8:	mov	x1, x0
  4028cc:	ldr	x3, [sp, #96]
  4028d0:	mov	x0, x19
  4028d4:	ldr	x2, [x2, #824]
  4028d8:	adrp	x23, 406000 <ferror@plt+0x38d0>
  4028dc:	add	x20, x20, #0x60
  4028e0:	add	x23, x23, #0x7c0
  4028e4:	add	x21, x3, #0x110
  4028e8:	mov	x19, #0x0                   	// #0
  4028ec:	bl	4026d0 <fprintf@plt>
  4028f0:	ldr	w3, [x19, x21]
  4028f4:	cbz	w3, 402934 <ferror@plt+0x204>
  4028f8:	ldr	x0, [sp, #96]
  4028fc:	mov	x2, x20
  402900:	add	x0, x0, #0x190
  402904:	b	402910 <ferror@plt+0x1e0>
  402908:	ldr	x2, [x0, #32]!
  40290c:	cbz	x2, 4030b8 <ferror@plt+0x988>
  402910:	ldr	w1, [x0, #24]
  402914:	cmp	w3, w1
  402918:	b.ne	402908 <ferror@plt+0x1d8>  // b.any
  40291c:	ldr	x0, [x22, #792]
  402920:	mov	x1, x23
  402924:	bl	4026d0 <fprintf@plt>
  402928:	add	x19, x19, #0x4
  40292c:	cmp	x19, #0x3c
  402930:	b.ne	4028f0 <ferror@plt+0x1c0>  // b.any
  402934:	ldr	x1, [x22, #792]
  402938:	mov	w0, #0xa                   	// #10
  40293c:	bl	4022a0 <fputc@plt>
  402940:	mov	w0, #0x1                   	// #1
  402944:	bl	4021a0 <exit@plt>
  402948:	cmp	w0, #0x4a
  40294c:	b.ne	4036b4 <ferror@plt+0xf84>  // b.any
  402950:	ldrb	w0, [sp, #248]
  402954:	mov	x3, x20
  402958:	mov	x2, x19
  40295c:	mov	x1, x25
  402960:	orr	w0, w0, #0x20
  402964:	mov	x4, #0x0                   	// #0
  402968:	strb	w0, [sp, #248]
  40296c:	mov	w0, w24
  402970:	bl	4024b0 <getopt_long@plt>
  402974:	cmn	w0, #0x1
  402978:	b.ne	4027f8 <ferror@plt+0xc8>  // b.any
  40297c:	adrp	x19, 418000 <ferror@plt+0x158d0>
  402980:	ldr	w0, [x19, #808]
  402984:	cmp	w0, w24
  402988:	b.eq	4037f8 <ferror@plt+0x10c8>  // b.none
  40298c:	ldrb	w0, [sp, #248]
  402990:	tbz	w0, #3, 402c14 <ferror@plt+0x4e4>
  402994:	tbnz	w0, #1, 4029a0 <ferror@plt+0x270>
  402998:	ldr	x0, [sp, #216]
  40299c:	cbz	x0, 402bfc <ferror@plt+0x4cc>
  4029a0:	ldr	w1, [x19, #808]
  4029a4:	sub	w0, w24, w1
  4029a8:	cmp	w1, w24
  4029ac:	sxtw	x0, w0
  4029b0:	str	x0, [sp, #224]
  4029b4:	b.ge	402ee4 <ferror@plt+0x7b4>  // b.tcont
  4029b8:	stp	x27, x28, [sp, #80]
  4029bc:	add	x28, sp, #0xd8
  4029c0:	adrp	x0, 418000 <ferror@plt+0x158d0>
  4029c4:	add	x0, x0, #0x328
  4029c8:	str	x0, [sp, #104]
  4029cc:	nop
  4029d0:	ldrb	w2, [sp, #248]
  4029d4:	mov	w3, #0x82                  	// #130
  4029d8:	mov	w4, #0x2                   	// #2
  4029dc:	str	xzr, [sp, #144]
  4029e0:	ldr	x0, [x25, w1, sxtw #3]
  4029e4:	tst	x2, #0x10
  4029e8:	add	w2, w1, #0x1
  4029ec:	csel	w1, w4, w3, ne  // ne = any
  4029f0:	ldr	x3, [sp, #104]
  4029f4:	str	w1, [sp, #120]
  4029f8:	str	x0, [sp, #192]
  4029fc:	str	w2, [x3]
  402a00:	bl	4039c0 <ferror@plt+0x1290>
  402a04:	mov	x20, x0
  402a08:	cbz	x0, 402ec4 <ferror@plt+0x794>
  402a0c:	ldrb	w0, [sp, #248]
  402a10:	tbnz	w0, #3, 403010 <ferror@plt+0x8e0>
  402a14:	mov	x0, x20
  402a18:	mov	w23, #0x0                   	// #0
  402a1c:	str	wzr, [sp, #112]
  402a20:	bl	4021d0 <blkid_do_probe@plt>
  402a24:	cbnz	w0, 402e04 <ferror@plt+0x6d4>
  402a28:	add	x5, sp, #0x98
  402a2c:	add	x4, sp, #0xa0
  402a30:	mov	x3, x20
  402a34:	mov	x1, x28
  402a38:	add	x0, sp, #0xc8
  402a3c:	mov	x2, #0x0                   	// #0
  402a40:	stp	xzr, xzr, [sp, #152]
  402a44:	bl	403f30 <ferror@plt+0x1800>
  402a48:	mov	x19, x0
  402a4c:	cbz	x0, 402fc0 <ferror@plt+0x890>
  402a50:	ldrb	w0, [sp, #248]
  402a54:	tbnz	w0, #4, 402a60 <ferror@plt+0x330>
  402a58:	ldrb	w0, [x19, #64]
  402a5c:	tbnz	w0, #1, 402f88 <ferror@plt+0x858>
  402a60:	ldr	x2, [sp, #144]
  402a64:	cbz	x2, 402d50 <ferror@plt+0x620>
  402a68:	ldr	x3, [x19]
  402a6c:	add	x0, sp, #0xa8
  402a70:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402a74:	add	x1, x1, #0x690
  402a78:	str	xzr, [sp, #168]
  402a7c:	bl	403ab0 <ferror@plt+0x1380>
  402a80:	ldr	x0, [sp, #168]
  402a84:	mov	w2, #0x180                 	// #384
  402a88:	mov	w1, #0x41                  	// #65
  402a8c:	bl	402350 <open@plt>
  402a90:	mov	w21, w0
  402a94:	tbnz	w0, #31, 402fe0 <ferror@plt+0x8b0>
  402a98:	ldp	x22, x26, [x19, #8]
  402a9c:	cbz	x22, 402d40 <ferror@plt+0x610>
  402aa0:	bl	4026a0 <__errno_location@plt>
  402aa4:	mov	x27, x0
  402aa8:	str	wzr, [x27]
  402aac:	mov	x2, x22
  402ab0:	mov	x1, x26
  402ab4:	mov	w0, w21
  402ab8:	bl	402460 <write@plt>
  402abc:	cmp	x0, #0x0
  402ac0:	b.le	402f50 <ferror@plt+0x820>
  402ac4:	ldr	w1, [x27]
  402ac8:	subs	x22, x22, x0
  402acc:	b.eq	402d20 <ferror@plt+0x5f0>  // b.none
  402ad0:	add	x26, x26, x0
  402ad4:	cmp	w1, #0xb
  402ad8:	b.ne	402aa8 <ferror@plt+0x378>  // b.any
  402adc:	mov	x2, #0xb280                	// #45696
  402ae0:	add	x0, sp, #0xb0
  402ae4:	movk	x2, #0xee6, lsl #16
  402ae8:	mov	x1, #0x0                   	// #0
  402aec:	stp	xzr, x2, [sp, #176]
  402af0:	bl	402570 <nanosleep@plt>
  402af4:	b	402aa8 <ferror@plt+0x378>
  402af8:	cmp	w0, #0x62
  402afc:	b.ne	402b60 <ferror@plt+0x430>  // b.any
  402b00:	ldrb	w0, [sp, #248]
  402b04:	orr	w0, w0, #0x8
  402b08:	strb	w0, [sp, #248]
  402b0c:	b	4027d8 <ferror@plt+0xa8>
  402b10:	cmp	w0, #0x70
  402b14:	b.eq	402bd0 <ferror@plt+0x4a0>  // b.none
  402b18:	b.gt	402b90 <ferror@plt+0x460>
  402b1c:	cmp	w0, #0x6e
  402b20:	b.eq	402bc0 <ferror@plt+0x490>  // b.none
  402b24:	cmp	w0, #0x6f
  402b28:	b.ne	402b78 <ferror@plt+0x448>  // b.any
  402b2c:	adrp	x3, 418000 <ferror@plt+0x158d0>
  402b30:	mov	w2, #0x5                   	// #5
  402b34:	mov	x1, x22
  402b38:	mov	x0, #0x0                   	// #0
  402b3c:	ldr	x23, [x3, #800]
  402b40:	bl	402650 <dcgettext@plt>
  402b44:	mov	x1, x0
  402b48:	mov	x0, x23
  402b4c:	bl	405050 <ferror@plt+0x2920>
  402b50:	mov	x1, x0
  402b54:	add	x0, sp, #0xd8
  402b58:	bl	403d48 <ferror@plt+0x1618>
  402b5c:	b	4027d8 <ferror@plt+0xa8>
  402b60:	cmp	w0, #0x66
  402b64:	b.ne	4036b4 <ferror@plt+0xf84>  // b.any
  402b68:	ldrb	w0, [sp, #248]
  402b6c:	orr	w0, w0, #0x10
  402b70:	strb	w0, [sp, #248]
  402b74:	b	4027d8 <ferror@plt+0xa8>
  402b78:	cmp	w0, #0x69
  402b7c:	b.ne	4036b4 <ferror@plt+0xf84>  // b.any
  402b80:	ldrb	w0, [sp, #248]
  402b84:	orr	w0, w0, #0x40
  402b88:	strb	w0, [sp, #248]
  402b8c:	b	4027d8 <ferror@plt+0xa8>
  402b90:	cmp	w0, #0x71
  402b94:	b.ne	402ba8 <ferror@plt+0x478>  // b.any
  402b98:	ldrb	w0, [sp, #248]
  402b9c:	orr	w0, w0, #0x4
  402ba0:	strb	w0, [sp, #248]
  402ba4:	b	4027d8 <ferror@plt+0xa8>
  402ba8:	cmp	w0, #0x74
  402bac:	b.ne	4036b4 <ferror@plt+0xf84>  // b.any
  402bb0:	adrp	x0, 418000 <ferror@plt+0x158d0>
  402bb4:	ldr	x0, [x0, #800]
  402bb8:	str	x0, [sp, #200]
  402bbc:	b	4027d8 <ferror@plt+0xa8>
  402bc0:	ldrb	w0, [sp, #248]
  402bc4:	orr	w0, w0, #0x1
  402bc8:	strb	w0, [sp, #248]
  402bcc:	b	4027d8 <ferror@plt+0xa8>
  402bd0:	ldrb	w0, [sp, #248]
  402bd4:	orr	w0, w0, #0xffffffc0
  402bd8:	strb	w0, [sp, #248]
  402bdc:	b	4027d8 <ferror@plt+0xa8>
  402be0:	adrp	x0, 418000 <ferror@plt+0x158d0>
  402be4:	ldr	x21, [x0, #800]
  402be8:	b	4027d8 <ferror@plt+0xa8>
  402bec:	ldrb	w0, [sp, #248]
  402bf0:	orr	w0, w0, #0x2
  402bf4:	strb	w0, [sp, #248]
  402bf8:	b	4027d8 <ferror@plt+0xa8>
  402bfc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402c00:	add	x1, x1, #0x4e8
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	bl	402650 <dcgettext@plt>
  402c0c:	bl	402620 <warnx@plt>
  402c10:	ldrb	w0, [sp, #248]
  402c14:	tbnz	w0, #1, 4029a0 <ferror@plt+0x270>
  402c18:	ldr	x1, [sp, #216]
  402c1c:	cbnz	x1, 4029a0 <ferror@plt+0x270>
  402c20:	adrp	x2, 418000 <ferror@plt+0x158d0>
  402c24:	add	x19, x2, #0x348
  402c28:	ldr	x1, [x2, #840]
  402c2c:	add	x6, x1, #0x1
  402c30:	add	x5, x1, #0x2
  402c34:	add	x4, x1, #0x3
  402c38:	add	x3, x1, #0x4
  402c3c:	tbnz	w0, #7, 403340 <ferror@plt+0xc10>
  402c40:	add	x0, x19, #0x8
  402c44:	mov	w11, #0x6                   	// #6
  402c48:	mov	w10, #0x4                   	// #4
  402c4c:	mov	w9, #0x3                   	// #3
  402c50:	add	x8, x1, #0x5
  402c54:	mov	w7, #0x1                   	// #1
  402c58:	str	w11, [x0, x1, lsl #2]
  402c5c:	str	w10, [x0, x6, lsl #2]
  402c60:	str	w9, [x0, x5, lsl #2]
  402c64:	str	wzr, [x0, x4, lsl #2]
  402c68:	str	x8, [x2, #840]
  402c6c:	str	w7, [x0, x3, lsl #2]
  402c70:	cbz	x21, 402c94 <ferror@plt+0x564>
  402c74:	adrp	x4, 403000 <ferror@plt+0x8d0>
  402c78:	mov	x0, x21
  402c7c:	mov	x3, x19
  402c80:	add	x4, x4, #0xbb0
  402c84:	add	x1, x19, #0x8
  402c88:	mov	x2, #0xe                   	// #14
  402c8c:	bl	4055d8 <ferror@plt+0x2ea8>
  402c90:	tbnz	w0, #31, 403438 <ferror@plt+0xd08>
  402c94:	mov	w0, #0x0                   	// #0
  402c98:	stp	x27, x28, [sp, #80]
  402c9c:	bl	4026e0 <scols_init_debug@plt>
  402ca0:	bl	4023b0 <scols_new_table@plt>
  402ca4:	mov	x21, x0
  402ca8:	cbz	x0, 4037a0 <ferror@plt+0x1070>
  402cac:	ldrb	w1, [sp, #248]
  402cb0:	tbnz	w1, #5, 403368 <ferror@plt+0xc38>
  402cb4:	ubfx	x1, x1, #6, #1
  402cb8:	mov	x0, x21
  402cbc:	bl	402220 <scols_table_enable_noheadings@plt>
  402cc0:	ldrsb	w0, [sp, #248]
  402cc4:	tbnz	w0, #31, 403418 <ferror@plt+0xce8>
  402cc8:	ldr	x0, [sp, #96]
  402ccc:	mov	x20, #0x0                   	// #0
  402cd0:	add	x23, x0, #0x28
  402cd4:	ldr	x0, [x19]
  402cd8:	cmp	x20, x0
  402cdc:	b.cs	403108 <ferror@plt+0x9d8>  // b.hs, b.nlast
  402ce0:	sxtw	x0, w20
  402ce4:	bl	403b38 <ferror@plt+0x1408>
  402ce8:	mov	w1, w0
  402cec:	mov	x0, x21
  402cf0:	sbfiz	x1, x1, #5, #32
  402cf4:	add	x3, x23, x1
  402cf8:	ldr	x1, [x23, x1]
  402cfc:	ldr	w2, [x3, #16]
  402d00:	ldr	d0, [x3, #8]
  402d04:	bl	402240 <scols_table_new_column@plt>
  402d08:	mov	x22, x0
  402d0c:	cbz	x0, 40382c <ferror@plt+0x10fc>
  402d10:	ldrb	w0, [sp, #248]
  402d14:	tbnz	w0, #5, 403094 <ferror@plt+0x964>
  402d18:	add	x20, x20, #0x1
  402d1c:	b	402cd4 <ferror@plt+0x5a4>
  402d20:	cmp	w1, #0xb
  402d24:	b.ne	402d40 <ferror@plt+0x610>  // b.any
  402d28:	mov	x2, #0xb280                	// #45696
  402d2c:	add	x0, sp, #0xb0
  402d30:	movk	x2, #0xee6, lsl #16
  402d34:	mov	x1, #0x0                   	// #0
  402d38:	stp	xzr, x2, [sp, #176]
  402d3c:	bl	402570 <nanosleep@plt>
  402d40:	mov	w0, w21
  402d44:	bl	402440 <close@plt>
  402d48:	ldr	x0, [sp, #168]
  402d4c:	bl	402540 <free@plt>
  402d50:	ldrb	w1, [sp, #248]
  402d54:	mov	x0, x20
  402d58:	and	w1, w1, #0x1
  402d5c:	bl	402720 <blkid_do_wipe@plt>
  402d60:	cbnz	w0, 4036f0 <ferror@plt+0xfc0>
  402d64:	ldrb	w0, [sp, #248]
  402d68:	tbnz	w0, #2, 402de4 <ferror@plt+0x6b4>
  402d6c:	ldr	x3, [x19, #8]
  402d70:	mov	w4, #0x5                   	// #5
  402d74:	adrp	x2, 406000 <ferror@plt+0x38d0>
  402d78:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402d7c:	add	x2, x2, #0x700
  402d80:	add	x1, x1, #0x738
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bl	4025e0 <dcngettext@plt>
  402d8c:	ldp	x3, x2, [x19]
  402d90:	ldr	x4, [x19, #32]
  402d94:	ldr	x1, [sp, #192]
  402d98:	bl	402680 <printf@plt>
  402d9c:	ldr	x0, [x19, #8]
  402da0:	cbz	x0, 403004 <ferror@plt+0x8d4>
  402da4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  402da8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402dac:	add	x21, x22, #0x330
  402db0:	add	x22, x0, #0x770
  402db4:	mov	x27, #0x0                   	// #0
  402db8:	ldr	x1, [x19, #16]
  402dbc:	mov	x0, x22
  402dc0:	ldrb	w1, [x1, x27]
  402dc4:	add	x27, x27, #0x1
  402dc8:	bl	402680 <printf@plt>
  402dcc:	ldr	x0, [x19, #8]
  402dd0:	cmp	x27, x0
  402dd4:	b.cc	402f6c <ferror@plt+0x83c>  // b.lo, b.ul, b.last
  402dd8:	ldr	x1, [x21]
  402ddc:	mov	w0, #0xa                   	// #10
  402de0:	bl	402280 <putc@plt>
  402de4:	ldrb	w0, [x19, #64]
  402de8:	tst	x0, #0x2
  402dec:	csinc	w23, w23, wzr, eq  // eq = none
  402df0:	mov	x0, x19
  402df4:	bl	403958 <ferror@plt+0x1228>
  402df8:	mov	x0, x20
  402dfc:	bl	4021d0 <blkid_do_probe@plt>
  402e00:	cbz	w0, 402a28 <ferror@plt+0x2f8>
  402e04:	ldr	x19, [sp, #216]
  402e08:	adrp	x21, 406000 <ferror@plt+0x38d0>
  402e0c:	add	x21, x21, #0x778
  402e10:	cbnz	x19, 402e20 <ferror@plt+0x6f0>
  402e14:	b	402e60 <ferror@plt+0x730>
  402e18:	ldr	x19, [x19, #56]
  402e1c:	cbz	x19, 402e60 <ferror@plt+0x730>
  402e20:	ldrb	w1, [sp, #248]
  402e24:	ldrb	w0, [x19, #64]
  402e28:	and	w1, w1, #0x4
  402e2c:	and	w0, w0, #0x1
  402e30:	orr	w0, w0, w1
  402e34:	cbnz	w0, 402e18 <ferror@plt+0x6e8>
  402e38:	mov	x1, x21
  402e3c:	mov	w2, #0x5                   	// #5
  402e40:	mov	x0, #0x0                   	// #0
  402e44:	bl	402650 <dcgettext@plt>
  402e48:	ldr	x2, [x19]
  402e4c:	ldr	x1, [sp, #192]
  402e50:	bl	402620 <warnx@plt>
  402e54:	ldr	x19, [x19, #56]
  402e58:	cbnz	x19, 402e20 <ferror@plt+0x6f0>
  402e5c:	nop
  402e60:	ldr	w0, [sp, #112]
  402e64:	cbnz	w0, 403064 <ferror@plt+0x934>
  402e68:	mov	x0, x20
  402e6c:	bl	4026c0 <blkid_probe_get_fd@plt>
  402e70:	bl	402330 <fsync@plt>
  402e74:	cbz	w23, 402ea8 <ferror@plt+0x778>
  402e78:	ldr	x0, [sp, #120]
  402e7c:	tbz	w0, #7, 402ea8 <ferror@plt+0x778>
  402e80:	ldr	x0, [sp, #224]
  402e84:	cmp	x0, #0x1
  402e88:	b.ls	403080 <ferror@plt+0x950>  // b.plast
  402e8c:	ldr	x1, [sp, #232]
  402e90:	cbz	x1, 4030dc <ferror@plt+0x9ac>
  402e94:	ldr	x0, [sp, #240]
  402e98:	ldr	x2, [sp, #192]
  402e9c:	add	x3, x0, #0x1
  402ea0:	str	x3, [sp, #240]
  402ea4:	str	x2, [x1, x0, lsl #3]
  402ea8:	mov	x0, x20
  402eac:	bl	4026c0 <blkid_probe_get_fd@plt>
  402eb0:	bl	402440 <close@plt>
  402eb4:	mov	x0, x20
  402eb8:	bl	4025d0 <blkid_free_probe@plt>
  402ebc:	ldr	x0, [sp, #144]
  402ec0:	bl	402540 <free@plt>
  402ec4:	ldr	x1, [sp, #104]
  402ec8:	ldr	x0, [sp, #224]
  402ecc:	ldr	w1, [x1]
  402ed0:	sub	x0, x0, #0x1
  402ed4:	str	x0, [sp, #224]
  402ed8:	cmp	w1, w24
  402edc:	b.lt	4029d0 <ferror@plt+0x2a0>  // b.tstop
  402ee0:	ldp	x27, x28, [sp, #80]
  402ee4:	mov	x20, #0x0                   	// #0
  402ee8:	ldr	x0, [sp, #240]
  402eec:	cbz	x0, 402f2c <ferror@plt+0x7fc>
  402ef0:	ldr	x0, [sp, #232]
  402ef4:	mov	w1, #0x0                   	// #0
  402ef8:	ldr	x21, [x0, x20, lsl #3]
  402efc:	mov	x0, x21
  402f00:	bl	402350 <open@plt>
  402f04:	mov	w19, w0
  402f08:	tbnz	w0, #31, 402f1c <ferror@plt+0x7ec>
  402f0c:	mov	x1, x21
  402f10:	bl	403c90 <ferror@plt+0x1560>
  402f14:	mov	w0, w19
  402f18:	bl	402440 <close@plt>
  402f1c:	ldr	x0, [sp, #240]
  402f20:	add	x20, x20, #0x1
  402f24:	cmp	x0, x20
  402f28:	b.hi	402ef0 <ferror@plt+0x7c0>  // b.pmore
  402f2c:	ldr	x0, [sp, #232]
  402f30:	bl	402540 <free@plt>
  402f34:	mov	w0, #0x0                   	// #0
  402f38:	ldp	x19, x20, [sp, #16]
  402f3c:	ldp	x21, x22, [sp, #32]
  402f40:	ldp	x23, x24, [sp, #48]
  402f44:	ldp	x25, x26, [sp, #64]
  402f48:	ldp	x29, x30, [sp], #256
  402f4c:	ret
  402f50:	ldr	w0, [x27]
  402f54:	cmp	w0, #0x4
  402f58:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  402f5c:	b.ne	402fe0 <ferror@plt+0x8b0>  // b.any
  402f60:	cmp	w0, #0xb
  402f64:	b.ne	402aa8 <ferror@plt+0x378>  // b.any
  402f68:	b	402adc <ferror@plt+0x3ac>
  402f6c:	ldr	x1, [x21]
  402f70:	mov	w0, #0x20                  	// #32
  402f74:	bl	4022a0 <fputc@plt>
  402f78:	ldr	x0, [x19, #8]
  402f7c:	cmp	x27, x0
  402f80:	b.cc	402db8 <ferror@plt+0x688>  // b.lo, b.ul, b.last
  402f84:	b	402dd8 <ferror@plt+0x6a8>
  402f88:	mov	x0, x20
  402f8c:	bl	4023c0 <blkid_probe_is_wholedisk@plt>
  402f90:	cbnz	w0, 402a60 <ferror@plt+0x330>
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	add	x1, x1, #0x648
  402fa4:	bl	402650 <dcgettext@plt>
  402fa8:	mov	w1, #0x1                   	// #1
  402fac:	str	w1, [sp, #112]
  402fb0:	ldr	x2, [x19, #32]
  402fb4:	ldr	x1, [sp, #192]
  402fb8:	bl	402620 <warnx@plt>
  402fbc:	nop
  402fc0:	ldr	x2, [sp, #152]
  402fc4:	cbz	x2, 402df0 <ferror@plt+0x6c0>
  402fc8:	ldr	x1, [sp, #160]
  402fcc:	mov	x0, x20
  402fd0:	bl	402600 <blkid_probe_hide_range@plt>
  402fd4:	mov	x0, x20
  402fd8:	bl	4022e0 <blkid_probe_step_back@plt>
  402fdc:	b	402df0 <ferror@plt+0x6c0>
  402fe0:	mov	w2, #0x5                   	// #5
  402fe4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402fe8:	mov	x0, #0x0                   	// #0
  402fec:	add	x1, x1, #0x6a0
  402ff0:	bl	402650 <dcgettext@plt>
  402ff4:	mov	x1, x0
  402ff8:	ldr	x2, [sp, #168]
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	bl	4026f0 <err@plt>
  403004:	adrp	x21, 418000 <ferror@plt+0x158d0>
  403008:	add	x21, x21, #0x330
  40300c:	b	402dd8 <ferror@plt+0x6a8>
  403010:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403014:	add	x0, x0, #0x5f8
  403018:	bl	4026b0 <getenv@plt>
  40301c:	mov	x21, x0
  403020:	ldr	x1, [sp, #192]
  403024:	cbz	x1, 403764 <ferror@plt+0x1034>
  403028:	mov	x0, x1
  40302c:	bl	402410 <strdup@plt>
  403030:	mov	x19, x0
  403034:	cbz	x0, 403734 <ferror@plt+0x1004>
  403038:	cbz	x21, 4037bc <ferror@plt+0x108c>
  40303c:	bl	402400 <__xpg_basename@plt>
  403040:	mov	x3, x0
  403044:	mov	x2, x21
  403048:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40304c:	add	x1, x1, #0x638
  403050:	add	x0, sp, #0x90
  403054:	bl	403ab0 <ferror@plt+0x1380>
  403058:	mov	x0, x19
  40305c:	bl	402540 <free@plt>
  403060:	b	402a14 <ferror@plt+0x2e4>
  403064:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403068:	add	x1, x1, #0x798
  40306c:	mov	w2, #0x5                   	// #5
  403070:	mov	x0, #0x0                   	// #0
  403074:	bl	402650 <dcgettext@plt>
  403078:	bl	402620 <warnx@plt>
  40307c:	b	402e68 <ferror@plt+0x738>
  403080:	mov	x0, x20
  403084:	bl	4026c0 <blkid_probe_get_fd@plt>
  403088:	ldr	x1, [sp, #192]
  40308c:	bl	403c90 <ferror@plt+0x1560>
  403090:	b	402ea8 <ferror@plt+0x778>
  403094:	mov	x0, x20
  403098:	bl	403b38 <ferror@plt+0x1408>
  40309c:	cmp	w0, #0x2
  4030a0:	b.ne	402d18 <ferror@plt+0x5e8>  // b.any
  4030a4:	mov	x0, x22
  4030a8:	mov	w1, #0x1                   	// #1
  4030ac:	add	x20, x20, #0x1
  4030b0:	bl	402150 <scols_column_set_json_type@plt>
  4030b4:	b	402cd4 <ferror@plt+0x5a4>
  4030b8:	sub	w0, w3, #0x21
  4030bc:	cmp	w0, #0x5d
  4030c0:	b.hi	402928 <ferror@plt+0x1f8>  // b.pmore
  4030c4:	ldr	x0, [x22, #792]
  4030c8:	mov	w2, w3
  4030cc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4030d0:	add	x1, x1, #0xb8
  4030d4:	bl	4026d0 <fprintf@plt>
  4030d8:	b	402928 <ferror@plt+0x1f8>
  4030dc:	mov	x1, #0x8                   	// #8
  4030e0:	bl	4023f0 <calloc@plt>
  4030e4:	cbnz	x0, 4030fc <ferror@plt+0x9cc>
  4030e8:	adrp	x1, 405000 <ferror@plt+0x28d0>
  4030ec:	mov	x2, #0x8                   	// #8
  4030f0:	add	x1, x1, #0xf98
  4030f4:	mov	w0, #0x1                   	// #1
  4030f8:	bl	4026f0 <err@plt>
  4030fc:	mov	x1, x0
  403100:	str	x0, [sp, #232]
  403104:	b	402e94 <ferror@plt+0x764>
  403108:	adrp	x23, 406000 <ferror@plt+0x38d0>
  40310c:	add	x23, x23, #0x5a0
  403110:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403114:	add	x0, x0, #0x328
  403118:	str	x0, [sp, #104]
  40311c:	str	x21, [sp, #208]
  403120:	ldr	x0, [sp, #104]
  403124:	ldr	w1, [x0]
  403128:	cmp	w1, w24
  40312c:	b.ge	403314 <ferror@plt+0xbe4>  // b.tcont
  403130:	ldr	x0, [x25, w1, sxtw #3]
  403134:	add	w2, w1, #0x1
  403138:	ldr	x3, [sp, #104]
  40313c:	mov	w1, #0x0                   	// #0
  403140:	str	x0, [sp, #192]
  403144:	str	w2, [x3]
  403148:	bl	4039c0 <ferror@plt+0x1290>
  40314c:	str	xzr, [sp, #160]
  403150:	mov	x21, x0
  403154:	cbz	x0, 4031b4 <ferror@plt+0xa84>
  403158:	add	x20, sp, #0xd8
  40315c:	nop
  403160:	mov	x0, x21
  403164:	bl	4021d0 <blkid_do_probe@plt>
  403168:	cbnz	w0, 4031c0 <ferror@plt+0xa90>
  40316c:	add	x2, sp, #0xa0
  403170:	add	x5, sp, #0xa8
  403174:	add	x4, sp, #0xb0
  403178:	mov	x3, x21
  40317c:	mov	x1, x20
  403180:	add	x0, sp, #0xc8
  403184:	stp	xzr, xzr, [sp, #168]
  403188:	bl	403f30 <ferror@plt+0x1800>
  40318c:	ldr	x2, [sp, #168]
  403190:	cbz	x2, 403160 <ferror@plt+0xa30>
  403194:	ldr	x1, [sp, #176]
  403198:	mov	x0, x21
  40319c:	bl	402600 <blkid_probe_hide_range@plt>
  4031a0:	mov	x0, x21
  4031a4:	bl	4022e0 <blkid_probe_step_back@plt>
  4031a8:	b	403160 <ferror@plt+0xa30>
  4031ac:	ldr	x20, [x20, #56]
  4031b0:	cbnz	x20, 4031d8 <ferror@plt+0xaa8>
  4031b4:	mov	x0, x21
  4031b8:	bl	403958 <ferror@plt+0x1228>
  4031bc:	b	403120 <ferror@plt+0x9f0>
  4031c0:	mov	x0, x21
  4031c4:	bl	4025d0 <blkid_free_probe@plt>
  4031c8:	ldr	x21, [sp, #160]
  4031cc:	cbz	x21, 4031b4 <ferror@plt+0xa84>
  4031d0:	mov	x20, x21
  4031d4:	nop
  4031d8:	ldr	x0, [sp, #208]
  4031dc:	mov	x1, #0x0                   	// #0
  4031e0:	bl	402420 <scols_table_new_line@plt>
  4031e4:	str	x0, [x19, #64]
  4031e8:	cbz	x0, 403784 <ferror@plt+0x1054>
  4031ec:	ldr	x0, [x19]
  4031f0:	adrp	x22, 406000 <ferror@plt+0x38d0>
  4031f4:	mov	x28, #0x0                   	// #0
  4031f8:	add	x22, x22, #0x5a8
  4031fc:	cbnz	x0, 40324c <ferror@plt+0xb1c>
  403200:	b	4031ac <ferror@plt+0xa7c>
  403204:	cmp	w0, #0x1
  403208:	b.eq	4032f0 <ferror@plt+0xbc0>  // b.none
  40320c:	cmp	w0, #0x2
  403210:	b.ne	4032b4 <ferror@plt+0xb84>  // b.any
  403214:	ldr	x2, [x20, #8]
  403218:	mov	x1, x22
  40321c:	add	x0, sp, #0xb0
  403220:	bl	403ab0 <ferror@plt+0x1380>
  403224:	ldr	x2, [sp, #176]
  403228:	cbz	x2, 40323c <ferror@plt+0xb0c>
  40322c:	ldr	x0, [x19, #64]
  403230:	mov	x1, x28
  403234:	bl	4021c0 <scols_line_refer_data@plt>
  403238:	cbnz	w0, 403744 <ferror@plt+0x1014>
  40323c:	ldr	x0, [x19]
  403240:	add	x28, x28, #0x1
  403244:	cmp	x28, x0
  403248:	b.cs	4031ac <ferror@plt+0xa7c>  // b.hs, b.nlast
  40324c:	mov	x0, x28
  403250:	str	xzr, [sp, #176]
  403254:	bl	403b38 <ferror@plt+0x1408>
  403258:	cmp	w0, #0x3
  40325c:	b.eq	403308 <ferror@plt+0xbd8>  // b.none
  403260:	b.le	403204 <ferror@plt+0xad4>
  403264:	cmp	w0, #0x5
  403268:	b.eq	4032fc <ferror@plt+0xbcc>  // b.none
  40326c:	cmp	w0, #0x6
  403270:	b.ne	4032d4 <ferror@plt+0xba4>  // b.any
  403274:	ldr	x0, [sp, #192]
  403278:	cbz	x0, 40323c <ferror@plt+0xb0c>
  40327c:	bl	402410 <strdup@plt>
  403280:	mov	x27, x0
  403284:	cbz	x0, 403734 <ferror@plt+0x1004>
  403288:	bl	402400 <__xpg_basename@plt>
  40328c:	cbz	x0, 403764 <ferror@plt+0x1034>
  403290:	bl	402410 <strdup@plt>
  403294:	mov	x2, x0
  403298:	cbz	x0, 403734 <ferror@plt+0x1004>
  40329c:	mov	x0, x27
  4032a0:	str	x2, [sp, #112]
  4032a4:	str	x2, [sp, #176]
  4032a8:	bl	402540 <free@plt>
  4032ac:	ldr	x2, [sp, #112]
  4032b0:	b	40322c <ferror@plt+0xafc>
  4032b4:	cbnz	w0, 403848 <ferror@plt+0x1118>
  4032b8:	ldr	x0, [x20, #48]
  4032bc:	cbz	x0, 40323c <ferror@plt+0xb0c>
  4032c0:	bl	402410 <strdup@plt>
  4032c4:	mov	x2, x0
  4032c8:	cbz	x0, 403734 <ferror@plt+0x1004>
  4032cc:	str	x0, [sp, #176]
  4032d0:	b	40322c <ferror@plt+0xafc>
  4032d4:	cmp	w0, #0x4
  4032d8:	b.ne	403848 <ferror@plt+0x1118>  // b.any
  4032dc:	ldr	x2, [x20]
  4032e0:	mov	x1, x23
  4032e4:	add	x0, sp, #0xb0
  4032e8:	bl	403ab0 <ferror@plt+0x1380>
  4032ec:	b	403224 <ferror@plt+0xaf4>
  4032f0:	ldr	x0, [x20, #40]
  4032f4:	cbnz	x0, 4032c0 <ferror@plt+0xb90>
  4032f8:	b	40323c <ferror@plt+0xb0c>
  4032fc:	ldr	x0, [x20, #24]
  403300:	cbnz	x0, 4032c0 <ferror@plt+0xb90>
  403304:	b	40323c <ferror@plt+0xb0c>
  403308:	ldr	x0, [x20, #32]
  40330c:	cbnz	x0, 4032c0 <ferror@plt+0xb90>
  403310:	b	40323c <ferror@plt+0xb0c>
  403314:	ldrb	w0, [sp, #248]
  403318:	and	w0, w0, #0xc0
  40331c:	cmp	w0, #0x80
  403320:	b.eq	403388 <ferror@plt+0xc58>  // b.none
  403324:	ldr	x0, [sp, #208]
  403328:	bl	402610 <scols_print_table@plt>
  40332c:	ldr	x0, [sp, #208]
  403330:	bl	402430 <scols_unref_table@plt>
  403334:	mov	w0, #0x0                   	// #0
  403338:	ldp	x27, x28, [sp, #80]
  40333c:	b	402f38 <ferror@plt+0x808>
  403340:	add	x0, x19, #0x8
  403344:	mov	w8, #0x4                   	// #4
  403348:	mov	w7, #0x1                   	// #1
  40334c:	str	x3, [x2, #840]
  403350:	mov	w2, #0x3                   	// #3
  403354:	str	w8, [x0, x1, lsl #2]
  403358:	str	wzr, [x0, x6, lsl #2]
  40335c:	str	w7, [x0, x5, lsl #2]
  403360:	str	w2, [x0, x4, lsl #2]
  403364:	b	402c70 <ferror@plt+0x540>
  403368:	mov	w1, #0x1                   	// #1
  40336c:	bl	402550 <scols_table_enable_json@plt>
  403370:	mov	x0, x21
  403374:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403378:	add	x1, x1, #0x540
  40337c:	bl	4021f0 <scols_table_set_name@plt>
  403380:	ldrb	w1, [sp, #248]
  403384:	b	402cb4 <ferror@plt+0x584>
  403388:	ldr	x0, [sp, #208]
  40338c:	bl	402480 <scols_table_is_empty@plt>
  403390:	mov	w19, w0
  403394:	cbnz	w0, 403324 <ferror@plt+0xbf4>
  403398:	bl	402630 <scols_new_iter@plt>
  40339c:	mov	x23, x0
  4033a0:	cbz	x0, 4037dc <ferror@plt+0x10ac>
  4033a4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4033a8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4033ac:	add	x24, x22, #0x330
  4033b0:	mov	x2, #0x2                   	// #2
  4033b4:	ldr	x3, [x22, #816]
  4033b8:	mov	x1, #0x1                   	// #1
  4033bc:	add	x0, x0, #0x5f0
  4033c0:	bl	4025c0 <fwrite@plt>
  4033c4:	b	4033dc <ferror@plt+0xcac>
  4033c8:	mov	x21, x24
  4033cc:	ldr	x1, [x21]
  4033d0:	add	w19, w19, #0x1
  4033d4:	mov	x0, x20
  4033d8:	bl	402190 <fputs@plt>
  4033dc:	ldr	x0, [sp, #208]
  4033e0:	add	x2, sp, #0xb0
  4033e4:	mov	x1, x23
  4033e8:	bl	402510 <scols_table_next_column@plt>
  4033ec:	cbnz	w0, 40371c <ferror@plt+0xfec>
  4033f0:	ldr	x0, [sp, #176]
  4033f4:	bl	402230 <scols_column_get_header@plt>
  4033f8:	bl	402530 <scols_cell_get_data@plt>
  4033fc:	mov	x20, x0
  403400:	cbz	w19, 4033c8 <ferror@plt+0xc98>
  403404:	ldr	x1, [x22, #816]
  403408:	add	x21, x22, #0x330
  40340c:	mov	w0, #0x2c                  	// #44
  403410:	bl	4022a0 <fputc@plt>
  403414:	b	4033cc <ferror@plt+0xc9c>
  403418:	mov	x0, x21
  40341c:	mov	w1, #0x1                   	// #1
  403420:	bl	4022b0 <scols_table_enable_raw@plt>
  403424:	mov	x0, x21
  403428:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40342c:	add	x1, x1, #0x550
  403430:	bl	4022c0 <scols_table_set_column_separator@plt>
  403434:	b	402cc8 <ferror@plt+0x598>
  403438:	mov	w0, #0x1                   	// #1
  40343c:	b	402f38 <ferror@plt+0x808>
  403440:	adrp	x22, 418000 <ferror@plt+0x158d0>
  403444:	mov	w2, #0x5                   	// #5
  403448:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40344c:	mov	x0, #0x0                   	// #0
  403450:	add	x1, x1, #0xd8
  403454:	stp	x27, x28, [sp, #80]
  403458:	bl	402650 <dcgettext@plt>
  40345c:	ldr	x1, [x22, #816]
  403460:	add	x21, x22, #0x330
  403464:	ldr	x2, [sp, #96]
  403468:	mov	x19, #0x0                   	// #0
  40346c:	add	x26, x2, #0x28
  403470:	bl	402190 <fputs@plt>
  403474:	mov	w2, #0x5                   	// #5
  403478:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40347c:	mov	x0, #0x0                   	// #0
  403480:	add	x1, x1, #0xe8
  403484:	bl	402650 <dcgettext@plt>
  403488:	adrp	x1, 418000 <ferror@plt+0x158d0>
  40348c:	ldr	x1, [x1, #824]
  403490:	bl	402680 <printf@plt>
  403494:	ldr	x1, [x22, #816]
  403498:	mov	w0, #0xa                   	// #10
  40349c:	bl	4022a0 <fputc@plt>
  4034a0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4034a4:	add	x1, x1, #0x100
  4034a8:	mov	w2, #0x5                   	// #5
  4034ac:	mov	x0, #0x0                   	// #0
  4034b0:	bl	402650 <dcgettext@plt>
  4034b4:	bl	402490 <puts@plt>
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4034c0:	mov	x0, #0x0                   	// #0
  4034c4:	add	x1, x1, #0x120
  4034c8:	bl	402650 <dcgettext@plt>
  4034cc:	ldr	x1, [x22, #816]
  4034d0:	bl	402190 <fputs@plt>
  4034d4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4034d8:	add	x1, x1, #0x130
  4034dc:	mov	w2, #0x5                   	// #5
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	402650 <dcgettext@plt>
  4034e8:	bl	402490 <puts@plt>
  4034ec:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4034f0:	add	x1, x1, #0x170
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	mov	x0, #0x0                   	// #0
  4034fc:	bl	402650 <dcgettext@plt>
  403500:	bl	402490 <puts@plt>
  403504:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403508:	add	x1, x1, #0x1a8
  40350c:	mov	w2, #0x5                   	// #5
  403510:	mov	x0, #0x0                   	// #0
  403514:	bl	402650 <dcgettext@plt>
  403518:	bl	402490 <puts@plt>
  40351c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403520:	add	x1, x1, #0x1d0
  403524:	mov	w2, #0x5                   	// #5
  403528:	mov	x0, #0x0                   	// #0
  40352c:	bl	402650 <dcgettext@plt>
  403530:	bl	402490 <puts@plt>
  403534:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403538:	add	x1, x1, #0x200
  40353c:	mov	w2, #0x5                   	// #5
  403540:	mov	x0, #0x0                   	// #0
  403544:	bl	402650 <dcgettext@plt>
  403548:	bl	402490 <puts@plt>
  40354c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403550:	add	x1, x1, #0x230
  403554:	mov	w2, #0x5                   	// #5
  403558:	mov	x0, #0x0                   	// #0
  40355c:	bl	402650 <dcgettext@plt>
  403560:	bl	402490 <puts@plt>
  403564:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403568:	add	x1, x1, #0x278
  40356c:	mov	w2, #0x5                   	// #5
  403570:	mov	x0, #0x0                   	// #0
  403574:	bl	402650 <dcgettext@plt>
  403578:	bl	402490 <puts@plt>
  40357c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403580:	add	x1, x1, #0x2a8
  403584:	mov	w2, #0x5                   	// #5
  403588:	mov	x0, #0x0                   	// #0
  40358c:	bl	402650 <dcgettext@plt>
  403590:	bl	402490 <puts@plt>
  403594:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403598:	add	x1, x1, #0x2e0
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	bl	402650 <dcgettext@plt>
  4035a8:	bl	402490 <puts@plt>
  4035ac:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035b0:	add	x1, x1, #0x328
  4035b4:	mov	w2, #0x5                   	// #5
  4035b8:	mov	x0, #0x0                   	// #0
  4035bc:	bl	402650 <dcgettext@plt>
  4035c0:	bl	402490 <puts@plt>
  4035c4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035c8:	add	x1, x1, #0x358
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	mov	x0, #0x0                   	// #0
  4035d4:	bl	402650 <dcgettext@plt>
  4035d8:	bl	402490 <puts@plt>
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035e4:	mov	x0, #0x0                   	// #0
  4035e8:	add	x1, x1, #0x3a8
  4035ec:	bl	402650 <dcgettext@plt>
  4035f0:	mov	x20, x0
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035fc:	mov	x0, #0x0                   	// #0
  403600:	add	x1, x1, #0x3c0
  403604:	bl	402650 <dcgettext@plt>
  403608:	mov	x4, x0
  40360c:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403610:	add	x3, x3, #0x3d0
  403614:	mov	x2, x20
  403618:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40361c:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403620:	add	x1, x1, #0x3e0
  403624:	add	x0, x0, #0x3f0
  403628:	bl	402680 <printf@plt>
  40362c:	mov	w2, #0x5                   	// #5
  403630:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403634:	mov	x0, #0x0                   	// #0
  403638:	add	x1, x1, #0x408
  40363c:	bl	402650 <dcgettext@plt>
  403640:	adrp	x20, 406000 <ferror@plt+0x38d0>
  403644:	ldr	x1, [x22, #816]
  403648:	add	x20, x20, #0x428
  40364c:	bl	402190 <fputs@plt>
  403650:	ldr	x1, [x26, #24]
  403654:	mov	w2, #0x5                   	// #5
  403658:	ldr	x23, [x26]
  40365c:	mov	x0, #0x0                   	// #0
  403660:	ldr	x22, [x21]
  403664:	bl	402650 <dcgettext@plt>
  403668:	add	x19, x19, #0x1
  40366c:	mov	x3, x0
  403670:	mov	x2, x23
  403674:	mov	x1, x20
  403678:	mov	x0, x22
  40367c:	bl	4026d0 <fprintf@plt>
  403680:	add	x26, x26, #0x20
  403684:	cmp	x19, #0x7
  403688:	b.ne	403650 <ferror@plt+0xf20>  // b.any
  40368c:	mov	w2, #0x5                   	// #5
  403690:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403694:	mov	x0, #0x0                   	// #0
  403698:	add	x1, x1, #0x438
  40369c:	bl	402650 <dcgettext@plt>
  4036a0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036a4:	add	x1, x1, #0x458
  4036a8:	bl	402680 <printf@plt>
  4036ac:	mov	w0, #0x0                   	// #0
  4036b0:	bl	4021a0 <exit@plt>
  4036b4:	adrp	x0, 418000 <ferror@plt+0x158d0>
  4036b8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036bc:	add	x1, x1, #0x490
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	ldr	x19, [x0, #792]
  4036c8:	stp	x27, x28, [sp, #80]
  4036cc:	mov	x0, #0x0                   	// #0
  4036d0:	bl	402650 <dcgettext@plt>
  4036d4:	mov	x1, x0
  4036d8:	adrp	x2, 418000 <ferror@plt+0x158d0>
  4036dc:	mov	x0, x19
  4036e0:	ldr	x2, [x2, #824]
  4036e4:	bl	4026d0 <fprintf@plt>
  4036e8:	mov	w0, #0x1                   	// #1
  4036ec:	bl	4021a0 <exit@plt>
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036f8:	mov	x0, #0x0                   	// #0
  4036fc:	add	x1, x1, #0x6c8
  403700:	bl	402650 <dcgettext@plt>
  403704:	mov	x1, x0
  403708:	ldr	x4, [x19]
  40370c:	mov	w0, #0x1                   	// #1
  403710:	ldr	x3, [x19, #32]
  403714:	ldr	x2, [sp, #192]
  403718:	bl	4026f0 <err@plt>
  40371c:	ldr	x1, [x22, #816]
  403720:	mov	w0, #0xa                   	// #10
  403724:	bl	4022a0 <fputc@plt>
  403728:	mov	x0, x23
  40372c:	bl	402260 <scols_free_iter@plt>
  403730:	b	403324 <ferror@plt+0xbf4>
  403734:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403738:	mov	w0, #0x1                   	// #1
  40373c:	add	x1, x1, #0x40
  403740:	bl	4026f0 <err@plt>
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40374c:	mov	x0, #0x0                   	// #0
  403750:	add	x1, x1, #0x5b0
  403754:	bl	402650 <dcgettext@plt>
  403758:	mov	x1, x0
  40375c:	mov	w0, #0x1                   	// #1
  403760:	bl	402660 <errx@plt>
  403764:	ldr	x0, [sp, #96]
  403768:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40376c:	mov	w2, #0x4a                  	// #74
  403770:	add	x1, x1, #0x20
  403774:	add	x3, x0, #0x108
  403778:	adrp	x0, 406000 <ferror@plt+0x38d0>
  40377c:	add	x0, x0, #0x38
  403780:	bl	402690 <__assert_fail@plt>
  403784:	mov	w2, #0x5                   	// #5
  403788:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40378c:	add	x1, x1, #0x580
  403790:	bl	402650 <dcgettext@plt>
  403794:	mov	x1, x0
  403798:	mov	w0, #0x1                   	// #1
  40379c:	bl	402660 <errx@plt>
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037a8:	add	x1, x1, #0x520
  4037ac:	bl	402650 <dcgettext@plt>
  4037b0:	mov	x1, x0
  4037b4:	mov	w0, #0x1                   	// #1
  4037b8:	bl	4026f0 <err@plt>
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037c4:	mov	x0, #0x0                   	// #0
  4037c8:	add	x1, x1, #0x600
  4037cc:	bl	402650 <dcgettext@plt>
  4037d0:	mov	x1, x0
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	bl	402660 <errx@plt>
  4037dc:	adrp	x2, 405000 <ferror@plt+0x28d0>
  4037e0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037e4:	add	x2, x2, #0xee8
  4037e8:	add	x1, x1, #0x5d0
  4037ec:	mov	w3, #0xc5                  	// #197
  4037f0:	mov	w0, #0x1                   	// #1
  4037f4:	bl	4026f0 <err@plt>
  4037f8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037fc:	add	x1, x1, #0x4d0
  403800:	mov	w2, #0x5                   	// #5
  403804:	mov	x0, #0x0                   	// #0
  403808:	stp	x27, x28, [sp, #80]
  40380c:	bl	402650 <dcgettext@plt>
  403810:	bl	402620 <warnx@plt>
  403814:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403818:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40381c:	mov	w2, #0x5                   	// #5
  403820:	add	x1, x1, #0x490
  403824:	ldr	x19, [x0, #792]
  403828:	b	4036cc <ferror@plt+0xf9c>
  40382c:	mov	w2, #0x5                   	// #5
  403830:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403834:	add	x1, x1, #0x558
  403838:	bl	402650 <dcgettext@plt>
  40383c:	mov	x1, x0
  403840:	mov	w0, #0x1                   	// #1
  403844:	bl	4026f0 <err@plt>
  403848:	bl	402470 <abort@plt>
  40384c:	mov	x29, #0x0                   	// #0
  403850:	mov	x30, #0x0                   	// #0
  403854:	mov	x5, x0
  403858:	ldr	x1, [sp]
  40385c:	add	x2, sp, #0x8
  403860:	mov	x6, sp
  403864:	movz	x0, #0x0, lsl #48
  403868:	movk	x0, #0x0, lsl #32
  40386c:	movk	x0, #0x40, lsl #16
  403870:	movk	x0, #0x2740
  403874:	movz	x3, #0x0, lsl #48
  403878:	movk	x3, #0x0, lsl #32
  40387c:	movk	x3, #0x40, lsl #16
  403880:	movk	x3, #0x5de0
  403884:	movz	x4, #0x0, lsl #48
  403888:	movk	x4, #0x0, lsl #32
  40388c:	movk	x4, #0x40, lsl #16
  403890:	movk	x4, #0x5e60
  403894:	bl	402390 <__libc_start_main@plt>
  403898:	bl	402470 <abort@plt>
  40389c:	adrp	x0, 417000 <ferror@plt+0x148d0>
  4038a0:	ldr	x0, [x0, #4064]
  4038a4:	cbz	x0, 4038ac <ferror@plt+0x117c>
  4038a8:	b	402450 <__gmon_start__@plt>
  4038ac:	ret
  4038b0:	adrp	x0, 418000 <ferror@plt+0x158d0>
  4038b4:	add	x0, x0, #0x318
  4038b8:	adrp	x1, 418000 <ferror@plt+0x158d0>
  4038bc:	add	x1, x1, #0x318
  4038c0:	cmp	x1, x0
  4038c4:	b.eq	4038dc <ferror@plt+0x11ac>  // b.none
  4038c8:	adrp	x1, 405000 <ferror@plt+0x28d0>
  4038cc:	ldr	x1, [x1, #3728]
  4038d0:	cbz	x1, 4038dc <ferror@plt+0x11ac>
  4038d4:	mov	x16, x1
  4038d8:	br	x16
  4038dc:	ret
  4038e0:	adrp	x0, 418000 <ferror@plt+0x158d0>
  4038e4:	add	x0, x0, #0x318
  4038e8:	adrp	x1, 418000 <ferror@plt+0x158d0>
  4038ec:	add	x1, x1, #0x318
  4038f0:	sub	x1, x1, x0
  4038f4:	lsr	x2, x1, #63
  4038f8:	add	x1, x2, x1, asr #3
  4038fc:	cmp	xzr, x1, asr #1
  403900:	asr	x1, x1, #1
  403904:	b.eq	40391c <ferror@plt+0x11ec>  // b.none
  403908:	adrp	x2, 405000 <ferror@plt+0x28d0>
  40390c:	ldr	x2, [x2, #3736]
  403910:	cbz	x2, 40391c <ferror@plt+0x11ec>
  403914:	mov	x16, x2
  403918:	br	x16
  40391c:	ret
  403920:	stp	x29, x30, [sp, #-32]!
  403924:	mov	x29, sp
  403928:	str	x19, [sp, #16]
  40392c:	adrp	x19, 418000 <ferror@plt+0x158d0>
  403930:	ldrb	w0, [x19, #832]
  403934:	cbnz	w0, 403944 <ferror@plt+0x1214>
  403938:	bl	4038b0 <ferror@plt+0x1180>
  40393c:	mov	w0, #0x1                   	// #1
  403940:	strb	w0, [x19, #832]
  403944:	ldr	x19, [sp, #16]
  403948:	ldp	x29, x30, [sp], #32
  40394c:	ret
  403950:	b	4038e0 <ferror@plt+0x11b0>
  403954:	nop
  403958:	cbz	x0, 4039b8 <ferror@plt+0x1288>
  40395c:	stp	x29, x30, [sp, #-32]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	mov	x20, x0
  40396c:	nop
  403970:	mov	x19, x20
  403974:	ldr	x0, [x20, #24]
  403978:	ldr	x20, [x20, #56]
  40397c:	bl	402540 <free@plt>
  403980:	ldr	x0, [x19, #32]
  403984:	bl	402540 <free@plt>
  403988:	ldr	x0, [x19, #16]
  40398c:	bl	402540 <free@plt>
  403990:	ldr	x0, [x19, #40]
  403994:	bl	402540 <free@plt>
  403998:	ldr	x0, [x19, #48]
  40399c:	bl	402540 <free@plt>
  4039a0:	mov	x0, x19
  4039a4:	bl	402540 <free@plt>
  4039a8:	cbnz	x20, 403970 <ferror@plt+0x1240>
  4039ac:	ldp	x19, x20, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	ret
  4039bc:	nop
  4039c0:	stp	x29, x30, [sp, #-48]!
  4039c4:	mov	x29, sp
  4039c8:	stp	x19, x20, [sp, #16]
  4039cc:	cbz	x0, 403a60 <ferror@plt+0x1330>
  4039d0:	mov	x20, x0
  4039d4:	cbz	w1, 403a14 <ferror@plt+0x12e4>
  4039d8:	orr	w1, w1, #0x800
  4039dc:	str	x21, [sp, #32]
  4039e0:	bl	402350 <open@plt>
  4039e4:	mov	w21, w0
  4039e8:	tbnz	w0, #31, 403a68 <ferror@plt+0x1338>
  4039ec:	bl	402520 <blkid_new_probe@plt>
  4039f0:	mov	x19, x0
  4039f4:	cbz	x0, 403aa0 <ferror@plt+0x1370>
  4039f8:	mov	w1, w21
  4039fc:	mov	x3, #0x0                   	// #0
  403a00:	mov	x2, #0x0                   	// #0
  403a04:	bl	402320 <blkid_probe_set_device@plt>
  403a08:	cbnz	w0, 403aa0 <ferror@plt+0x1370>
  403a0c:	ldr	x21, [sp, #32]
  403a10:	b	403a20 <ferror@plt+0x12f0>
  403a14:	bl	402250 <blkid_new_probe_from_filename@plt>
  403a18:	mov	x19, x0
  403a1c:	cbz	x0, 403a6c <ferror@plt+0x133c>
  403a20:	mov	w1, #0x1                   	// #1
  403a24:	mov	x0, x19
  403a28:	bl	402270 <blkid_probe_enable_superblocks@plt>
  403a2c:	mov	w1, #0x6aa                 	// #1706
  403a30:	mov	x0, x19
  403a34:	bl	4023d0 <blkid_probe_set_superblocks_flags@plt>
  403a38:	mov	w1, #0x1                   	// #1
  403a3c:	mov	x0, x19
  403a40:	bl	4022d0 <blkid_probe_enable_partitions@plt>
  403a44:	mov	x0, x19
  403a48:	mov	w1, #0xa                   	// #10
  403a4c:	bl	4024f0 <blkid_probe_set_partitions_flags@plt>
  403a50:	mov	x0, x19
  403a54:	ldp	x19, x20, [sp, #16]
  403a58:	ldp	x29, x30, [sp], #48
  403a5c:	ret
  403a60:	mov	x19, #0x0                   	// #0
  403a64:	b	403a50 <ferror@plt+0x1320>
  403a68:	ldr	x21, [sp, #32]
  403a6c:	mov	x19, #0x0                   	// #0
  403a70:	str	x21, [sp, #32]
  403a74:	mov	x0, x19
  403a78:	bl	4025d0 <blkid_free_probe@plt>
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403a84:	mov	x0, #0x0                   	// #0
  403a88:	add	x1, x1, #0xea0
  403a8c:	bl	402650 <dcgettext@plt>
  403a90:	mov	x1, x0
  403a94:	mov	x2, x20
  403a98:	mov	w0, #0x1                   	// #1
  403a9c:	bl	4026f0 <err@plt>
  403aa0:	mov	w0, w21
  403aa4:	bl	402440 <close@plt>
  403aa8:	b	403a74 <ferror@plt+0x1344>
  403aac:	nop
  403ab0:	stp	x29, x30, [sp, #-256]!
  403ab4:	mov	w9, #0xffffffd0            	// #-48
  403ab8:	mov	w8, #0xffffff80            	// #-128
  403abc:	mov	x29, sp
  403ac0:	add	x10, sp, #0xd0
  403ac4:	add	x11, sp, #0x100
  403ac8:	stp	x11, x11, [sp, #48]
  403acc:	str	x10, [sp, #64]
  403ad0:	stp	w9, w8, [sp, #72]
  403ad4:	ldp	x10, x11, [sp, #48]
  403ad8:	stp	x10, x11, [sp, #16]
  403adc:	ldp	x8, x9, [sp, #64]
  403ae0:	stp	x8, x9, [sp, #32]
  403ae4:	str	q0, [sp, #80]
  403ae8:	str	q1, [sp, #96]
  403aec:	str	q2, [sp, #112]
  403af0:	str	q3, [sp, #128]
  403af4:	str	q4, [sp, #144]
  403af8:	str	q5, [sp, #160]
  403afc:	str	q6, [sp, #176]
  403b00:	str	q7, [sp, #192]
  403b04:	stp	x2, x3, [sp, #208]
  403b08:	add	x2, sp, #0x10
  403b0c:	stp	x4, x5, [sp, #224]
  403b10:	stp	x6, x7, [sp, #240]
  403b14:	bl	402580 <vasprintf@plt>
  403b18:	tbnz	w0, #31, 403b24 <ferror@plt+0x13f4>
  403b1c:	ldp	x29, x30, [sp], #256
  403b20:	ret
  403b24:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403b28:	mov	w0, #0x1                   	// #1
  403b2c:	add	x1, x1, #0xed0
  403b30:	bl	4026f0 <err@plt>
  403b34:	nop
  403b38:	stp	x29, x30, [sp, #-16]!
  403b3c:	adrp	x2, 418000 <ferror@plt+0x158d0>
  403b40:	add	x1, x2, #0x348
  403b44:	mov	x29, sp
  403b48:	ldr	x2, [x2, #840]
  403b4c:	cmp	x2, x0
  403b50:	b.ls	403b6c <ferror@plt+0x143c>  // b.plast
  403b54:	add	x1, x1, #0x8
  403b58:	ldr	w0, [x1, x0, lsl #2]
  403b5c:	cmp	w0, #0x6
  403b60:	b.gt	403b8c <ferror@plt+0x145c>
  403b64:	ldp	x29, x30, [sp], #16
  403b68:	ret
  403b6c:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403b70:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403b74:	adrp	x0, 405000 <ferror@plt+0x28d0>
  403b78:	add	x3, x3, #0x8e8
  403b7c:	add	x1, x1, #0xee8
  403b80:	add	x0, x0, #0xf00
  403b84:	mov	w2, #0x89                  	// #137
  403b88:	bl	402690 <__assert_fail@plt>
  403b8c:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403b90:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403b94:	adrp	x0, 405000 <ferror@plt+0x28d0>
  403b98:	add	x3, x3, #0x8e8
  403b9c:	add	x1, x1, #0xee8
  403ba0:	add	x0, x0, #0xf10
  403ba4:	mov	w2, #0x8a                  	// #138
  403ba8:	bl	402690 <__assert_fail@plt>
  403bac:	nop
  403bb0:	stp	x29, x30, [sp, #-64]!
  403bb4:	mov	x29, sp
  403bb8:	stp	x19, x20, [sp, #16]
  403bbc:	stp	x21, x22, [sp, #32]
  403bc0:	str	x23, [sp, #48]
  403bc4:	cbz	x0, 403c68 <ferror@plt+0x1538>
  403bc8:	adrp	x23, 406000 <ferror@plt+0x38d0>
  403bcc:	add	x23, x23, #0x8e8
  403bd0:	adrp	x20, 405000 <ferror@plt+0x28d0>
  403bd4:	mov	x22, x0
  403bd8:	mov	x21, x1
  403bdc:	add	x23, x23, #0x28
  403be0:	add	x20, x20, #0xf38
  403be4:	mov	x19, #0x0                   	// #0
  403be8:	b	403bf4 <ferror@plt+0x14c4>
  403bec:	lsl	x0, x19, #5
  403bf0:	ldr	x20, [x0, x23]
  403bf4:	mov	x2, x21
  403bf8:	mov	x1, x20
  403bfc:	mov	x0, x22
  403c00:	bl	402560 <strncasecmp@plt>
  403c04:	cbnz	w0, 403c10 <ferror@plt+0x14e0>
  403c08:	ldrsb	w0, [x20, x21]
  403c0c:	cbz	w0, 403c50 <ferror@plt+0x1520>
  403c10:	add	x19, x19, #0x1
  403c14:	cmp	x19, #0x7
  403c18:	b.ne	403bec <ferror@plt+0x14bc>  // b.any
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403c24:	mov	x0, #0x0                   	// #0
  403c28:	add	x1, x1, #0xf48
  403c2c:	bl	402650 <dcgettext@plt>
  403c30:	mov	x1, x22
  403c34:	bl	402620 <warnx@plt>
  403c38:	mov	w0, #0xffffffff            	// #-1
  403c3c:	ldp	x19, x20, [sp, #16]
  403c40:	ldp	x21, x22, [sp, #32]
  403c44:	ldr	x23, [sp, #48]
  403c48:	ldp	x29, x30, [sp], #64
  403c4c:	ret
  403c50:	mov	w0, w19
  403c54:	ldp	x19, x20, [sp, #16]
  403c58:	ldp	x21, x22, [sp, #32]
  403c5c:	ldr	x23, [sp, #48]
  403c60:	ldp	x29, x30, [sp], #64
  403c64:	ret
  403c68:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403c6c:	add	x3, x3, #0x8e8
  403c70:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403c74:	adrp	x0, 405000 <ferror@plt+0x28d0>
  403c78:	add	x3, x3, #0x10
  403c7c:	add	x1, x1, #0xee8
  403c80:	add	x0, x0, #0xf40
  403c84:	mov	w2, #0x7c                  	// #124
  403c88:	bl	402690 <__assert_fail@plt>
  403c8c:	nop
  403c90:	stp	x29, x30, [sp, #-208]!
  403c94:	mov	x29, sp
  403c98:	add	x2, sp, #0x50
  403c9c:	stp	x19, x20, [sp, #16]
  403ca0:	mov	w19, w0
  403ca4:	stp	x21, x22, [sp, #32]
  403ca8:	mov	x22, x1
  403cac:	mov	w1, w0
  403cb0:	mov	w0, #0x0                   	// #0
  403cb4:	bl	402640 <__fxstat@plt>
  403cb8:	cbnz	w0, 403d38 <ferror@plt+0x1608>
  403cbc:	ldr	w0, [sp, #96]
  403cc0:	and	w0, w0, #0xf000
  403cc4:	cmp	w0, #0x6, lsl #12
  403cc8:	b.ne	403d38 <ferror@plt+0x1608>  // b.any
  403ccc:	str	x23, [sp, #48]
  403cd0:	mov	x23, #0x7840                	// #30784
  403cd4:	bl	4026a0 <__errno_location@plt>
  403cd8:	mov	x21, x0
  403cdc:	mov	w20, #0x5                   	// #5
  403ce0:	movk	x23, #0x17d, lsl #16
  403ce4:	mov	x1, #0x0                   	// #0
  403ce8:	add	x0, sp, #0x40
  403cec:	stp	xzr, x23, [sp, #64]
  403cf0:	bl	402570 <nanosleep@plt>
  403cf4:	mov	w0, w19
  403cf8:	str	wzr, [x21]
  403cfc:	mov	x1, #0x125f                	// #4703
  403d00:	bl	402700 <ioctl@plt>
  403d04:	ldr	w0, [x21]
  403d08:	cmp	w0, #0x10
  403d0c:	b.ne	403d18 <ferror@plt+0x15e8>  // b.any
  403d10:	subs	w20, w20, #0x1
  403d14:	b.ne	403ce4 <ferror@plt+0x15b4>  // b.any
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403d20:	mov	x0, #0x0                   	// #0
  403d24:	add	x1, x1, #0xf60
  403d28:	bl	402650 <dcgettext@plt>
  403d2c:	mov	x1, x22
  403d30:	bl	402680 <printf@plt>
  403d34:	ldr	x23, [sp, #48]
  403d38:	ldp	x19, x20, [sp, #16]
  403d3c:	ldp	x21, x22, [sp, #32]
  403d40:	ldp	x29, x30, [sp], #208
  403d44:	ret
  403d48:	stp	x29, x30, [sp, #-48]!
  403d4c:	mov	x29, sp
  403d50:	stp	x19, x20, [sp, #16]
  403d54:	mov	x20, x1
  403d58:	str	x21, [sp, #32]
  403d5c:	cbz	x0, 403de8 <ferror@plt+0x16b8>
  403d60:	ldr	x19, [x0]
  403d64:	mov	x21, x0
  403d68:	cbnz	x19, 403d7c <ferror@plt+0x164c>
  403d6c:	b	403e08 <ferror@plt+0x16d8>
  403d70:	ldr	x2, [x19, #56]
  403d74:	cbz	x2, 403d9c <ferror@plt+0x166c>
  403d78:	mov	x19, x2
  403d7c:	ldr	x2, [x19]
  403d80:	cmp	x2, x20
  403d84:	b.ne	403d70 <ferror@plt+0x1640>  // b.any
  403d88:	mov	x0, x19
  403d8c:	ldp	x19, x20, [sp, #16]
  403d90:	ldr	x21, [sp, #32]
  403d94:	ldp	x29, x30, [sp], #48
  403d98:	ret
  403d9c:	mov	x1, #0x48                  	// #72
  403da0:	mov	x0, #0x1                   	// #1
  403da4:	bl	4023f0 <calloc@plt>
  403da8:	mov	x1, x0
  403dac:	cbnz	x0, 403dc4 <ferror@plt+0x1694>
  403db0:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403db4:	mov	x2, #0x48                  	// #72
  403db8:	add	x1, x1, #0xf98
  403dbc:	mov	w0, #0x1                   	// #1
  403dc0:	bl	4026f0 <err@plt>
  403dc4:	str	x20, [x0]
  403dc8:	str	xzr, [x0, #56]
  403dcc:	str	x0, [x19, #56]
  403dd0:	mov	x19, x0
  403dd4:	ldr	x2, [x21]
  403dd8:	cbnz	x2, 403d88 <ferror@plt+0x1658>
  403ddc:	mov	x19, x1
  403de0:	str	x1, [x21]
  403de4:	b	403d88 <ferror@plt+0x1658>
  403de8:	mov	x1, #0x48                  	// #72
  403dec:	mov	x0, #0x1                   	// #1
  403df0:	bl	4023f0 <calloc@plt>
  403df4:	mov	x19, x0
  403df8:	cbz	x0, 403db0 <ferror@plt+0x1680>
  403dfc:	str	x20, [x19]
  403e00:	str	xzr, [x19, #56]
  403e04:	b	403d88 <ferror@plt+0x1658>
  403e08:	mov	x1, #0x48                  	// #72
  403e0c:	mov	x0, #0x1                   	// #1
  403e10:	bl	4023f0 <calloc@plt>
  403e14:	mov	x1, x0
  403e18:	cbz	x0, 403db0 <ferror@plt+0x1680>
  403e1c:	str	x20, [x0]
  403e20:	str	xzr, [x0, #56]
  403e24:	b	403ddc <ferror@plt+0x16ac>
  403e28:	stp	x29, x30, [sp, #-32]!
  403e2c:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403e30:	mov	x29, sp
  403e34:	stp	x19, x20, [sp, #16]
  403e38:	ldr	x20, [x0, #816]
  403e3c:	bl	4026a0 <__errno_location@plt>
  403e40:	mov	x19, x0
  403e44:	mov	x0, x20
  403e48:	str	wzr, [x19]
  403e4c:	bl	402730 <ferror@plt>
  403e50:	cbz	w0, 403ef0 <ferror@plt+0x17c0>
  403e54:	ldr	w0, [x19]
  403e58:	cmp	w0, #0x9
  403e5c:	b.ne	403ea0 <ferror@plt+0x1770>  // b.any
  403e60:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403e64:	ldr	x20, [x0, #792]
  403e68:	str	wzr, [x19]
  403e6c:	mov	x0, x20
  403e70:	bl	402730 <ferror@plt>
  403e74:	cbnz	w0, 403e88 <ferror@plt+0x1758>
  403e78:	mov	x0, x20
  403e7c:	bl	4025f0 <fflush@plt>
  403e80:	cbz	w0, 403ed0 <ferror@plt+0x17a0>
  403e84:	nop
  403e88:	ldr	w0, [x19]
  403e8c:	cmp	w0, #0x9
  403e90:	b.ne	403ec8 <ferror@plt+0x1798>  // b.any
  403e94:	ldp	x19, x20, [sp, #16]
  403e98:	ldp	x29, x30, [sp], #32
  403e9c:	ret
  403ea0:	cmp	w0, #0x20
  403ea4:	b.eq	403e60 <ferror@plt+0x1730>  // b.none
  403ea8:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403eac:	mov	w2, #0x5                   	// #5
  403eb0:	add	x1, x1, #0xfb8
  403eb4:	cbz	w0, 403f1c <ferror@plt+0x17ec>
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	bl	402650 <dcgettext@plt>
  403ec0:	bl	4024d0 <warn@plt>
  403ec4:	nop
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	bl	402160 <_exit@plt>
  403ed0:	mov	x0, x20
  403ed4:	bl	402310 <fileno@plt>
  403ed8:	tbnz	w0, #31, 403e88 <ferror@plt+0x1758>
  403edc:	bl	4021b0 <dup@plt>
  403ee0:	tbnz	w0, #31, 403e88 <ferror@plt+0x1758>
  403ee4:	bl	402440 <close@plt>
  403ee8:	cbz	w0, 403e94 <ferror@plt+0x1764>
  403eec:	b	403e88 <ferror@plt+0x1758>
  403ef0:	mov	x0, x20
  403ef4:	bl	4025f0 <fflush@plt>
  403ef8:	cbnz	w0, 403e54 <ferror@plt+0x1724>
  403efc:	mov	x0, x20
  403f00:	bl	402310 <fileno@plt>
  403f04:	tbnz	w0, #31, 403e54 <ferror@plt+0x1724>
  403f08:	bl	4021b0 <dup@plt>
  403f0c:	tbnz	w0, #31, 403e54 <ferror@plt+0x1724>
  403f10:	bl	402440 <close@plt>
  403f14:	cbz	w0, 403e60 <ferror@plt+0x1730>
  403f18:	b	403e54 <ferror@plt+0x1724>
  403f1c:	mov	x0, #0x0                   	// #0
  403f20:	bl	402650 <dcgettext@plt>
  403f24:	bl	402620 <warnx@plt>
  403f28:	b	403ec8 <ferror@plt+0x1798>
  403f2c:	nop
  403f30:	stp	x29, x30, [sp, #-128]!
  403f34:	mov	x29, sp
  403f38:	str	xzr, [x5]
  403f3c:	stp	x19, x20, [sp, #16]
  403f40:	mov	x20, x3
  403f44:	mov	x19, x4
  403f48:	stp	x21, x22, [sp, #32]
  403f4c:	mov	x22, x5
  403f50:	stp	x23, x24, [sp, #48]
  403f54:	mov	x23, x0
  403f58:	mov	x24, x2
  403f5c:	mov	x0, x3
  403f60:	add	x2, sp, #0x60
  403f64:	mov	x3, #0x0                   	// #0
  403f68:	str	x25, [sp, #64]
  403f6c:	mov	x25, x1
  403f70:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403f74:	add	x1, x1, #0xfc8
  403f78:	str	xzr, [sp, #120]
  403f7c:	bl	402200 <blkid_probe_lookup_value@plt>
  403f80:	cbnz	w0, 40412c <ferror@plt+0x19fc>
  403f84:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403f88:	add	x2, sp, #0x58
  403f8c:	add	x1, x1, #0xfd0
  403f90:	mov	x0, x20
  403f94:	mov	x3, #0x0                   	// #0
  403f98:	bl	402200 <blkid_probe_lookup_value@plt>
  403f9c:	cbz	w0, 403fc0 <ferror@plt+0x1890>
  403fa0:	mov	x19, #0x0                   	// #0
  403fa4:	mov	x0, x19
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldp	x21, x22, [sp, #32]
  403fb0:	ldp	x23, x24, [sp, #48]
  403fb4:	ldr	x25, [sp, #64]
  403fb8:	ldp	x29, x30, [sp], #128
  403fbc:	ret
  403fc0:	mov	x3, x22
  403fc4:	add	x2, sp, #0x68
  403fc8:	mov	x0, x20
  403fcc:	adrp	x1, 405000 <ferror@plt+0x28d0>
  403fd0:	add	x1, x1, #0xfe0
  403fd4:	bl	402200 <blkid_probe_lookup_value@plt>
  403fd8:	mov	w21, w0
  403fdc:	cbnz	w0, 403fa0 <ferror@plt+0x1870>
  403fe0:	ldr	x0, [sp, #88]
  403fe4:	mov	x1, #0x0                   	// #0
  403fe8:	mov	w2, #0xa                   	// #10
  403fec:	bl	4021e0 <strtoll@plt>
  403ff0:	ldr	x1, [x23]
  403ff4:	str	x0, [x19]
  403ff8:	cbz	x1, 40400c <ferror@plt+0x18dc>
  403ffc:	ldr	x0, [sp, #96]
  404000:	bl	404218 <ferror@plt+0x1ae8>
  404004:	cbz	w0, 403fa0 <ferror@plt+0x1870>
  404008:	ldr	x0, [x19]
  40400c:	ldr	x6, [x25]
  404010:	cbz	x6, 404044 <ferror@plt+0x1914>
  404014:	ldr	x7, [x6]
  404018:	cmp	x7, x0
  40401c:	b.eq	404034 <ferror@plt+0x1904>  // b.none
  404020:	ldr	x6, [x6, #56]
  404024:	cbz	x6, 403fa0 <ferror@plt+0x1870>
  404028:	ldr	x7, [x6]
  40402c:	cmp	x7, x0
  404030:	b.ne	404020 <ferror@plt+0x18f0>  // b.any
  404034:	ldrb	w0, [x6, #64]
  404038:	orr	w0, w0, #0x1
  40403c:	strb	w0, [x6, #64]
  404040:	ldr	x0, [x19]
  404044:	mov	x1, x0
  404048:	mov	x0, x24
  40404c:	bl	403d48 <ferror@plt+0x1618>
  404050:	mov	x19, x0
  404054:	cbz	x0, 403fa0 <ferror@plt+0x1870>
  404058:	ldr	x0, [sp, #120]
  40405c:	cbz	x0, 4041ac <ferror@plt+0x1a7c>
  404060:	bl	402410 <strdup@plt>
  404064:	cbz	x0, 4041f4 <ferror@plt+0x1ac4>
  404068:	str	x0, [x19, #24]
  40406c:	ldr	x0, [sp, #96]
  404070:	cbz	x0, 4041d0 <ferror@plt+0x1aa0>
  404074:	bl	402410 <strdup@plt>
  404078:	cbz	x0, 4041f4 <ferror@plt+0x1ac4>
  40407c:	ldrb	w1, [x19, #64]
  404080:	ubfiz	w21, w21, #1, #1
  404084:	orr	w21, w21, #0x1
  404088:	str	x0, [x19, #32]
  40408c:	and	w0, w1, #0xfffffffc
  404090:	orr	w0, w21, w0
  404094:	strb	w0, [x19, #64]
  404098:	ldr	x21, [x22]
  40409c:	mov	x0, x21
  4040a0:	bl	402340 <malloc@plt>
  4040a4:	cmp	x0, #0x0
  4040a8:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  4040ac:	b.ne	404204 <ferror@plt+0x1ad4>  // b.any
  4040b0:	ldr	x1, [sp, #104]
  4040b4:	str	x0, [x19, #16]
  4040b8:	mov	x2, x21
  4040bc:	bl	402140 <memcpy@plt>
  4040c0:	str	x21, [x19, #8]
  4040c4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4040c8:	add	x2, sp, #0x70
  4040cc:	add	x1, x1, #0x58
  4040d0:	mov	x0, x20
  4040d4:	mov	x3, #0x0                   	// #0
  4040d8:	bl	402200 <blkid_probe_lookup_value@plt>
  4040dc:	cbz	w0, 404194 <ferror@plt+0x1a64>
  4040e0:	adrp	x1, 405000 <ferror@plt+0x28d0>
  4040e4:	add	x2, sp, #0x70
  4040e8:	mov	x0, x20
  4040ec:	add	x1, x1, #0xf38
  4040f0:	mov	x3, #0x0                   	// #0
  4040f4:	bl	402200 <blkid_probe_lookup_value@plt>
  4040f8:	cbnz	w0, 403fa4 <ferror@plt+0x1874>
  4040fc:	ldr	x0, [sp, #112]
  404100:	cbz	x0, 4041d0 <ferror@plt+0x1aa0>
  404104:	bl	402410 <strdup@plt>
  404108:	cbz	x0, 4041f4 <ferror@plt+0x1ac4>
  40410c:	str	x0, [x19, #48]
  404110:	mov	x0, x19
  404114:	ldp	x19, x20, [sp, #16]
  404118:	ldp	x21, x22, [sp, #32]
  40411c:	ldp	x23, x24, [sp, #48]
  404120:	ldr	x25, [sp, #64]
  404124:	ldp	x29, x30, [sp], #128
  404128:	ret
  40412c:	adrp	x1, 405000 <ferror@plt+0x28d0>
  404130:	add	x2, sp, #0x60
  404134:	add	x1, x1, #0xfe8
  404138:	mov	x0, x20
  40413c:	mov	x3, #0x0                   	// #0
  404140:	bl	402200 <blkid_probe_lookup_value@plt>
  404144:	cbnz	w0, 403fa0 <ferror@plt+0x1870>
  404148:	adrp	x1, 405000 <ferror@plt+0x28d0>
  40414c:	add	x2, sp, #0x58
  404150:	add	x1, x1, #0xff0
  404154:	mov	x0, x20
  404158:	mov	x3, #0x0                   	// #0
  40415c:	bl	402200 <blkid_probe_lookup_value@plt>
  404160:	cbnz	w0, 403fa0 <ferror@plt+0x1870>
  404164:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404168:	mov	x3, x22
  40416c:	add	x1, x1, #0x0
  404170:	add	x2, sp, #0x68
  404174:	mov	x0, x20
  404178:	bl	402200 <blkid_probe_lookup_value@plt>
  40417c:	cbnz	w0, 403fa0 <ferror@plt+0x1870>
  404180:	adrp	x0, 406000 <ferror@plt+0x38d0>
  404184:	mov	w21, #0x1                   	// #1
  404188:	add	x0, x0, #0x8
  40418c:	str	x0, [sp, #120]
  404190:	b	403fe0 <ferror@plt+0x18b0>
  404194:	ldr	x0, [sp, #112]
  404198:	cbz	x0, 4041d0 <ferror@plt+0x1aa0>
  40419c:	bl	402410 <strdup@plt>
  4041a0:	cbz	x0, 4041f4 <ferror@plt+0x1ac4>
  4041a4:	str	x0, [x19, #40]
  4041a8:	b	4040e0 <ferror@plt+0x19b0>
  4041ac:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4041b0:	add	x2, sp, #0x78
  4041b4:	add	x1, x1, #0x18
  4041b8:	mov	x0, x20
  4041bc:	mov	x3, #0x0                   	// #0
  4041c0:	bl	402200 <blkid_probe_lookup_value@plt>
  4041c4:	cbnz	w0, 40406c <ferror@plt+0x193c>
  4041c8:	ldr	x0, [sp, #120]
  4041cc:	cbnz	x0, 404060 <ferror@plt+0x1930>
  4041d0:	adrp	x3, 406000 <ferror@plt+0x38d0>
  4041d4:	add	x3, x3, #0x8e8
  4041d8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4041dc:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4041e0:	add	x3, x3, #0x108
  4041e4:	add	x1, x1, #0x20
  4041e8:	add	x0, x0, #0x38
  4041ec:	mov	w2, #0x4a                  	// #74
  4041f0:	bl	402690 <__assert_fail@plt>
  4041f4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4041f8:	mov	w0, #0x1                   	// #1
  4041fc:	add	x1, x1, #0x40
  404200:	bl	4026f0 <err@plt>
  404204:	adrp	x1, 405000 <ferror@plt+0x28d0>
  404208:	mov	x2, x21
  40420c:	add	x1, x1, #0xf98
  404210:	mov	w0, #0x1                   	// #1
  404214:	bl	4026f0 <err@plt>
  404218:	stp	x29, x30, [sp, #-64]!
  40421c:	mov	x29, sp
  404220:	stp	x19, x20, [sp, #16]
  404224:	mov	x20, x0
  404228:	orr	x0, x1, x0
  40422c:	str	x23, [sp, #48]
  404230:	mov	w23, #0x1                   	// #1
  404234:	cbz	x0, 4042e8 <ferror@plt+0x1bb8>
  404238:	stp	x21, x22, [sp, #32]
  40423c:	mov	x21, x1
  404240:	cbz	x1, 4042e0 <ferror@plt+0x1bb0>
  404244:	ldrb	w2, [x1]
  404248:	subs	w19, w2, #0x6e
  40424c:	b.eq	4042fc <ferror@plt+0x1bcc>  // b.none
  404250:	mov	w23, #0x0                   	// #0
  404254:	mov	x0, x20
  404258:	bl	402180 <strlen@plt>
  40425c:	sxtw	x22, w0
  404260:	cbnz	w19, 40428c <ferror@plt+0x1b5c>
  404264:	mov	x1, x20
  404268:	mov	x2, x22
  40426c:	add	x0, x21, #0x2
  404270:	bl	402560 <strncasecmp@plt>
  404274:	add	x1, x21, x22
  404278:	cbnz	w0, 40428c <ferror@plt+0x1b5c>
  40427c:	ldrsb	w0, [x1, #2]
  404280:	cmp	w0, #0x2c
  404284:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404288:	b.eq	4042e0 <ferror@plt+0x1bb0>  // b.none
  40428c:	mov	x2, x22
  404290:	mov	x1, x20
  404294:	mov	x0, x21
  404298:	bl	402560 <strncasecmp@plt>
  40429c:	mov	w1, #0x2c                  	// #44
  4042a0:	mov	w2, w0
  4042a4:	mov	x0, x21
  4042a8:	cbnz	w2, 4042bc <ferror@plt+0x1b8c>
  4042ac:	ldrsb	w2, [x21, x22]
  4042b0:	cmp	w2, w1
  4042b4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4042b8:	b.eq	404344 <ferror@plt+0x1c14>  // b.none
  4042bc:	bl	4025b0 <strchr@plt>
  4042c0:	cbz	x0, 40431c <ferror@plt+0x1bec>
  4042c4:	ldrb	w2, [x0, #1]
  4042c8:	add	x21, x0, #0x1
  4042cc:	subs	w19, w2, #0x6e
  4042d0:	b.ne	404260 <ferror@plt+0x1b30>  // b.any
  4042d4:	ldrb	w2, [x21, #1]
  4042d8:	sub	w19, w2, #0x6f
  4042dc:	b	404260 <ferror@plt+0x1b30>
  4042e0:	ldp	x21, x22, [sp, #32]
  4042e4:	mov	w23, #0x0                   	// #0
  4042e8:	mov	w0, w23
  4042ec:	ldp	x19, x20, [sp, #16]
  4042f0:	ldr	x23, [sp, #48]
  4042f4:	ldp	x29, x30, [sp], #64
  4042f8:	ret
  4042fc:	ldrb	w2, [x1, #1]
  404300:	subs	w19, w2, #0x6f
  404304:	b.ne	404250 <ferror@plt+0x1b20>  // b.any
  404308:	ldrb	w2, [x21, #2]!
  40430c:	subs	w19, w2, #0x6e
  404310:	b.eq	404334 <ferror@plt+0x1c04>  // b.none
  404314:	mov	w23, #0x1                   	// #1
  404318:	b	404254 <ferror@plt+0x1b24>
  40431c:	mov	w0, w23
  404320:	ldp	x19, x20, [sp, #16]
  404324:	ldp	x21, x22, [sp, #32]
  404328:	ldr	x23, [sp, #48]
  40432c:	ldp	x29, x30, [sp], #64
  404330:	ret
  404334:	ldrb	w2, [x21, #1]
  404338:	mov	w23, #0x1                   	// #1
  40433c:	sub	w19, w2, #0x6f
  404340:	b	404254 <ferror@plt+0x1b24>
  404344:	eor	w23, w23, #0x1
  404348:	mov	w0, w23
  40434c:	ldp	x19, x20, [sp, #16]
  404350:	ldp	x21, x22, [sp, #32]
  404354:	ldr	x23, [sp, #48]
  404358:	ldp	x29, x30, [sp], #64
  40435c:	ret
  404360:	str	xzr, [x1]
  404364:	mov	x2, x0
  404368:	cbz	x0, 4043e0 <ferror@plt+0x1cb0>
  40436c:	ldrsb	w3, [x0]
  404370:	cmp	w3, #0x2f
  404374:	b.ne	4043cc <ferror@plt+0x1c9c>  // b.any
  404378:	ldrsb	w3, [x2, #1]
  40437c:	mov	x0, x2
  404380:	add	x2, x2, #0x1
  404384:	cmp	w3, #0x2f
  404388:	b.eq	404378 <ferror@plt+0x1c48>  // b.none
  40438c:	mov	x3, #0x1                   	// #1
  404390:	str	x3, [x1]
  404394:	ldrsb	w3, [x0, #1]
  404398:	cmp	w3, #0x2f
  40439c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4043a0:	b.eq	4043c8 <ferror@plt+0x1c98>  // b.none
  4043a4:	sub	x2, x2, #0x1
  4043a8:	mov	x3, #0x2                   	// #2
  4043ac:	nop
  4043b0:	str	x3, [x1]
  4043b4:	ldrsb	w4, [x2, x3]
  4043b8:	add	x3, x3, #0x1
  4043bc:	cmp	w4, #0x2f
  4043c0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4043c4:	b.ne	4043b0 <ferror@plt+0x1c80>  // b.any
  4043c8:	ret
  4043cc:	mov	x0, #0x0                   	// #0
  4043d0:	cbz	w3, 4043c8 <ferror@plt+0x1c98>
  4043d4:	mov	x0, x2
  4043d8:	add	x2, x2, #0x1
  4043dc:	b	40438c <ferror@plt+0x1c5c>
  4043e0:	mov	x0, #0x0                   	// #0
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-48]!
  4043ec:	mov	x29, sp
  4043f0:	stp	x19, x20, [sp, #16]
  4043f4:	mov	x20, x0
  4043f8:	mov	w19, #0x0                   	// #0
  4043fc:	str	x21, [sp, #32]
  404400:	mov	x21, x1
  404404:	ldrsb	w1, [x0]
  404408:	mov	x0, #0x0                   	// #0
  40440c:	cbz	w1, 404434 <ferror@plt+0x1d04>
  404410:	cmp	w1, #0x5c
  404414:	b.eq	404444 <ferror@plt+0x1d14>  // b.none
  404418:	mov	x0, x21
  40441c:	bl	4025b0 <strchr@plt>
  404420:	cbnz	x0, 404470 <ferror@plt+0x1d40>
  404424:	add	w19, w19, #0x1
  404428:	sxtw	x0, w19
  40442c:	ldrsb	w1, [x20, w19, sxtw]
  404430:	cbnz	w1, 404410 <ferror@plt+0x1ce0>
  404434:	ldp	x19, x20, [sp, #16]
  404438:	ldr	x21, [sp, #32]
  40443c:	ldp	x29, x30, [sp], #48
  404440:	ret
  404444:	add	w0, w19, #0x1
  404448:	ldrsb	w0, [x20, w0, sxtw]
  40444c:	cbz	w0, 404470 <ferror@plt+0x1d40>
  404450:	add	w19, w19, #0x2
  404454:	sxtw	x0, w19
  404458:	ldrsb	w1, [x20, w19, sxtw]
  40445c:	cbnz	w1, 404410 <ferror@plt+0x1ce0>
  404460:	ldp	x19, x20, [sp, #16]
  404464:	ldr	x21, [sp, #32]
  404468:	ldp	x29, x30, [sp], #48
  40446c:	ret
  404470:	sxtw	x0, w19
  404474:	ldp	x19, x20, [sp, #16]
  404478:	ldr	x21, [sp, #32]
  40447c:	ldp	x29, x30, [sp], #48
  404480:	ret
  404484:	nop
  404488:	stp	x29, x30, [sp, #-80]!
  40448c:	mov	x29, sp
  404490:	stp	x19, x20, [sp, #16]
  404494:	mov	x19, x0
  404498:	stp	x21, x22, [sp, #32]
  40449c:	mov	x22, x1
  4044a0:	mov	w21, w2
  4044a4:	str	x23, [sp, #48]
  4044a8:	adrp	x23, 418000 <ferror@plt+0x158d0>
  4044ac:	str	xzr, [sp, #72]
  4044b0:	bl	4026a0 <__errno_location@plt>
  4044b4:	str	wzr, [x0]
  4044b8:	cbz	x19, 4044cc <ferror@plt+0x1d9c>
  4044bc:	mov	x20, x0
  4044c0:	ldrsb	w0, [x19]
  4044c4:	adrp	x23, 418000 <ferror@plt+0x158d0>
  4044c8:	cbnz	w0, 4044e4 <ferror@plt+0x1db4>
  4044cc:	ldr	w0, [x23, #784]
  4044d0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4044d4:	mov	x3, x19
  4044d8:	mov	x2, x22
  4044dc:	add	x1, x1, #0xc38
  4044e0:	bl	402660 <errx@plt>
  4044e4:	add	x1, sp, #0x48
  4044e8:	mov	w2, w21
  4044ec:	mov	x0, x19
  4044f0:	mov	w3, #0x0                   	// #0
  4044f4:	bl	4023e0 <__strtoul_internal@plt>
  4044f8:	ldr	w1, [x20]
  4044fc:	cbnz	w1, 40452c <ferror@plt+0x1dfc>
  404500:	ldr	x1, [sp, #72]
  404504:	cmp	x1, x19
  404508:	b.eq	4044cc <ferror@plt+0x1d9c>  // b.none
  40450c:	cbz	x1, 404518 <ferror@plt+0x1de8>
  404510:	ldrsb	w1, [x1]
  404514:	cbnz	w1, 4044cc <ferror@plt+0x1d9c>
  404518:	ldp	x19, x20, [sp, #16]
  40451c:	ldp	x21, x22, [sp, #32]
  404520:	ldr	x23, [sp, #48]
  404524:	ldp	x29, x30, [sp], #80
  404528:	ret
  40452c:	ldr	w0, [x23, #784]
  404530:	cmp	w1, #0x22
  404534:	b.ne	4044cc <ferror@plt+0x1d9c>  // b.any
  404538:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40453c:	mov	x3, x19
  404540:	mov	x2, x22
  404544:	add	x1, x1, #0xc38
  404548:	bl	4026f0 <err@plt>
  40454c:	nop
  404550:	stp	x29, x30, [sp, #-32]!
  404554:	mov	x29, sp
  404558:	stp	x19, x20, [sp, #16]
  40455c:	mov	x19, x1
  404560:	mov	x20, x0
  404564:	bl	4026a0 <__errno_location@plt>
  404568:	mov	x4, x0
  40456c:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404570:	mov	w5, #0x22                  	// #34
  404574:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404578:	mov	x3, x20
  40457c:	ldr	w0, [x0, #784]
  404580:	mov	x2, x19
  404584:	str	w5, [x4]
  404588:	add	x1, x1, #0xc38
  40458c:	bl	4026f0 <err@plt>
  404590:	stp	x29, x30, [sp, #-32]!
  404594:	mov	x29, sp
  404598:	stp	x19, x20, [sp, #16]
  40459c:	mov	x20, x1
  4045a0:	mov	x19, x0
  4045a4:	bl	404488 <ferror@plt+0x1d58>
  4045a8:	mov	x1, #0xffffffff            	// #4294967295
  4045ac:	cmp	x0, x1
  4045b0:	b.hi	4045c0 <ferror@plt+0x1e90>  // b.pmore
  4045b4:	ldp	x19, x20, [sp, #16]
  4045b8:	ldp	x29, x30, [sp], #32
  4045bc:	ret
  4045c0:	mov	x1, x20
  4045c4:	mov	x0, x19
  4045c8:	bl	404550 <ferror@plt+0x1e20>
  4045cc:	nop
  4045d0:	adrp	x1, 418000 <ferror@plt+0x158d0>
  4045d4:	str	w0, [x1, #784]
  4045d8:	ret
  4045dc:	nop
  4045e0:	stp	x29, x30, [sp, #-128]!
  4045e4:	mov	x29, sp
  4045e8:	stp	x19, x20, [sp, #16]
  4045ec:	mov	x20, x0
  4045f0:	stp	x21, x22, [sp, #32]
  4045f4:	mov	x22, x1
  4045f8:	stp	x23, x24, [sp, #48]
  4045fc:	mov	x23, x2
  404600:	str	xzr, [x1]
  404604:	bl	4026a0 <__errno_location@plt>
  404608:	mov	x21, x0
  40460c:	cbz	x20, 4048a0 <ferror@plt+0x2170>
  404610:	ldrsb	w19, [x20]
  404614:	cbz	w19, 4048a0 <ferror@plt+0x2170>
  404618:	bl	4024e0 <__ctype_b_loc@plt>
  40461c:	mov	x24, x0
  404620:	mov	x2, x20
  404624:	ldr	x0, [x0]
  404628:	b	404630 <ferror@plt+0x1f00>
  40462c:	ldrsb	w19, [x2, #1]!
  404630:	ubfiz	x1, x19, #1, #8
  404634:	ldrh	w1, [x0, x1]
  404638:	tbnz	w1, #13, 40462c <ferror@plt+0x1efc>
  40463c:	cmp	w19, #0x2d
  404640:	b.eq	4048a0 <ferror@plt+0x2170>  // b.none
  404644:	stp	x25, x26, [sp, #64]
  404648:	mov	x0, x20
  40464c:	mov	w3, #0x0                   	// #0
  404650:	stp	x27, x28, [sp, #80]
  404654:	add	x27, sp, #0x78
  404658:	mov	x1, x27
  40465c:	str	wzr, [x21]
  404660:	mov	w2, #0x0                   	// #0
  404664:	str	xzr, [sp, #120]
  404668:	bl	4023e0 <__strtoul_internal@plt>
  40466c:	mov	x25, x0
  404670:	ldr	x28, [sp, #120]
  404674:	ldr	w0, [x21]
  404678:	cmp	x28, x20
  40467c:	b.eq	404890 <ferror@plt+0x2160>  // b.none
  404680:	cbnz	w0, 4048c0 <ferror@plt+0x2190>
  404684:	cbz	x28, 404934 <ferror@plt+0x2204>
  404688:	ldrsb	w0, [x28]
  40468c:	mov	w20, #0x0                   	// #0
  404690:	mov	x26, #0x0                   	// #0
  404694:	cbz	w0, 404934 <ferror@plt+0x2204>
  404698:	ldrsb	w0, [x28, #1]
  40469c:	cmp	w0, #0x69
  4046a0:	b.eq	40474c <ferror@plt+0x201c>  // b.none
  4046a4:	and	w1, w0, #0xffffffdf
  4046a8:	cmp	w1, #0x42
  4046ac:	b.ne	404924 <ferror@plt+0x21f4>  // b.any
  4046b0:	ldrsb	w0, [x28, #2]
  4046b4:	cbz	w0, 40496c <ferror@plt+0x223c>
  4046b8:	bl	402300 <localeconv@plt>
  4046bc:	cbz	x0, 404898 <ferror@plt+0x2168>
  4046c0:	ldr	x1, [x0]
  4046c4:	cbz	x1, 404898 <ferror@plt+0x2168>
  4046c8:	mov	x0, x1
  4046cc:	str	x1, [sp, #104]
  4046d0:	bl	402180 <strlen@plt>
  4046d4:	mov	x19, x0
  4046d8:	cbnz	x26, 404898 <ferror@plt+0x2168>
  4046dc:	ldrsb	w0, [x28]
  4046e0:	cbz	w0, 404898 <ferror@plt+0x2168>
  4046e4:	ldr	x1, [sp, #104]
  4046e8:	mov	x2, x19
  4046ec:	mov	x0, x1
  4046f0:	mov	x1, x28
  4046f4:	bl	402370 <strncmp@plt>
  4046f8:	cbnz	w0, 404898 <ferror@plt+0x2168>
  4046fc:	ldrsb	w4, [x28, x19]
  404700:	add	x1, x28, x19
  404704:	cmp	w4, #0x30
  404708:	b.ne	404948 <ferror@plt+0x2218>  // b.any
  40470c:	add	w0, w20, #0x1
  404710:	mov	x19, x1
  404714:	nop
  404718:	sub	w3, w19, w1
  40471c:	ldrsb	w4, [x19, #1]!
  404720:	add	w20, w3, w0
  404724:	cmp	w4, #0x30
  404728:	b.eq	404718 <ferror@plt+0x1fe8>  // b.none
  40472c:	ldr	x0, [x24]
  404730:	ldrh	w0, [x0, w4, sxtw #1]
  404734:	tbnz	w0, #11, 4048d4 <ferror@plt+0x21a4>
  404738:	mov	x28, x19
  40473c:	str	x19, [sp, #120]
  404740:	ldrsb	w0, [x28, #1]
  404744:	cmp	w0, #0x69
  404748:	b.ne	4046a4 <ferror@plt+0x1f74>  // b.any
  40474c:	ldrsb	w0, [x28, #2]
  404750:	and	w0, w0, #0xffffffdf
  404754:	cmp	w0, #0x42
  404758:	b.ne	4046b8 <ferror@plt+0x1f88>  // b.any
  40475c:	ldrsb	w0, [x28, #3]
  404760:	cbnz	w0, 4046b8 <ferror@plt+0x1f88>
  404764:	mov	x19, #0x400                 	// #1024
  404768:	ldrsb	w27, [x28]
  40476c:	adrp	x24, 406000 <ferror@plt+0x38d0>
  404770:	add	x24, x24, #0xc48
  404774:	mov	x0, x24
  404778:	mov	w1, w27
  40477c:	bl	4025b0 <strchr@plt>
  404780:	cbz	x0, 404974 <ferror@plt+0x2244>
  404784:	sub	x1, x0, x24
  404788:	add	w1, w1, #0x1
  40478c:	cbz	w1, 404990 <ferror@plt+0x2260>
  404790:	sxtw	x2, w19
  404794:	umulh	x0, x25, x2
  404798:	cbnz	x0, 404960 <ferror@plt+0x2230>
  40479c:	sub	w0, w1, #0x2
  4047a0:	b	4047b0 <ferror@plt+0x2080>
  4047a4:	umulh	x3, x25, x2
  4047a8:	sub	w0, w0, #0x1
  4047ac:	cbnz	x3, 404960 <ferror@plt+0x2230>
  4047b0:	mul	x25, x25, x2
  4047b4:	cmn	w0, #0x1
  4047b8:	b.ne	4047a4 <ferror@plt+0x2074>  // b.any
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	cbz	x23, 4047c8 <ferror@plt+0x2098>
  4047c4:	str	w1, [x23]
  4047c8:	cmp	x26, #0x0
  4047cc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4047d0:	b.eq	40487c <ferror@plt+0x214c>  // b.none
  4047d4:	sub	w1, w1, #0x2
  4047d8:	mov	x5, #0x1                   	// #1
  4047dc:	b	4047ec <ferror@plt+0x20bc>
  4047e0:	umulh	x2, x5, x19
  4047e4:	sub	w1, w1, #0x1
  4047e8:	cbnz	x2, 4047f8 <ferror@plt+0x20c8>
  4047ec:	mul	x5, x5, x19
  4047f0:	cmn	w1, #0x1
  4047f4:	b.ne	4047e0 <ferror@plt+0x20b0>  // b.any
  4047f8:	cmp	x26, #0xa
  4047fc:	mov	x1, #0xa                   	// #10
  404800:	b.ls	404818 <ferror@plt+0x20e8>  // b.plast
  404804:	nop
  404808:	add	x1, x1, x1, lsl #2
  40480c:	cmp	x26, x1, lsl #1
  404810:	lsl	x1, x1, #1
  404814:	b.hi	404808 <ferror@plt+0x20d8>  // b.pmore
  404818:	cbz	w20, 404834 <ferror@plt+0x2104>
  40481c:	mov	w2, #0x0                   	// #0
  404820:	add	x1, x1, x1, lsl #2
  404824:	add	w2, w2, #0x1
  404828:	cmp	w20, w2
  40482c:	lsl	x1, x1, #1
  404830:	b.ne	404820 <ferror@plt+0x20f0>  // b.any
  404834:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404838:	mov	x4, #0x1                   	// #1
  40483c:	movk	x8, #0xcccd
  404840:	umulh	x6, x26, x8
  404844:	add	x7, x4, x4, lsl #2
  404848:	mov	x3, x4
  40484c:	cmp	x26, #0x9
  404850:	lsl	x4, x7, #1
  404854:	lsr	x2, x6, #3
  404858:	add	x2, x2, x2, lsl #2
  40485c:	sub	x2, x26, x2, lsl #1
  404860:	lsr	x26, x6, #3
  404864:	cbz	x2, 404878 <ferror@plt+0x2148>
  404868:	udiv	x3, x1, x3
  40486c:	udiv	x2, x3, x2
  404870:	udiv	x2, x5, x2
  404874:	add	x25, x25, x2
  404878:	b.hi	404840 <ferror@plt+0x2110>  // b.pmore
  40487c:	str	x25, [x22]
  404880:	tbnz	w0, #31, 404950 <ferror@plt+0x2220>
  404884:	ldp	x25, x26, [sp, #64]
  404888:	ldp	x27, x28, [sp, #80]
  40488c:	b	4048ac <ferror@plt+0x217c>
  404890:	cbnz	w0, 4048cc <ferror@plt+0x219c>
  404894:	nop
  404898:	ldp	x25, x26, [sp, #64]
  40489c:	ldp	x27, x28, [sp, #80]
  4048a0:	mov	w1, #0x16                  	// #22
  4048a4:	mov	w0, #0xffffffea            	// #-22
  4048a8:	str	w1, [x21]
  4048ac:	ldp	x19, x20, [sp, #16]
  4048b0:	ldp	x21, x22, [sp, #32]
  4048b4:	ldp	x23, x24, [sp, #48]
  4048b8:	ldp	x29, x30, [sp], #128
  4048bc:	ret
  4048c0:	sub	x1, x25, #0x1
  4048c4:	cmn	x1, #0x3
  4048c8:	b.ls	404684 <ferror@plt+0x1f54>  // b.plast
  4048cc:	neg	w0, w0
  4048d0:	b	404880 <ferror@plt+0x2150>
  4048d4:	str	wzr, [x21]
  4048d8:	mov	x1, x27
  4048dc:	mov	x0, x19
  4048e0:	mov	w3, #0x0                   	// #0
  4048e4:	mov	w2, #0x0                   	// #0
  4048e8:	str	xzr, [sp, #120]
  4048ec:	bl	4023e0 <__strtoul_internal@plt>
  4048f0:	mov	x26, x0
  4048f4:	ldr	x28, [sp, #120]
  4048f8:	ldr	w0, [x21]
  4048fc:	cmp	x28, x19
  404900:	b.eq	404890 <ferror@plt+0x2160>  // b.none
  404904:	cbz	w0, 40492c <ferror@plt+0x21fc>
  404908:	sub	x1, x26, #0x1
  40490c:	cmn	x1, #0x3
  404910:	b.hi	4048cc <ferror@plt+0x219c>  // b.pmore
  404914:	cbz	x28, 404898 <ferror@plt+0x2168>
  404918:	ldrsb	w0, [x28]
  40491c:	cbnz	w0, 404698 <ferror@plt+0x1f68>
  404920:	b	404898 <ferror@plt+0x2168>
  404924:	cbnz	w0, 4046b8 <ferror@plt+0x1f88>
  404928:	b	404764 <ferror@plt+0x2034>
  40492c:	cbnz	x26, 404914 <ferror@plt+0x21e4>
  404930:	b	404698 <ferror@plt+0x1f68>
  404934:	mov	w0, #0x0                   	// #0
  404938:	ldp	x27, x28, [sp, #80]
  40493c:	str	x25, [x22]
  404940:	ldp	x25, x26, [sp, #64]
  404944:	b	4048ac <ferror@plt+0x217c>
  404948:	mov	x19, x1
  40494c:	b	40472c <ferror@plt+0x1ffc>
  404950:	neg	w1, w0
  404954:	ldp	x25, x26, [sp, #64]
  404958:	ldp	x27, x28, [sp, #80]
  40495c:	b	4048a8 <ferror@plt+0x2178>
  404960:	mov	w0, #0xffffffde            	// #-34
  404964:	cbnz	x23, 4047c4 <ferror@plt+0x2094>
  404968:	b	4047c8 <ferror@plt+0x2098>
  40496c:	mov	x19, #0x3e8                 	// #1000
  404970:	b	404768 <ferror@plt+0x2038>
  404974:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404978:	add	x24, x1, #0xc58
  40497c:	mov	x0, x24
  404980:	mov	w1, w27
  404984:	bl	4025b0 <strchr@plt>
  404988:	cbnz	x0, 404784 <ferror@plt+0x2054>
  40498c:	b	404898 <ferror@plt+0x2168>
  404990:	mov	w0, #0x0                   	// #0
  404994:	cbnz	x23, 4047c4 <ferror@plt+0x2094>
  404998:	ldp	x27, x28, [sp, #80]
  40499c:	str	x25, [x22]
  4049a0:	ldp	x25, x26, [sp, #64]
  4049a4:	b	4048ac <ferror@plt+0x217c>
  4049a8:	mov	x2, #0x0                   	// #0
  4049ac:	b	4045e0 <ferror@plt+0x1eb0>
  4049b0:	stp	x29, x30, [sp, #-48]!
  4049b4:	mov	x29, sp
  4049b8:	stp	x21, x22, [sp, #32]
  4049bc:	mov	x22, x1
  4049c0:	cbz	x0, 404a20 <ferror@plt+0x22f0>
  4049c4:	mov	x21, x0
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	mov	x20, x0
  4049d0:	b	4049ec <ferror@plt+0x22bc>
  4049d4:	bl	4024e0 <__ctype_b_loc@plt>
  4049d8:	ubfiz	x19, x19, #1, #8
  4049dc:	ldr	x2, [x0]
  4049e0:	ldrh	w2, [x2, x19]
  4049e4:	tbz	w2, #11, 4049f4 <ferror@plt+0x22c4>
  4049e8:	add	x20, x20, #0x1
  4049ec:	ldrsb	w19, [x20]
  4049f0:	cbnz	w19, 4049d4 <ferror@plt+0x22a4>
  4049f4:	cbz	x22, 4049fc <ferror@plt+0x22cc>
  4049f8:	str	x20, [x22]
  4049fc:	cmp	x20, x21
  404a00:	b.ls	404a38 <ferror@plt+0x2308>  // b.plast
  404a04:	ldrsb	w1, [x20]
  404a08:	mov	w0, #0x1                   	// #1
  404a0c:	ldp	x19, x20, [sp, #16]
  404a10:	cbnz	w1, 404a28 <ferror@plt+0x22f8>
  404a14:	ldp	x21, x22, [sp, #32]
  404a18:	ldp	x29, x30, [sp], #48
  404a1c:	ret
  404a20:	cbz	x1, 404a28 <ferror@plt+0x22f8>
  404a24:	str	xzr, [x1]
  404a28:	mov	w0, #0x0                   	// #0
  404a2c:	ldp	x21, x22, [sp, #32]
  404a30:	ldp	x29, x30, [sp], #48
  404a34:	ret
  404a38:	mov	w0, #0x0                   	// #0
  404a3c:	ldp	x19, x20, [sp, #16]
  404a40:	b	404a2c <ferror@plt+0x22fc>
  404a44:	nop
  404a48:	stp	x29, x30, [sp, #-48]!
  404a4c:	mov	x29, sp
  404a50:	stp	x21, x22, [sp, #32]
  404a54:	mov	x22, x1
  404a58:	cbz	x0, 404ab8 <ferror@plt+0x2388>
  404a5c:	mov	x21, x0
  404a60:	stp	x19, x20, [sp, #16]
  404a64:	mov	x20, x0
  404a68:	b	404a84 <ferror@plt+0x2354>
  404a6c:	bl	4024e0 <__ctype_b_loc@plt>
  404a70:	ubfiz	x19, x19, #1, #8
  404a74:	ldr	x2, [x0]
  404a78:	ldrh	w2, [x2, x19]
  404a7c:	tbz	w2, #12, 404a8c <ferror@plt+0x235c>
  404a80:	add	x20, x20, #0x1
  404a84:	ldrsb	w19, [x20]
  404a88:	cbnz	w19, 404a6c <ferror@plt+0x233c>
  404a8c:	cbz	x22, 404a94 <ferror@plt+0x2364>
  404a90:	str	x20, [x22]
  404a94:	cmp	x20, x21
  404a98:	b.ls	404ad0 <ferror@plt+0x23a0>  // b.plast
  404a9c:	ldrsb	w1, [x20]
  404aa0:	mov	w0, #0x1                   	// #1
  404aa4:	ldp	x19, x20, [sp, #16]
  404aa8:	cbnz	w1, 404ac0 <ferror@plt+0x2390>
  404aac:	ldp	x21, x22, [sp, #32]
  404ab0:	ldp	x29, x30, [sp], #48
  404ab4:	ret
  404ab8:	cbz	x1, 404ac0 <ferror@plt+0x2390>
  404abc:	str	xzr, [x1]
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	ldp	x21, x22, [sp, #32]
  404ac8:	ldp	x29, x30, [sp], #48
  404acc:	ret
  404ad0:	mov	w0, #0x0                   	// #0
  404ad4:	ldp	x19, x20, [sp, #16]
  404ad8:	b	404ac4 <ferror@plt+0x2394>
  404adc:	nop
  404ae0:	stp	x29, x30, [sp, #-128]!
  404ae4:	mov	x29, sp
  404ae8:	stp	x19, x20, [sp, #16]
  404aec:	mov	x20, x0
  404af0:	mov	w0, #0xffffffd0            	// #-48
  404af4:	stp	x21, x22, [sp, #32]
  404af8:	mov	x21, x1
  404afc:	add	x22, sp, #0x80
  404b00:	add	x1, sp, #0x50
  404b04:	stp	x22, x22, [sp, #48]
  404b08:	str	x1, [sp, #64]
  404b0c:	stp	w0, wzr, [sp, #72]
  404b10:	stp	x2, x3, [sp, #80]
  404b14:	stp	x4, x5, [sp, #96]
  404b18:	stp	x6, x7, [sp, #112]
  404b1c:	b	404b68 <ferror@plt+0x2438>
  404b20:	ldr	x1, [x2]
  404b24:	add	x0, x2, #0xf
  404b28:	and	x0, x0, #0xfffffffffffffff8
  404b2c:	str	x0, [sp, #48]
  404b30:	cbz	x1, 404ba8 <ferror@plt+0x2478>
  404b34:	ldr	x2, [sp, #48]
  404b38:	add	x0, x2, #0xf
  404b3c:	and	x0, x0, #0xfffffffffffffff8
  404b40:	str	x0, [sp, #48]
  404b44:	ldr	x19, [x2]
  404b48:	cbz	x19, 404ba8 <ferror@plt+0x2478>
  404b4c:	mov	x0, x20
  404b50:	bl	4024c0 <strcmp@plt>
  404b54:	cbz	w0, 404bc4 <ferror@plt+0x2494>
  404b58:	mov	x1, x19
  404b5c:	mov	x0, x20
  404b60:	bl	4024c0 <strcmp@plt>
  404b64:	cbz	w0, 404bc8 <ferror@plt+0x2498>
  404b68:	ldr	w3, [sp, #72]
  404b6c:	ldr	x2, [sp, #48]
  404b70:	tbz	w3, #31, 404b20 <ferror@plt+0x23f0>
  404b74:	add	w0, w3, #0x8
  404b78:	str	w0, [sp, #72]
  404b7c:	cmp	w0, #0x0
  404b80:	b.gt	404b20 <ferror@plt+0x23f0>
  404b84:	ldr	x1, [x22, w3, sxtw]
  404b88:	cbz	x1, 404ba8 <ferror@plt+0x2478>
  404b8c:	cbz	w0, 404b38 <ferror@plt+0x2408>
  404b90:	add	w3, w3, #0x10
  404b94:	str	w3, [sp, #72]
  404b98:	cmp	w3, #0x0
  404b9c:	b.gt	404b38 <ferror@plt+0x2408>
  404ba0:	add	x2, x22, w0, sxtw
  404ba4:	b	404b44 <ferror@plt+0x2414>
  404ba8:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404bac:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404bb0:	mov	x3, x20
  404bb4:	mov	x2, x21
  404bb8:	ldr	w0, [x0, #784]
  404bbc:	add	x1, x1, #0xc38
  404bc0:	bl	402660 <errx@plt>
  404bc4:	mov	w0, #0x1                   	// #1
  404bc8:	ldp	x19, x20, [sp, #16]
  404bcc:	ldp	x21, x22, [sp, #32]
  404bd0:	ldp	x29, x30, [sp], #128
  404bd4:	ret
  404bd8:	cbz	x1, 404c04 <ferror@plt+0x24d4>
  404bdc:	add	x3, x0, x1
  404be0:	sxtb	w2, w2
  404be4:	b	404bf8 <ferror@plt+0x24c8>
  404be8:	b.eq	404c08 <ferror@plt+0x24d8>  // b.none
  404bec:	add	x0, x0, #0x1
  404bf0:	cmp	x3, x0
  404bf4:	b.eq	404c04 <ferror@plt+0x24d4>  // b.none
  404bf8:	ldrsb	w1, [x0]
  404bfc:	cmp	w2, w1
  404c00:	cbnz	w1, 404be8 <ferror@plt+0x24b8>
  404c04:	mov	x0, #0x0                   	// #0
  404c08:	ret
  404c0c:	nop
  404c10:	stp	x29, x30, [sp, #-32]!
  404c14:	mov	w2, #0xa                   	// #10
  404c18:	mov	x29, sp
  404c1c:	stp	x19, x20, [sp, #16]
  404c20:	mov	x20, x1
  404c24:	mov	x19, x0
  404c28:	bl	404590 <ferror@plt+0x1e60>
  404c2c:	mov	w1, #0xffff                	// #65535
  404c30:	cmp	w0, w1
  404c34:	b.hi	404c44 <ferror@plt+0x2514>  // b.pmore
  404c38:	ldp	x19, x20, [sp, #16]
  404c3c:	ldp	x29, x30, [sp], #32
  404c40:	ret
  404c44:	mov	x1, x20
  404c48:	mov	x0, x19
  404c4c:	bl	404550 <ferror@plt+0x1e20>
  404c50:	stp	x29, x30, [sp, #-32]!
  404c54:	mov	w2, #0x10                  	// #16
  404c58:	mov	x29, sp
  404c5c:	stp	x19, x20, [sp, #16]
  404c60:	mov	x20, x1
  404c64:	mov	x19, x0
  404c68:	bl	404590 <ferror@plt+0x1e60>
  404c6c:	mov	w1, #0xffff                	// #65535
  404c70:	cmp	w0, w1
  404c74:	b.hi	404c84 <ferror@plt+0x2554>  // b.pmore
  404c78:	ldp	x19, x20, [sp, #16]
  404c7c:	ldp	x29, x30, [sp], #32
  404c80:	ret
  404c84:	mov	x1, x20
  404c88:	mov	x0, x19
  404c8c:	bl	404550 <ferror@plt+0x1e20>
  404c90:	mov	w2, #0xa                   	// #10
  404c94:	b	404590 <ferror@plt+0x1e60>
  404c98:	mov	w2, #0x10                  	// #16
  404c9c:	b	404590 <ferror@plt+0x1e60>
  404ca0:	stp	x29, x30, [sp, #-64]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	mov	x19, x0
  404cb0:	stp	x21, x22, [sp, #32]
  404cb4:	mov	x21, x1
  404cb8:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404cbc:	str	xzr, [sp, #56]
  404cc0:	bl	4026a0 <__errno_location@plt>
  404cc4:	str	wzr, [x0]
  404cc8:	cbz	x19, 404cdc <ferror@plt+0x25ac>
  404ccc:	mov	x20, x0
  404cd0:	ldrsb	w0, [x19]
  404cd4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404cd8:	cbnz	w0, 404cf4 <ferror@plt+0x25c4>
  404cdc:	ldr	w0, [x22, #784]
  404ce0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404ce4:	mov	x3, x19
  404ce8:	mov	x2, x21
  404cec:	add	x1, x1, #0xc38
  404cf0:	bl	402660 <errx@plt>
  404cf4:	add	x1, sp, #0x38
  404cf8:	mov	x0, x19
  404cfc:	mov	w3, #0x0                   	// #0
  404d00:	mov	w2, #0xa                   	// #10
  404d04:	bl	402360 <__strtol_internal@plt>
  404d08:	ldr	w1, [x20]
  404d0c:	cbnz	w1, 404d38 <ferror@plt+0x2608>
  404d10:	ldr	x1, [sp, #56]
  404d14:	cmp	x1, x19
  404d18:	b.eq	404cdc <ferror@plt+0x25ac>  // b.none
  404d1c:	cbz	x1, 404d28 <ferror@plt+0x25f8>
  404d20:	ldrsb	w1, [x1]
  404d24:	cbnz	w1, 404cdc <ferror@plt+0x25ac>
  404d28:	ldp	x19, x20, [sp, #16]
  404d2c:	ldp	x21, x22, [sp, #32]
  404d30:	ldp	x29, x30, [sp], #64
  404d34:	ret
  404d38:	ldr	w0, [x22, #784]
  404d3c:	cmp	w1, #0x22
  404d40:	b.ne	404cdc <ferror@plt+0x25ac>  // b.any
  404d44:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404d48:	mov	x3, x19
  404d4c:	mov	x2, x21
  404d50:	add	x1, x1, #0xc38
  404d54:	bl	4026f0 <err@plt>
  404d58:	stp	x29, x30, [sp, #-32]!
  404d5c:	mov	x29, sp
  404d60:	stp	x19, x20, [sp, #16]
  404d64:	mov	x19, x1
  404d68:	mov	x20, x0
  404d6c:	bl	404ca0 <ferror@plt+0x2570>
  404d70:	mov	x2, #0x80000000            	// #2147483648
  404d74:	add	x2, x0, x2
  404d78:	mov	x1, #0xffffffff            	// #4294967295
  404d7c:	cmp	x2, x1
  404d80:	b.hi	404d90 <ferror@plt+0x2660>  // b.pmore
  404d84:	ldp	x19, x20, [sp, #16]
  404d88:	ldp	x29, x30, [sp], #32
  404d8c:	ret
  404d90:	bl	4026a0 <__errno_location@plt>
  404d94:	mov	x4, x0
  404d98:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404d9c:	mov	w5, #0x22                  	// #34
  404da0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404da4:	mov	x3, x20
  404da8:	ldr	w0, [x0, #784]
  404dac:	mov	x2, x19
  404db0:	str	w5, [x4]
  404db4:	add	x1, x1, #0xc38
  404db8:	bl	4026f0 <err@plt>
  404dbc:	nop
  404dc0:	stp	x29, x30, [sp, #-32]!
  404dc4:	mov	x29, sp
  404dc8:	stp	x19, x20, [sp, #16]
  404dcc:	mov	x19, x1
  404dd0:	mov	x20, x0
  404dd4:	bl	404d58 <ferror@plt+0x2628>
  404dd8:	add	w2, w0, #0x8, lsl #12
  404ddc:	mov	w1, #0xffff                	// #65535
  404de0:	cmp	w2, w1
  404de4:	b.hi	404df4 <ferror@plt+0x26c4>  // b.pmore
  404de8:	ldp	x19, x20, [sp, #16]
  404dec:	ldp	x29, x30, [sp], #32
  404df0:	ret
  404df4:	bl	4026a0 <__errno_location@plt>
  404df8:	mov	x4, x0
  404dfc:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404e00:	mov	w5, #0x22                  	// #34
  404e04:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404e08:	mov	x3, x20
  404e0c:	ldr	w0, [x0, #784]
  404e10:	mov	x2, x19
  404e14:	str	w5, [x4]
  404e18:	add	x1, x1, #0xc38
  404e1c:	bl	4026f0 <err@plt>
  404e20:	mov	w2, #0xa                   	// #10
  404e24:	b	404488 <ferror@plt+0x1d58>
  404e28:	mov	w2, #0x10                  	// #16
  404e2c:	b	404488 <ferror@plt+0x1d58>
  404e30:	stp	x29, x30, [sp, #-64]!
  404e34:	mov	x29, sp
  404e38:	stp	x19, x20, [sp, #16]
  404e3c:	mov	x19, x0
  404e40:	stp	x21, x22, [sp, #32]
  404e44:	mov	x21, x1
  404e48:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404e4c:	str	xzr, [sp, #56]
  404e50:	bl	4026a0 <__errno_location@plt>
  404e54:	str	wzr, [x0]
  404e58:	cbz	x19, 404e6c <ferror@plt+0x273c>
  404e5c:	mov	x20, x0
  404e60:	ldrsb	w0, [x19]
  404e64:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404e68:	cbnz	w0, 404e84 <ferror@plt+0x2754>
  404e6c:	ldr	w0, [x22, #784]
  404e70:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404e74:	mov	x3, x19
  404e78:	mov	x2, x21
  404e7c:	add	x1, x1, #0xc38
  404e80:	bl	402660 <errx@plt>
  404e84:	mov	x0, x19
  404e88:	add	x1, sp, #0x38
  404e8c:	bl	402210 <strtod@plt>
  404e90:	ldr	w0, [x20]
  404e94:	cbnz	w0, 404ec0 <ferror@plt+0x2790>
  404e98:	ldr	x0, [sp, #56]
  404e9c:	cmp	x0, x19
  404ea0:	b.eq	404e6c <ferror@plt+0x273c>  // b.none
  404ea4:	cbz	x0, 404eb0 <ferror@plt+0x2780>
  404ea8:	ldrsb	w0, [x0]
  404eac:	cbnz	w0, 404e6c <ferror@plt+0x273c>
  404eb0:	ldp	x19, x20, [sp, #16]
  404eb4:	ldp	x21, x22, [sp, #32]
  404eb8:	ldp	x29, x30, [sp], #64
  404ebc:	ret
  404ec0:	cmp	w0, #0x22
  404ec4:	ldr	w0, [x22, #784]
  404ec8:	b.ne	404e6c <ferror@plt+0x273c>  // b.any
  404ecc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404ed0:	mov	x3, x19
  404ed4:	mov	x2, x21
  404ed8:	add	x1, x1, #0xc38
  404edc:	bl	4026f0 <err@plt>
  404ee0:	stp	x29, x30, [sp, #-64]!
  404ee4:	mov	x29, sp
  404ee8:	stp	x19, x20, [sp, #16]
  404eec:	mov	x19, x0
  404ef0:	stp	x21, x22, [sp, #32]
  404ef4:	mov	x21, x1
  404ef8:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404efc:	str	xzr, [sp, #56]
  404f00:	bl	4026a0 <__errno_location@plt>
  404f04:	str	wzr, [x0]
  404f08:	cbz	x19, 404f1c <ferror@plt+0x27ec>
  404f0c:	mov	x20, x0
  404f10:	ldrsb	w0, [x19]
  404f14:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404f18:	cbnz	w0, 404f34 <ferror@plt+0x2804>
  404f1c:	ldr	w0, [x22, #784]
  404f20:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404f24:	mov	x3, x19
  404f28:	mov	x2, x21
  404f2c:	add	x1, x1, #0xc38
  404f30:	bl	402660 <errx@plt>
  404f34:	add	x1, sp, #0x38
  404f38:	mov	x0, x19
  404f3c:	mov	w2, #0xa                   	// #10
  404f40:	bl	402500 <strtol@plt>
  404f44:	ldr	w1, [x20]
  404f48:	cbnz	w1, 404f74 <ferror@plt+0x2844>
  404f4c:	ldr	x1, [sp, #56]
  404f50:	cmp	x1, x19
  404f54:	b.eq	404f1c <ferror@plt+0x27ec>  // b.none
  404f58:	cbz	x1, 404f64 <ferror@plt+0x2834>
  404f5c:	ldrsb	w1, [x1]
  404f60:	cbnz	w1, 404f1c <ferror@plt+0x27ec>
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x21, x22, [sp, #32]
  404f6c:	ldp	x29, x30, [sp], #64
  404f70:	ret
  404f74:	ldr	w0, [x22, #784]
  404f78:	cmp	w1, #0x22
  404f7c:	b.ne	404f1c <ferror@plt+0x27ec>  // b.any
  404f80:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404f84:	mov	x3, x19
  404f88:	mov	x2, x21
  404f8c:	add	x1, x1, #0xc38
  404f90:	bl	4026f0 <err@plt>
  404f94:	nop
  404f98:	stp	x29, x30, [sp, #-64]!
  404f9c:	mov	x29, sp
  404fa0:	stp	x19, x20, [sp, #16]
  404fa4:	mov	x19, x0
  404fa8:	stp	x21, x22, [sp, #32]
  404fac:	mov	x21, x1
  404fb0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404fb4:	str	xzr, [sp, #56]
  404fb8:	bl	4026a0 <__errno_location@plt>
  404fbc:	str	wzr, [x0]
  404fc0:	cbz	x19, 404fd4 <ferror@plt+0x28a4>
  404fc4:	mov	x20, x0
  404fc8:	ldrsb	w0, [x19]
  404fcc:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404fd0:	cbnz	w0, 404fec <ferror@plt+0x28bc>
  404fd4:	ldr	w0, [x22, #784]
  404fd8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404fdc:	mov	x3, x19
  404fe0:	mov	x2, x21
  404fe4:	add	x1, x1, #0xc38
  404fe8:	bl	402660 <errx@plt>
  404fec:	add	x1, sp, #0x38
  404ff0:	mov	x0, x19
  404ff4:	mov	w2, #0xa                   	// #10
  404ff8:	bl	402170 <strtoul@plt>
  404ffc:	ldr	w1, [x20]
  405000:	cbnz	w1, 40502c <ferror@plt+0x28fc>
  405004:	ldr	x1, [sp, #56]
  405008:	cmp	x1, x19
  40500c:	b.eq	404fd4 <ferror@plt+0x28a4>  // b.none
  405010:	cbz	x1, 40501c <ferror@plt+0x28ec>
  405014:	ldrsb	w1, [x1]
  405018:	cbnz	w1, 404fd4 <ferror@plt+0x28a4>
  40501c:	ldp	x19, x20, [sp, #16]
  405020:	ldp	x21, x22, [sp, #32]
  405024:	ldp	x29, x30, [sp], #64
  405028:	ret
  40502c:	ldr	w0, [x22, #784]
  405030:	cmp	w1, #0x22
  405034:	b.ne	404fd4 <ferror@plt+0x28a4>  // b.any
  405038:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40503c:	mov	x3, x19
  405040:	mov	x2, x21
  405044:	add	x1, x1, #0xc38
  405048:	bl	4026f0 <err@plt>
  40504c:	nop
  405050:	stp	x29, x30, [sp, #-48]!
  405054:	mov	x29, sp
  405058:	stp	x19, x20, [sp, #16]
  40505c:	mov	x19, x1
  405060:	mov	x20, x0
  405064:	add	x1, sp, #0x28
  405068:	bl	4049a8 <ferror@plt+0x2278>
  40506c:	cbz	w0, 4050a4 <ferror@plt+0x2974>
  405070:	bl	4026a0 <__errno_location@plt>
  405074:	ldr	w1, [x0]
  405078:	adrp	x2, 418000 <ferror@plt+0x158d0>
  40507c:	mov	x3, x20
  405080:	ldr	w0, [x2, #784]
  405084:	mov	x2, x19
  405088:	cbz	w1, 405098 <ferror@plt+0x2968>
  40508c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  405090:	add	x1, x1, #0xc38
  405094:	bl	4026f0 <err@plt>
  405098:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40509c:	add	x1, x1, #0xc38
  4050a0:	bl	402660 <errx@plt>
  4050a4:	ldp	x19, x20, [sp, #16]
  4050a8:	ldr	x0, [sp, #40]
  4050ac:	ldp	x29, x30, [sp], #48
  4050b0:	ret
  4050b4:	nop
  4050b8:	stp	x29, x30, [sp, #-32]!
  4050bc:	mov	x29, sp
  4050c0:	str	x19, [sp, #16]
  4050c4:	mov	x19, x1
  4050c8:	mov	x1, x2
  4050cc:	bl	404e30 <ferror@plt+0x2700>
  4050d0:	fcvtzs	d2, d0
  4050d4:	mov	x0, #0x848000000000        	// #145685290680320
  4050d8:	movk	x0, #0x412e, lsl #48
  4050dc:	fmov	d1, x0
  4050e0:	scvtf	d3, d2
  4050e4:	fsub	d0, d0, d3
  4050e8:	fmul	d0, d0, d1
  4050ec:	fcvtzs	d0, d0
  4050f0:	stp	d2, d0, [x19]
  4050f4:	ldr	x19, [sp, #16]
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	mov	w2, w0
  405104:	mov	x0, x1
  405108:	and	w1, w2, #0xf000
  40510c:	add	x14, x0, #0x1
  405110:	cmp	w1, #0x4, lsl #12
  405114:	add	x13, x0, #0x2
  405118:	add	x12, x0, #0x3
  40511c:	add	x11, x0, #0x4
  405120:	add	x10, x0, #0x5
  405124:	add	x9, x0, #0x6
  405128:	add	x8, x0, #0x7
  40512c:	add	x7, x0, #0x8
  405130:	add	x6, x0, #0x9
  405134:	b.eq	4052a0 <ferror@plt+0x2b70>  // b.none
  405138:	cmp	w1, #0xa, lsl #12
  40513c:	b.eq	405194 <ferror@plt+0x2a64>  // b.none
  405140:	cmp	w1, #0x2, lsl #12
  405144:	b.eq	4052c0 <ferror@plt+0x2b90>  // b.none
  405148:	cmp	w1, #0x6, lsl #12
  40514c:	b.eq	4052b0 <ferror@plt+0x2b80>  // b.none
  405150:	cmp	w1, #0xc, lsl #12
  405154:	b.eq	4052d0 <ferror@plt+0x2ba0>  // b.none
  405158:	cmp	w1, #0x1, lsl #12
  40515c:	b.eq	4052e0 <ferror@plt+0x2bb0>  // b.none
  405160:	cmp	w1, #0x8, lsl #12
  405164:	b.eq	4052f0 <ferror@plt+0x2bc0>  // b.none
  405168:	mov	x4, x6
  40516c:	mov	x6, x7
  405170:	mov	x7, x8
  405174:	mov	x8, x9
  405178:	mov	x9, x10
  40517c:	mov	x10, x11
  405180:	mov	x11, x12
  405184:	mov	x12, x13
  405188:	mov	x13, x14
  40518c:	mov	x14, x0
  405190:	b	4051a0 <ferror@plt+0x2a70>
  405194:	mov	x4, x0
  405198:	mov	w1, #0x6c                  	// #108
  40519c:	strb	w1, [x4], #10
  4051a0:	tst	x2, #0x100
  4051a4:	mov	w5, #0x2d                  	// #45
  4051a8:	mov	w3, #0x72                  	// #114
  4051ac:	csel	w3, w3, w5, ne  // ne = any
  4051b0:	tst	x2, #0x80
  4051b4:	strb	w3, [x14]
  4051b8:	mov	w3, #0x77                  	// #119
  4051bc:	csel	w3, w3, w5, ne  // ne = any
  4051c0:	strb	w3, [x13]
  4051c4:	and	w1, w2, #0x40
  4051c8:	tbz	w2, #11, 405268 <ferror@plt+0x2b38>
  4051cc:	cmp	w1, #0x0
  4051d0:	mov	w3, #0x53                  	// #83
  4051d4:	mov	w1, #0x73                  	// #115
  4051d8:	csel	w1, w1, w3, ne  // ne = any
  4051dc:	tst	x2, #0x20
  4051e0:	strb	w1, [x12]
  4051e4:	mov	w5, #0x2d                  	// #45
  4051e8:	mov	w3, #0x72                  	// #114
  4051ec:	csel	w3, w3, w5, ne  // ne = any
  4051f0:	tst	x2, #0x10
  4051f4:	strb	w3, [x11]
  4051f8:	mov	w3, #0x77                  	// #119
  4051fc:	csel	w3, w3, w5, ne  // ne = any
  405200:	strb	w3, [x10]
  405204:	and	w1, w2, #0x8
  405208:	tbz	w2, #10, 405290 <ferror@plt+0x2b60>
  40520c:	cmp	w1, #0x0
  405210:	mov	w3, #0x53                  	// #83
  405214:	mov	w1, #0x73                  	// #115
  405218:	csel	w1, w1, w3, ne  // ne = any
  40521c:	tst	x2, #0x4
  405220:	strb	w1, [x9]
  405224:	mov	w5, #0x2d                  	// #45
  405228:	mov	w3, #0x72                  	// #114
  40522c:	csel	w3, w3, w5, ne  // ne = any
  405230:	tst	x2, #0x2
  405234:	strb	w3, [x8]
  405238:	mov	w3, #0x77                  	// #119
  40523c:	csel	w3, w3, w5, ne  // ne = any
  405240:	strb	w3, [x7]
  405244:	and	w1, w2, #0x1
  405248:	tbz	w2, #9, 405278 <ferror@plt+0x2b48>
  40524c:	cmp	w1, #0x0
  405250:	mov	w2, #0x54                  	// #84
  405254:	mov	w1, #0x74                  	// #116
  405258:	csel	w1, w1, w2, ne  // ne = any
  40525c:	strb	w1, [x6]
  405260:	strb	wzr, [x4]
  405264:	ret
  405268:	cmp	w1, #0x0
  40526c:	mov	w1, #0x78                  	// #120
  405270:	csel	w1, w1, w5, ne  // ne = any
  405274:	b	4051dc <ferror@plt+0x2aac>
  405278:	cmp	w1, #0x0
  40527c:	mov	w1, #0x78                  	// #120
  405280:	csel	w1, w1, w5, ne  // ne = any
  405284:	strb	w1, [x6]
  405288:	strb	wzr, [x4]
  40528c:	ret
  405290:	cmp	w1, #0x0
  405294:	mov	w1, #0x78                  	// #120
  405298:	csel	w1, w1, w5, ne  // ne = any
  40529c:	b	40521c <ferror@plt+0x2aec>
  4052a0:	mov	x4, x0
  4052a4:	mov	w1, #0x64                  	// #100
  4052a8:	strb	w1, [x4], #10
  4052ac:	b	4051a0 <ferror@plt+0x2a70>
  4052b0:	mov	x4, x0
  4052b4:	mov	w1, #0x62                  	// #98
  4052b8:	strb	w1, [x4], #10
  4052bc:	b	4051a0 <ferror@plt+0x2a70>
  4052c0:	mov	x4, x0
  4052c4:	mov	w1, #0x63                  	// #99
  4052c8:	strb	w1, [x4], #10
  4052cc:	b	4051a0 <ferror@plt+0x2a70>
  4052d0:	mov	x4, x0
  4052d4:	mov	w1, #0x73                  	// #115
  4052d8:	strb	w1, [x4], #10
  4052dc:	b	4051a0 <ferror@plt+0x2a70>
  4052e0:	mov	x4, x0
  4052e4:	mov	w1, #0x70                  	// #112
  4052e8:	strb	w1, [x4], #10
  4052ec:	b	4051a0 <ferror@plt+0x2a70>
  4052f0:	mov	x4, x0
  4052f4:	mov	w1, #0x2d                  	// #45
  4052f8:	strb	w1, [x4], #10
  4052fc:	b	4051a0 <ferror@plt+0x2a70>
  405300:	stp	x29, x30, [sp, #-96]!
  405304:	mov	x29, sp
  405308:	stp	x19, x20, [sp, #16]
  40530c:	stp	x21, x22, [sp, #32]
  405310:	add	x21, sp, #0x38
  405314:	mov	x4, x21
  405318:	tbz	w0, #1, 405328 <ferror@plt+0x2bf8>
  40531c:	add	x4, x21, #0x1
  405320:	mov	w2, #0x20                  	// #32
  405324:	strb	w2, [sp, #56]
  405328:	mov	w2, #0xa                   	// #10
  40532c:	mov	x5, #0x1                   	// #1
  405330:	lsl	x3, x5, x2
  405334:	cmp	x1, x3
  405338:	b.cc	40544c <ferror@plt+0x2d1c>  // b.lo, b.ul, b.last
  40533c:	add	w2, w2, #0xa
  405340:	cmp	w2, #0x46
  405344:	b.ne	405330 <ferror@plt+0x2c00>  // b.any
  405348:	mov	w19, #0x3c                  	// #60
  40534c:	mov	w8, #0xcccd                	// #52429
  405350:	adrp	x6, 406000 <ferror@plt+0x38d0>
  405354:	movk	w8, #0xcccc, lsl #16
  405358:	add	x6, x6, #0xc70
  40535c:	mov	x5, #0xffffffffffffffff    	// #-1
  405360:	and	w7, w0, #0x1
  405364:	umull	x8, w19, w8
  405368:	lsl	x5, x5, x19
  40536c:	lsr	x19, x1, x19
  405370:	bic	x5, x1, x5
  405374:	mov	w3, w19
  405378:	lsr	x8, x8, #35
  40537c:	ldrsb	w1, [x6, w8, sxtw]
  405380:	strb	w1, [x4]
  405384:	cmp	w1, #0x42
  405388:	add	x1, x4, #0x1
  40538c:	csel	w7, w7, wzr, ne  // ne = any
  405390:	cbz	w7, 4053a0 <ferror@plt+0x2c70>
  405394:	add	x1, x4, #0x3
  405398:	mov	w6, #0x4269                	// #17001
  40539c:	sturh	w6, [x4, #1]
  4053a0:	strb	wzr, [x1]
  4053a4:	cbz	x5, 405460 <ferror@plt+0x2d30>
  4053a8:	sub	w2, w2, #0x14
  4053ac:	lsr	x2, x5, x2
  4053b0:	tbz	w0, #2, 405494 <ferror@plt+0x2d64>
  4053b4:	add	x2, x2, #0x5
  4053b8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4053bc:	movk	x0, #0xcccd
  4053c0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4053c4:	movk	x4, #0x1999, lsl #48
  4053c8:	umulh	x20, x2, x0
  4053cc:	lsr	x20, x20, #3
  4053d0:	mul	x1, x20, x0
  4053d4:	umulh	x0, x20, x0
  4053d8:	ror	x1, x1, #1
  4053dc:	lsr	x0, x0, #3
  4053e0:	cmp	x1, x4
  4053e4:	csel	x20, x20, x0, hi  // hi = pmore
  4053e8:	cbz	x20, 405460 <ferror@plt+0x2d30>
  4053ec:	bl	402300 <localeconv@plt>
  4053f0:	cbz	x0, 4054c4 <ferror@plt+0x2d94>
  4053f4:	ldr	x4, [x0]
  4053f8:	cbz	x4, 4054c4 <ferror@plt+0x2d94>
  4053fc:	ldrsb	w1, [x4]
  405400:	adrp	x0, 406000 <ferror@plt+0x38d0>
  405404:	add	x0, x0, #0xc68
  405408:	cmp	w1, #0x0
  40540c:	csel	x4, x0, x4, eq  // eq = none
  405410:	mov	x6, x21
  405414:	mov	x5, x20
  405418:	mov	w3, w19
  40541c:	adrp	x2, 406000 <ferror@plt+0x38d0>
  405420:	add	x2, x2, #0xc78
  405424:	add	x22, sp, #0x40
  405428:	mov	x1, #0x20                  	// #32
  40542c:	mov	x0, x22
  405430:	bl	4022f0 <snprintf@plt>
  405434:	mov	x0, x22
  405438:	bl	402410 <strdup@plt>
  40543c:	ldp	x19, x20, [sp, #16]
  405440:	ldp	x21, x22, [sp, #32]
  405444:	ldp	x29, x30, [sp], #96
  405448:	ret
  40544c:	subs	w19, w2, #0xa
  405450:	b.ne	40534c <ferror@plt+0x2c1c>  // b.any
  405454:	mov	w3, w1
  405458:	mov	w0, #0x42                  	// #66
  40545c:	strh	w0, [x4]
  405460:	mov	x4, x21
  405464:	adrp	x2, 406000 <ferror@plt+0x38d0>
  405468:	add	x2, x2, #0xc88
  40546c:	add	x22, sp, #0x40
  405470:	mov	x1, #0x20                  	// #32
  405474:	mov	x0, x22
  405478:	bl	4022f0 <snprintf@plt>
  40547c:	mov	x0, x22
  405480:	bl	402410 <strdup@plt>
  405484:	ldp	x19, x20, [sp, #16]
  405488:	ldp	x21, x22, [sp, #32]
  40548c:	ldp	x29, x30, [sp], #96
  405490:	ret
  405494:	add	x2, x2, #0x32
  405498:	mov	x5, #0xf5c3                	// #62915
  40549c:	movk	x5, #0x5c28, lsl #16
  4054a0:	lsr	x20, x2, #2
  4054a4:	movk	x5, #0xc28f, lsl #32
  4054a8:	movk	x5, #0x28f5, lsl #48
  4054ac:	umulh	x20, x20, x5
  4054b0:	lsr	x20, x20, #2
  4054b4:	cmp	x20, #0xa
  4054b8:	b.ne	4053e8 <ferror@plt+0x2cb8>  // b.any
  4054bc:	add	w3, w19, #0x1
  4054c0:	b	405460 <ferror@plt+0x2d30>
  4054c4:	adrp	x4, 406000 <ferror@plt+0x38d0>
  4054c8:	add	x4, x4, #0xc68
  4054cc:	b	405410 <ferror@plt+0x2ce0>
  4054d0:	cbz	x0, 4055cc <ferror@plt+0x2e9c>
  4054d4:	stp	x29, x30, [sp, #-64]!
  4054d8:	mov	x29, sp
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	mov	x20, x0
  4054e4:	ldrsb	w4, [x0]
  4054e8:	cbz	w4, 4055bc <ferror@plt+0x2e8c>
  4054ec:	cmp	x1, #0x0
  4054f0:	stp	x21, x22, [sp, #32]
  4054f4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4054f8:	stp	x23, x24, [sp, #48]
  4054fc:	mov	x21, x2
  405500:	mov	x23, x1
  405504:	mov	x22, x3
  405508:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40550c:	b.eq	4055b4 <ferror@plt+0x2e84>  // b.none
  405510:	mov	x19, #0x0                   	// #0
  405514:	nop
  405518:	cmp	w4, #0x2c
  40551c:	ldrsb	w4, [x20, #1]
  405520:	b.eq	40554c <ferror@plt+0x2e1c>  // b.none
  405524:	cbz	w4, 405554 <ferror@plt+0x2e24>
  405528:	add	x20, x20, #0x1
  40552c:	cmp	x21, x19
  405530:	b.hi	405518 <ferror@plt+0x2de8>  // b.pmore
  405534:	mov	w0, #0xfffffffe            	// #-2
  405538:	ldp	x19, x20, [sp, #16]
  40553c:	ldp	x21, x22, [sp, #32]
  405540:	ldp	x23, x24, [sp, #48]
  405544:	ldp	x29, x30, [sp], #64
  405548:	ret
  40554c:	mov	x24, x20
  405550:	cbnz	w4, 405558 <ferror@plt+0x2e28>
  405554:	add	x24, x20, #0x1
  405558:	cmp	x0, x24
  40555c:	b.cs	4055b4 <ferror@plt+0x2e84>  // b.hs, b.nlast
  405560:	sub	x1, x24, x0
  405564:	blr	x22
  405568:	cmn	w0, #0x1
  40556c:	b.eq	4055b4 <ferror@plt+0x2e84>  // b.none
  405570:	str	w0, [x23, x19, lsl #2]
  405574:	add	x19, x19, #0x1
  405578:	ldrsb	w0, [x24]
  40557c:	cbz	w0, 40559c <ferror@plt+0x2e6c>
  405580:	mov	x0, x20
  405584:	ldrsb	w4, [x0, #1]!
  405588:	cbz	w4, 40559c <ferror@plt+0x2e6c>
  40558c:	cmp	x21, x19
  405590:	b.ls	405534 <ferror@plt+0x2e04>  // b.plast
  405594:	mov	x20, x0
  405598:	b	405518 <ferror@plt+0x2de8>
  40559c:	mov	w0, w19
  4055a0:	ldp	x19, x20, [sp, #16]
  4055a4:	ldp	x21, x22, [sp, #32]
  4055a8:	ldp	x23, x24, [sp, #48]
  4055ac:	ldp	x29, x30, [sp], #64
  4055b0:	ret
  4055b4:	ldp	x21, x22, [sp, #32]
  4055b8:	ldp	x23, x24, [sp, #48]
  4055bc:	mov	w0, #0xffffffff            	// #-1
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x29, x30, [sp], #64
  4055c8:	ret
  4055cc:	mov	w0, #0xffffffff            	// #-1
  4055d0:	ret
  4055d4:	nop
  4055d8:	cbz	x0, 405654 <ferror@plt+0x2f24>
  4055dc:	stp	x29, x30, [sp, #-32]!
  4055e0:	mov	x29, sp
  4055e4:	str	x19, [sp, #16]
  4055e8:	mov	x19, x3
  4055ec:	mov	x3, x4
  4055f0:	cmp	x19, #0x0
  4055f4:	ldrsb	w4, [x0]
  4055f8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4055fc:	b.eq	40564c <ferror@plt+0x2f1c>  // b.none
  405600:	ldr	x5, [x19]
  405604:	cmp	x5, x2
  405608:	b.hi	40564c <ferror@plt+0x2f1c>  // b.pmore
  40560c:	cmp	w4, #0x2b
  405610:	b.eq	40563c <ferror@plt+0x2f0c>  // b.none
  405614:	str	xzr, [x19]
  405618:	bl	4054d0 <ferror@plt+0x2da0>
  40561c:	cmp	w0, #0x0
  405620:	b.le	405630 <ferror@plt+0x2f00>
  405624:	ldr	x1, [x19]
  405628:	add	x1, x1, w0, sxtw
  40562c:	str	x1, [x19]
  405630:	ldr	x19, [sp, #16]
  405634:	ldp	x29, x30, [sp], #32
  405638:	ret
  40563c:	add	x0, x0, #0x1
  405640:	add	x1, x1, x5, lsl #2
  405644:	sub	x2, x2, x5
  405648:	b	405618 <ferror@plt+0x2ee8>
  40564c:	mov	w0, #0xffffffff            	// #-1
  405650:	b	405630 <ferror@plt+0x2f00>
  405654:	mov	w0, #0xffffffff            	// #-1
  405658:	ret
  40565c:	nop
  405660:	cmp	x2, #0x0
  405664:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405668:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40566c:	b.eq	405748 <ferror@plt+0x3018>  // b.none
  405670:	stp	x29, x30, [sp, #-64]!
  405674:	mov	x29, sp
  405678:	stp	x19, x20, [sp, #16]
  40567c:	mov	x20, x2
  405680:	mov	x19, x0
  405684:	stp	x21, x22, [sp, #32]
  405688:	mov	w21, #0x1                   	// #1
  40568c:	str	x23, [sp, #48]
  405690:	mov	x23, x1
  405694:	ldrsb	w3, [x0]
  405698:	cbz	w3, 405730 <ferror@plt+0x3000>
  40569c:	nop
  4056a0:	cmp	w3, #0x2c
  4056a4:	ldrsb	w3, [x19, #1]
  4056a8:	b.eq	4056c0 <ferror@plt+0x2f90>  // b.none
  4056ac:	cbz	w3, 40570c <ferror@plt+0x2fdc>
  4056b0:	add	x19, x19, #0x1
  4056b4:	cmp	w3, #0x2c
  4056b8:	ldrsb	w3, [x19, #1]
  4056bc:	b.ne	4056ac <ferror@plt+0x2f7c>  // b.any
  4056c0:	mov	x22, x19
  4056c4:	cbz	w3, 40570c <ferror@plt+0x2fdc>
  4056c8:	cmp	x0, x22
  4056cc:	b.cs	405718 <ferror@plt+0x2fe8>  // b.hs, b.nlast
  4056d0:	sub	x1, x22, x0
  4056d4:	blr	x20
  4056d8:	tbnz	w0, #31, 40571c <ferror@plt+0x2fec>
  4056dc:	asr	w2, w0, #3
  4056e0:	and	w0, w0, #0x7
  4056e4:	lsl	w0, w21, w0
  4056e8:	ldrb	w1, [x23, w2, sxtw]
  4056ec:	orr	w0, w0, w1
  4056f0:	strb	w0, [x23, w2, sxtw]
  4056f4:	ldrsb	w0, [x22]
  4056f8:	cbz	w0, 405730 <ferror@plt+0x3000>
  4056fc:	ldrsb	w3, [x19, #1]!
  405700:	cbz	w3, 405730 <ferror@plt+0x3000>
  405704:	mov	x0, x19
  405708:	b	4056a0 <ferror@plt+0x2f70>
  40570c:	add	x22, x19, #0x1
  405710:	cmp	x0, x22
  405714:	b.cc	4056d0 <ferror@plt+0x2fa0>  // b.lo, b.ul, b.last
  405718:	mov	w0, #0xffffffff            	// #-1
  40571c:	ldp	x19, x20, [sp, #16]
  405720:	ldp	x21, x22, [sp, #32]
  405724:	ldr	x23, [sp, #48]
  405728:	ldp	x29, x30, [sp], #64
  40572c:	ret
  405730:	mov	w0, #0x0                   	// #0
  405734:	ldp	x19, x20, [sp, #16]
  405738:	ldp	x21, x22, [sp, #32]
  40573c:	ldr	x23, [sp, #48]
  405740:	ldp	x29, x30, [sp], #64
  405744:	ret
  405748:	mov	w0, #0xffffffea            	// #-22
  40574c:	ret
  405750:	cmp	x2, #0x0
  405754:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405758:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40575c:	b.eq	40581c <ferror@plt+0x30ec>  // b.none
  405760:	stp	x29, x30, [sp, #-48]!
  405764:	mov	x29, sp
  405768:	stp	x19, x20, [sp, #16]
  40576c:	mov	x19, x0
  405770:	stp	x21, x22, [sp, #32]
  405774:	mov	x21, x2
  405778:	mov	x22, x1
  40577c:	ldrsb	w3, [x0]
  405780:	cbz	w3, 405808 <ferror@plt+0x30d8>
  405784:	nop
  405788:	cmp	w3, #0x2c
  40578c:	ldrsb	w3, [x19, #1]
  405790:	b.eq	4057a8 <ferror@plt+0x3078>  // b.none
  405794:	cbz	w3, 4057e8 <ferror@plt+0x30b8>
  405798:	add	x19, x19, #0x1
  40579c:	cmp	w3, #0x2c
  4057a0:	ldrsb	w3, [x19, #1]
  4057a4:	b.ne	405794 <ferror@plt+0x3064>  // b.any
  4057a8:	mov	x20, x19
  4057ac:	cbz	w3, 4057e8 <ferror@plt+0x30b8>
  4057b0:	cmp	x0, x20
  4057b4:	b.cs	4057f4 <ferror@plt+0x30c4>  // b.hs, b.nlast
  4057b8:	sub	x1, x20, x0
  4057bc:	blr	x21
  4057c0:	tbnz	x0, #63, 4057f8 <ferror@plt+0x30c8>
  4057c4:	ldr	x2, [x22]
  4057c8:	orr	x0, x2, x0
  4057cc:	str	x0, [x22]
  4057d0:	ldrsb	w0, [x20]
  4057d4:	cbz	w0, 405808 <ferror@plt+0x30d8>
  4057d8:	ldrsb	w3, [x19, #1]!
  4057dc:	cbz	w3, 405808 <ferror@plt+0x30d8>
  4057e0:	mov	x0, x19
  4057e4:	b	405788 <ferror@plt+0x3058>
  4057e8:	add	x20, x19, #0x1
  4057ec:	cmp	x0, x20
  4057f0:	b.cc	4057b8 <ferror@plt+0x3088>  // b.lo, b.ul, b.last
  4057f4:	mov	w0, #0xffffffff            	// #-1
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldp	x21, x22, [sp, #32]
  405800:	ldp	x29, x30, [sp], #48
  405804:	ret
  405808:	mov	w0, #0x0                   	// #0
  40580c:	ldp	x19, x20, [sp, #16]
  405810:	ldp	x21, x22, [sp, #32]
  405814:	ldp	x29, x30, [sp], #48
  405818:	ret
  40581c:	mov	w0, #0xffffffea            	// #-22
  405820:	ret
  405824:	nop
  405828:	stp	x29, x30, [sp, #-80]!
  40582c:	mov	x29, sp
  405830:	str	xzr, [sp, #72]
  405834:	cbz	x0, 4058c8 <ferror@plt+0x3198>
  405838:	stp	x19, x20, [sp, #16]
  40583c:	mov	x19, x0
  405840:	mov	x20, x2
  405844:	stp	x21, x22, [sp, #32]
  405848:	mov	w21, w3
  40584c:	stp	x23, x24, [sp, #48]
  405850:	mov	x23, x1
  405854:	str	w3, [x1]
  405858:	str	w3, [x2]
  40585c:	bl	4026a0 <__errno_location@plt>
  405860:	str	wzr, [x0]
  405864:	mov	x22, x0
  405868:	ldrsb	w0, [x19]
  40586c:	cmp	w0, #0x3a
  405870:	b.eq	4058d4 <ferror@plt+0x31a4>  // b.none
  405874:	add	x24, sp, #0x48
  405878:	mov	x0, x19
  40587c:	mov	x1, x24
  405880:	mov	w2, #0xa                   	// #10
  405884:	bl	402500 <strtol@plt>
  405888:	str	w0, [x23]
  40588c:	str	w0, [x20]
  405890:	ldr	w0, [x22]
  405894:	cbnz	w0, 40590c <ferror@plt+0x31dc>
  405898:	ldr	x2, [sp, #72]
  40589c:	cmp	x2, #0x0
  4058a0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4058a4:	b.eq	40590c <ferror@plt+0x31dc>  // b.none
  4058a8:	ldrsb	w3, [x2]
  4058ac:	cmp	w3, #0x3a
  4058b0:	b.eq	405920 <ferror@plt+0x31f0>  // b.none
  4058b4:	cmp	w3, #0x2d
  4058b8:	b.eq	40593c <ferror@plt+0x320c>  // b.none
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldp	x23, x24, [sp, #48]
  4058c8:	mov	w0, #0x0                   	// #0
  4058cc:	ldp	x29, x30, [sp], #80
  4058d0:	ret
  4058d4:	add	x19, x19, #0x1
  4058d8:	add	x1, sp, #0x48
  4058dc:	mov	x0, x19
  4058e0:	mov	w2, #0xa                   	// #10
  4058e4:	bl	402500 <strtol@plt>
  4058e8:	str	w0, [x20]
  4058ec:	ldr	w0, [x22]
  4058f0:	cbnz	w0, 40590c <ferror@plt+0x31dc>
  4058f4:	ldr	x0, [sp, #72]
  4058f8:	cbz	x0, 40590c <ferror@plt+0x31dc>
  4058fc:	ldrsb	w1, [x0]
  405900:	cmp	w1, #0x0
  405904:	ccmp	x0, x19, #0x4, eq  // eq = none
  405908:	b.ne	4058bc <ferror@plt+0x318c>  // b.any
  40590c:	mov	w0, #0xffffffff            	// #-1
  405910:	ldp	x19, x20, [sp, #16]
  405914:	ldp	x21, x22, [sp, #32]
  405918:	ldp	x23, x24, [sp, #48]
  40591c:	b	4058cc <ferror@plt+0x319c>
  405920:	ldrsb	w1, [x2, #1]
  405924:	cbnz	w1, 40593c <ferror@plt+0x320c>
  405928:	ldp	x23, x24, [sp, #48]
  40592c:	str	w21, [x20]
  405930:	ldp	x19, x20, [sp, #16]
  405934:	ldp	x21, x22, [sp, #32]
  405938:	b	4058cc <ferror@plt+0x319c>
  40593c:	str	wzr, [x22]
  405940:	add	x19, x2, #0x1
  405944:	mov	x1, x24
  405948:	mov	x0, x19
  40594c:	mov	w2, #0xa                   	// #10
  405950:	str	xzr, [sp, #72]
  405954:	bl	402500 <strtol@plt>
  405958:	str	w0, [x20]
  40595c:	ldr	w0, [x22]
  405960:	cbz	w0, 4058f4 <ferror@plt+0x31c4>
  405964:	b	40590c <ferror@plt+0x31dc>
  405968:	cmp	x1, #0x0
  40596c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405970:	b.eq	405a44 <ferror@plt+0x3314>  // b.none
  405974:	stp	x29, x30, [sp, #-80]!
  405978:	mov	x29, sp
  40597c:	stp	x19, x20, [sp, #16]
  405980:	mov	x19, x1
  405984:	stp	x21, x22, [sp, #32]
  405988:	add	x22, sp, #0x48
  40598c:	str	x23, [sp, #48]
  405990:	add	x23, sp, #0x40
  405994:	b	4059b8 <ferror@plt+0x3288>
  405998:	cmp	x20, #0x0
  40599c:	add	x19, x3, x4
  4059a0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4059a4:	ccmp	x21, x4, #0x0, ne  // ne = any
  4059a8:	b.ne	405a2c <ferror@plt+0x32fc>  // b.any
  4059ac:	bl	402370 <strncmp@plt>
  4059b0:	cbnz	w0, 405a2c <ferror@plt+0x32fc>
  4059b4:	add	x0, x20, x21
  4059b8:	mov	x1, x23
  4059bc:	bl	404360 <ferror@plt+0x1c30>
  4059c0:	mov	x1, x22
  4059c4:	mov	x20, x0
  4059c8:	mov	x0, x19
  4059cc:	bl	404360 <ferror@plt+0x1c30>
  4059d0:	ldp	x21, x4, [sp, #64]
  4059d4:	mov	x3, x0
  4059d8:	mov	x1, x3
  4059dc:	mov	x0, x20
  4059e0:	mov	x2, x21
  4059e4:	adds	x5, x21, x4
  4059e8:	b.eq	405a14 <ferror@plt+0x32e4>  // b.none
  4059ec:	cmp	x5, #0x1
  4059f0:	b.ne	405998 <ferror@plt+0x3268>  // b.any
  4059f4:	cbz	x20, 405a04 <ferror@plt+0x32d4>
  4059f8:	ldrsb	w5, [x20]
  4059fc:	cmp	w5, #0x2f
  405a00:	b.eq	405a14 <ferror@plt+0x32e4>  // b.none
  405a04:	cbz	x3, 405a2c <ferror@plt+0x32fc>
  405a08:	ldrsb	w5, [x3]
  405a0c:	cmp	w5, #0x2f
  405a10:	b.ne	405998 <ferror@plt+0x3268>  // b.any
  405a14:	mov	w0, #0x1                   	// #1
  405a18:	ldp	x19, x20, [sp, #16]
  405a1c:	ldp	x21, x22, [sp, #32]
  405a20:	ldr	x23, [sp, #48]
  405a24:	ldp	x29, x30, [sp], #80
  405a28:	ret
  405a2c:	mov	w0, #0x0                   	// #0
  405a30:	ldp	x19, x20, [sp, #16]
  405a34:	ldp	x21, x22, [sp, #32]
  405a38:	ldr	x23, [sp, #48]
  405a3c:	ldp	x29, x30, [sp], #80
  405a40:	ret
  405a44:	mov	w0, #0x0                   	// #0
  405a48:	ret
  405a4c:	nop
  405a50:	stp	x29, x30, [sp, #-64]!
  405a54:	mov	x29, sp
  405a58:	stp	x19, x20, [sp, #16]
  405a5c:	mov	x19, x1
  405a60:	orr	x1, x0, x1
  405a64:	cbz	x1, 405ae4 <ferror@plt+0x33b4>
  405a68:	stp	x21, x22, [sp, #32]
  405a6c:	mov	x20, x0
  405a70:	mov	x21, x2
  405a74:	cbz	x0, 405af8 <ferror@plt+0x33c8>
  405a78:	cbz	x19, 405b10 <ferror@plt+0x33e0>
  405a7c:	stp	x23, x24, [sp, #48]
  405a80:	bl	402180 <strlen@plt>
  405a84:	mov	x23, x0
  405a88:	mvn	x0, x0
  405a8c:	mov	x22, #0x0                   	// #0
  405a90:	cmp	x21, x0
  405a94:	b.hi	405acc <ferror@plt+0x339c>  // b.pmore
  405a98:	add	x24, x21, x23
  405a9c:	add	x0, x24, #0x1
  405aa0:	bl	402340 <malloc@plt>
  405aa4:	mov	x22, x0
  405aa8:	cbz	x0, 405acc <ferror@plt+0x339c>
  405aac:	mov	x1, x20
  405ab0:	mov	x2, x23
  405ab4:	bl	402140 <memcpy@plt>
  405ab8:	mov	x2, x21
  405abc:	mov	x1, x19
  405ac0:	add	x0, x22, x23
  405ac4:	bl	402140 <memcpy@plt>
  405ac8:	strb	wzr, [x22, x24]
  405acc:	mov	x0, x22
  405ad0:	ldp	x19, x20, [sp, #16]
  405ad4:	ldp	x21, x22, [sp, #32]
  405ad8:	ldp	x23, x24, [sp, #48]
  405adc:	ldp	x29, x30, [sp], #64
  405ae0:	ret
  405ae4:	ldp	x19, x20, [sp, #16]
  405ae8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  405aec:	ldp	x29, x30, [sp], #64
  405af0:	add	x0, x0, #0xe0
  405af4:	b	402410 <strdup@plt>
  405af8:	mov	x0, x19
  405afc:	mov	x1, x2
  405b00:	ldp	x19, x20, [sp, #16]
  405b04:	ldp	x21, x22, [sp, #32]
  405b08:	ldp	x29, x30, [sp], #64
  405b0c:	b	402590 <strndup@plt>
  405b10:	ldp	x19, x20, [sp, #16]
  405b14:	ldp	x21, x22, [sp, #32]
  405b18:	ldp	x29, x30, [sp], #64
  405b1c:	b	402410 <strdup@plt>
  405b20:	stp	x29, x30, [sp, #-32]!
  405b24:	mov	x2, #0x0                   	// #0
  405b28:	mov	x29, sp
  405b2c:	stp	x19, x20, [sp, #16]
  405b30:	mov	x20, x0
  405b34:	mov	x19, x1
  405b38:	cbz	x1, 405b48 <ferror@plt+0x3418>
  405b3c:	mov	x0, x1
  405b40:	bl	402180 <strlen@plt>
  405b44:	mov	x2, x0
  405b48:	mov	x1, x19
  405b4c:	mov	x0, x20
  405b50:	ldp	x19, x20, [sp, #16]
  405b54:	ldp	x29, x30, [sp], #32
  405b58:	b	405a50 <ferror@plt+0x3320>
  405b5c:	nop
  405b60:	stp	x29, x30, [sp, #-288]!
  405b64:	mov	w9, #0xffffffd0            	// #-48
  405b68:	mov	w8, #0xffffff80            	// #-128
  405b6c:	mov	x29, sp
  405b70:	add	x10, sp, #0xf0
  405b74:	add	x11, sp, #0x120
  405b78:	stp	x11, x11, [sp, #80]
  405b7c:	str	x10, [sp, #96]
  405b80:	stp	w9, w8, [sp, #104]
  405b84:	ldp	x10, x11, [sp, #80]
  405b88:	str	x19, [sp, #16]
  405b8c:	ldp	x8, x9, [sp, #96]
  405b90:	mov	x19, x0
  405b94:	add	x0, sp, #0x48
  405b98:	stp	x10, x11, [sp, #32]
  405b9c:	stp	x8, x9, [sp, #48]
  405ba0:	str	q0, [sp, #112]
  405ba4:	str	q1, [sp, #128]
  405ba8:	str	q2, [sp, #144]
  405bac:	str	q3, [sp, #160]
  405bb0:	str	q4, [sp, #176]
  405bb4:	str	q5, [sp, #192]
  405bb8:	str	q6, [sp, #208]
  405bbc:	str	q7, [sp, #224]
  405bc0:	stp	x2, x3, [sp, #240]
  405bc4:	add	x2, sp, #0x20
  405bc8:	stp	x4, x5, [sp, #256]
  405bcc:	stp	x6, x7, [sp, #272]
  405bd0:	bl	402580 <vasprintf@plt>
  405bd4:	tbnz	w0, #31, 405c04 <ferror@plt+0x34d4>
  405bd8:	ldr	x1, [sp, #72]
  405bdc:	sxtw	x2, w0
  405be0:	mov	x0, x19
  405be4:	bl	405a50 <ferror@plt+0x3320>
  405be8:	mov	x19, x0
  405bec:	ldr	x0, [sp, #72]
  405bf0:	bl	402540 <free@plt>
  405bf4:	mov	x0, x19
  405bf8:	ldr	x19, [sp, #16]
  405bfc:	ldp	x29, x30, [sp], #288
  405c00:	ret
  405c04:	mov	x19, #0x0                   	// #0
  405c08:	mov	x0, x19
  405c0c:	ldr	x19, [sp, #16]
  405c10:	ldp	x29, x30, [sp], #288
  405c14:	ret
  405c18:	stp	x29, x30, [sp, #-80]!
  405c1c:	mov	x29, sp
  405c20:	stp	x21, x22, [sp, #32]
  405c24:	ldr	x21, [x0]
  405c28:	stp	x19, x20, [sp, #16]
  405c2c:	mov	x19, x0
  405c30:	ldrsb	w0, [x21]
  405c34:	cbz	w0, 405d78 <ferror@plt+0x3648>
  405c38:	mov	x0, x21
  405c3c:	mov	x22, x2
  405c40:	stp	x23, x24, [sp, #48]
  405c44:	mov	x24, x1
  405c48:	mov	w23, w3
  405c4c:	mov	x1, x2
  405c50:	bl	4025a0 <strspn@plt>
  405c54:	add	x20, x21, x0
  405c58:	ldrsb	w21, [x21, x0]
  405c5c:	cbz	w21, 405d3c <ferror@plt+0x360c>
  405c60:	cbz	w23, 405ce4 <ferror@plt+0x35b4>
  405c64:	adrp	x0, 406000 <ferror@plt+0x38d0>
  405c68:	mov	w1, w21
  405c6c:	add	x0, x0, #0xc90
  405c70:	bl	4025b0 <strchr@plt>
  405c74:	cbz	x0, 405d14 <ferror@plt+0x35e4>
  405c78:	add	x1, sp, #0x48
  405c7c:	add	x23, x20, #0x1
  405c80:	mov	x0, x23
  405c84:	strb	w21, [sp, #72]
  405c88:	strb	wzr, [sp, #73]
  405c8c:	bl	4043e8 <ferror@plt+0x1cb8>
  405c90:	add	x1, x20, x0
  405c94:	str	x0, [x24]
  405c98:	ldrsb	w1, [x1, #1]
  405c9c:	cmp	w1, #0x0
  405ca0:	ccmp	w21, w1, #0x0, ne  // ne = any
  405ca4:	b.ne	405d3c <ferror@plt+0x360c>  // b.any
  405ca8:	add	x0, x0, #0x2
  405cac:	add	x21, x20, x0
  405cb0:	ldrsb	w1, [x20, x0]
  405cb4:	cbz	w1, 405cc4 <ferror@plt+0x3594>
  405cb8:	mov	x0, x22
  405cbc:	bl	4025b0 <strchr@plt>
  405cc0:	cbz	x0, 405d3c <ferror@plt+0x360c>
  405cc4:	mov	x20, x23
  405cc8:	ldp	x23, x24, [sp, #48]
  405ccc:	str	x21, [x19]
  405cd0:	mov	x0, x20
  405cd4:	ldp	x19, x20, [sp, #16]
  405cd8:	ldp	x21, x22, [sp, #32]
  405cdc:	ldp	x29, x30, [sp], #80
  405ce0:	ret
  405ce4:	mov	x1, x22
  405ce8:	mov	x0, x20
  405cec:	bl	402670 <strcspn@plt>
  405cf0:	str	x0, [x24]
  405cf4:	add	x0, x20, x0
  405cf8:	ldp	x23, x24, [sp, #48]
  405cfc:	str	x0, [x19]
  405d00:	mov	x0, x20
  405d04:	ldp	x19, x20, [sp, #16]
  405d08:	ldp	x21, x22, [sp, #32]
  405d0c:	ldp	x29, x30, [sp], #80
  405d10:	ret
  405d14:	mov	x1, x22
  405d18:	mov	x0, x20
  405d1c:	bl	4043e8 <ferror@plt+0x1cb8>
  405d20:	str	x0, [x24]
  405d24:	add	x21, x20, x0
  405d28:	ldrsb	w1, [x20, x0]
  405d2c:	cbz	w1, 405d5c <ferror@plt+0x362c>
  405d30:	mov	x0, x22
  405d34:	bl	4025b0 <strchr@plt>
  405d38:	cbnz	x0, 405d5c <ferror@plt+0x362c>
  405d3c:	ldp	x23, x24, [sp, #48]
  405d40:	str	x20, [x19]
  405d44:	mov	x20, #0x0                   	// #0
  405d48:	mov	x0, x20
  405d4c:	ldp	x19, x20, [sp, #16]
  405d50:	ldp	x21, x22, [sp, #32]
  405d54:	ldp	x29, x30, [sp], #80
  405d58:	ret
  405d5c:	ldp	x23, x24, [sp, #48]
  405d60:	str	x21, [x19]
  405d64:	mov	x0, x20
  405d68:	ldp	x19, x20, [sp, #16]
  405d6c:	ldp	x21, x22, [sp, #32]
  405d70:	ldp	x29, x30, [sp], #80
  405d74:	ret
  405d78:	mov	x20, #0x0                   	// #0
  405d7c:	mov	x0, x20
  405d80:	ldp	x19, x20, [sp, #16]
  405d84:	ldp	x21, x22, [sp, #32]
  405d88:	ldp	x29, x30, [sp], #80
  405d8c:	ret
  405d90:	stp	x29, x30, [sp, #-32]!
  405d94:	mov	x29, sp
  405d98:	str	x19, [sp, #16]
  405d9c:	mov	x19, x0
  405da0:	b	405dac <ferror@plt+0x367c>
  405da4:	cmp	w0, #0xa
  405da8:	b.eq	405dcc <ferror@plt+0x369c>  // b.none
  405dac:	mov	x0, x19
  405db0:	bl	4023a0 <fgetc@plt>
  405db4:	cmn	w0, #0x1
  405db8:	b.ne	405da4 <ferror@plt+0x3674>  // b.any
  405dbc:	mov	w0, #0x1                   	// #1
  405dc0:	ldr	x19, [sp, #16]
  405dc4:	ldp	x29, x30, [sp], #32
  405dc8:	ret
  405dcc:	mov	w0, #0x0                   	// #0
  405dd0:	ldr	x19, [sp, #16]
  405dd4:	ldp	x29, x30, [sp], #32
  405dd8:	ret
  405ddc:	nop
  405de0:	stp	x29, x30, [sp, #-64]!
  405de4:	mov	x29, sp
  405de8:	stp	x19, x20, [sp, #16]
  405dec:	adrp	x20, 417000 <ferror@plt+0x148d0>
  405df0:	add	x20, x20, #0xdd0
  405df4:	stp	x21, x22, [sp, #32]
  405df8:	adrp	x21, 417000 <ferror@plt+0x148d0>
  405dfc:	add	x21, x21, #0xdc8
  405e00:	sub	x20, x20, x21
  405e04:	mov	w22, w0
  405e08:	stp	x23, x24, [sp, #48]
  405e0c:	mov	x23, x1
  405e10:	mov	x24, x2
  405e14:	bl	402100 <memcpy@plt-0x40>
  405e18:	cmp	xzr, x20, asr #3
  405e1c:	b.eq	405e48 <ferror@plt+0x3718>  // b.none
  405e20:	asr	x20, x20, #3
  405e24:	mov	x19, #0x0                   	// #0
  405e28:	ldr	x3, [x21, x19, lsl #3]
  405e2c:	mov	x2, x24
  405e30:	add	x19, x19, #0x1
  405e34:	mov	x1, x23
  405e38:	mov	w0, w22
  405e3c:	blr	x3
  405e40:	cmp	x20, x19
  405e44:	b.ne	405e28 <ferror@plt+0x36f8>  // b.any
  405e48:	ldp	x19, x20, [sp, #16]
  405e4c:	ldp	x21, x22, [sp, #32]
  405e50:	ldp	x23, x24, [sp, #48]
  405e54:	ldp	x29, x30, [sp], #64
  405e58:	ret
  405e5c:	nop
  405e60:	ret
  405e64:	nop
  405e68:	adrp	x2, 418000 <ferror@plt+0x158d0>
  405e6c:	mov	x1, #0x0                   	// #0
  405e70:	ldr	x2, [x2, #776]
  405e74:	b	402290 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405e78 <.fini>:
  405e78:	stp	x29, x30, [sp, #-16]!
  405e7c:	mov	x29, sp
  405e80:	ldp	x29, x30, [sp], #16
  405e84:	ret
