# pipelined-processor
A 5 stage piplined processor that takes MIPS assembly, compiles it, then executes the instructions, measuring simulated clock cycles. Posted on github purely as a demo. Do not copy, I will be checking repo hits regularly. 
