/*
 * Copyright (C) 2010 ST-Ericsson
 *
 * This file is licensed under  the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

/* MCDE specific declaration */
#ifdef CONFIG_MCDE_ENABLE_FEATURE_HW_V1_SUPPORT

#define U8500_MCDE_REGISTER_BANK_SIZE 0x20
#define U8500_MCDE_BASE_SIZE 0x200

#define U8500_MCDE_EXTSRC_BASE (U8500_MCDE_BASE + U8500_MCDE_BASE_SIZE)
#define U8500_MCDE_EXTSRC_SIZE (U8500_MCDE_REGISTER_BANK_SIZE * 0x10)

#define U8500_MCDE_OVERLAY_BASE (U8500_MCDE_BASE + 0x400)
#define U8500_MCDE_OVERLAY_SIZE (0x20 * 0x10)

#define U8500_MCDE_CHANNELA_CONFIG_BASE (U8500_MCDE_BASE + 0x600)	        /* MCDE channel config registers */
#define U8500_MCDE_CHANNELB_CONFIG_BASE (U8500_MCDE_BASE + 0x600)	        /* MCDE channel config registers */
#define U8500_MCDE_CHANNELC0_CONFIG_BASE (U8500_MCDE_BASE + 0x600)	        /* MCDE channel config registers */
#define U8500_MCDE_CHANNELC1_CONFIG_BASE (U8500_MCDE_BASE + 0x600)	        /* MCDE channel config registers */
#define U8500_MCDE_CHANNEL_CONFIG_SIZE (0x20 * 0x10)

#define U8500_MCDE_CHANNELA_SPECIFIC_REGISTER_BASE    (U8500_MCDE_BASE + 0x800)	/* MCDE channel A specific registers */
#define U8500_MCDE_CHANNELA_SPECIFIC_REGISTER_SIZE    0x200

#define U8500_MCDE_CHANNELB_SPECIFIC_REGISTER_BASE    (U8500_MCDE_BASE + 0xA00)	/* MCDE channel B specific registers */
#define U8500_MCDE_CHANNELB_SPECIFIC_REGISTER_SIZE    0x200

#define U8500_MCDE_CHANNELC0C1_SPECIFIC_REGISTER_BASE (U8500_MCDE_BASE + 0xC00) /* MCDE channel C0/C1 speicific registers */
#define U8500_MCDE_CHANNELC0C1_SPECIFIC_REGISTER_SIZE 0xCB

#define U8500_MCDE_DSI_CHANNEL_BASE (U8500_MCDE_BASE + 0xE00)	        /* MCDE channelC0 config registers */
#define U8500_MCDE_DSI_CHANNEL_SIZE 0x20
#define U8500_MCDE_DSI_SIZE	0xF4
#define U8500_MCDE_DSI_CLOCK_OFFSET 0xF0     /* MCDE DSI clock */
#define U8500_DSI_LINK1_BASE 0xA0351000
#define U8500_DSI_LINK_SIZE 0x1000
#define U8500_DSI_LINK_COUNT 0x3
#define U8500_DSI_LINK2_BASE (U8500_DSI_LINK1_BASE + U8500_DSI_LINK_SIZE)
#define U8500_DSI_LINK3_BASE (U8500_DSI_LINK2_BASE + U8500_DSI_LINK_SIZE)

#define PRCM_HDMICLK_MGT_REG	0x80157058 /** HDMI clock selection */
#define PRCM_MCDECLK_MGT_REG	0x80157064 /** MCDE clock selection */
#define PRCM_TVCLK_MGT_REG	0x8015707c /** MCDE clock selection */

#else	/* CONFIG_MCDE_ENABLE_FEATURE_HW_V1_SUPPORT */

#define U8500_MCDE_REGISTER_SIZE 0x20
#define U8500_MCDE_EXTSRC_BASE 0xA0350200
#define U8500_MCDE_EXTSRC_SIZE (0x20 * 0x10)
#define U8500_MCDE_OVL_BASE 0xA0350400
#define U8500_MCDE_OVL_SIZE (0x20 * 0x10)
#define U8500_MCDE_CHANNELA_CONFIG_BASE 0xA0350600	        /* MCDE channelA config registers */
#define U8500_MCDE_CHANNEL_CONFIG_SIZE (0x20 * 0x10)
#define U8500_MCDE_CHANNELA_SPECIFIC_REGISTER_BASE 0xA0350800	/* MCDE channelA specific registers */
#define U8500_MCDE_CHANNEL_SPECIFIC_REGISTER_SIZE 0x80
#define U8500_MCDE_CHANNELB_CONFIG_BASE 0xA0350600	        /* MCDE channelA config registers */
#define U8500_MCDE_CHANNELB_SPECIFIC_REGISTER_BASE 0xA0350A00	/* MCDE channelA specific registers */
#define U8500_MCDE_CHANNELC0_CONFIG_BASE 0xA0350600	        /* MCDE channelC0 config registers */
#define U8500_MCDE_CHANNELC_SPECIFIC_REGISTER_BASE 0xA0350C00	/* MCDE channelC specific registers */
#define U8500_MCDE_CHANNELC1_CONFIG_BASE 0xA0350600	        /* MCDE channelC1 config registers */
#define U8500_MCDE_CHANNELC_SPECIFIC_REGISTER_BASE 0xA0350C00	/* MCDE channelC specific registers */
#define U8500_MCDE_CHANNELC_SPECIFIC_REGISTER_SIZE 0xA8
#define U8500_MCDE_DSI_CHANNEL_BASE 0xA0350E00	        /* MCDE channelC0 config registers */
#define U8500_MCDE_DSI_CHANNEL_SIZE 0x20
#define U8500_MCDE_DSI_SIZE	0xF4
#define U8500_MCDE_DSI_CLOCK_OFFSET 0xF0     /* MCDE DSI clock */
#define U8500_DSI_LINK1_BASE 0xA0351000
#define U8500_DSI_LINK_SIZE 0x1000
#define U8500_DSI_LINK_COUNT 0x3
#define U8500_DSI_LINK2_BASE (U8500_DSI_LINK1_BASE + U8500_DSI_LINK_SIZE)
#define U8500_DSI_LINK3_BASE (U8500_DSI_LINK2_BASE + U8500_DSI_LINK_SIZE)

#define PRCM_HDMICLK_MGT_REG	0x80157058 /** HDMI clock selection */
#define PRCM_MCDECLK_MGT_REG	0x80157064 /** MCDE clock selection */
#define PRCM_TVCLK_MGT_REG	0x8015707c /** MCDE clock selection */

#endif	/* CONFIG_MCDE_ENABLE_FEATURE_HW_V1_SUPPORT */

