{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687646749583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687646749583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 24 19:45:49 2023 " "Processing started: Sat Jun 24 19:45:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687646749583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646749583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ros2_serial_fpga -c ros2_serial_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646749583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687646749817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687646749817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reader-behave " "Found design unit 1: reader-behave" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758904 ""} { "Info" "ISGN_ENTITY_NAME" "1 reader " "Found entity 1: reader" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646758904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758905 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646758905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758905 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687646758905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646758905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reader " "Elaborating entity \"reader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687646758950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len reader.vhd(29) " "Verilog HDL or VHDL warning at reader.vhd(29): object \"len\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687646758951 "|reader"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc reader.vhd(30) " "Verilog HDL or VHDL warning at reader.vhd(30): object \"crc\" assigned a value but never read" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687646758951 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_len reader.vhd(143) " "VHDL Process Statement warning at reader.vhd(143): inferring latch(es) for signal or variable \"aux_len\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646758995 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_crc reader.vhd(143) " "VHDL Process Statement warning at reader.vhd(143): inferring latch(es) for signal or variable \"aux_crc\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646758996 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pay reader.vhd(143) " "VHDL Process Statement warning at reader.vhd(143): inferring latch(es) for signal or variable \"pay\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646758996 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "payload reader.vhd(143) " "VHDL Process Statement warning at reader.vhd(143): inferring latch(es) for signal or variable \"payload\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646758996 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_full reader.vhd(143) " "VHDL Process Statement warning at reader.vhd(143): inferring latch(es) for signal or variable \"data_full\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646759004 "|reader"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_full reader.vhd(213) " "VHDL Process Statement warning at reader.vhd(213): signal \"data_full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687646759004 "|reader"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "payload reader.vhd(214) " "VHDL Process Statement warning at reader.vhd(214): signal \"payload\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687646759004 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data reader.vhd(208) " "VHDL Process Statement warning at reader.vhd(208): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646759015 "|reader"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_proc reader.vhd(208) " "VHDL Process Statement warning at reader.vhd(208): inferring latch(es) for signal or variable \"next_proc\", which holds its previous value in one or more paths through the process" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687646759020 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEND_DATA:next_proc reader.vhd(213) " "Inferred latch for \"SEND_DATA:next_proc\" at reader.vhd(213)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_full reader.vhd(143) " "Inferred latch for \"data_full\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[0\] reader.vhd(143) " "Inferred latch for \"aux_crc\[0\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[1\] reader.vhd(143) " "Inferred latch for \"aux_crc\[1\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[2\] reader.vhd(143) " "Inferred latch for \"aux_crc\[2\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[3\] reader.vhd(143) " "Inferred latch for \"aux_crc\[3\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[4\] reader.vhd(143) " "Inferred latch for \"aux_crc\[4\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[5\] reader.vhd(143) " "Inferred latch for \"aux_crc\[5\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[6\] reader.vhd(143) " "Inferred latch for \"aux_crc\[6\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[7\] reader.vhd(143) " "Inferred latch for \"aux_crc\[7\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759053 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[8\] reader.vhd(143) " "Inferred latch for \"aux_crc\[8\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[9\] reader.vhd(143) " "Inferred latch for \"aux_crc\[9\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[10\] reader.vhd(143) " "Inferred latch for \"aux_crc\[10\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[11\] reader.vhd(143) " "Inferred latch for \"aux_crc\[11\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[12\] reader.vhd(143) " "Inferred latch for \"aux_crc\[12\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[13\] reader.vhd(143) " "Inferred latch for \"aux_crc\[13\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[14\] reader.vhd(143) " "Inferred latch for \"aux_crc\[14\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[15\] reader.vhd(143) " "Inferred latch for \"aux_crc\[15\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[16\] reader.vhd(143) " "Inferred latch for \"aux_crc\[16\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[17\] reader.vhd(143) " "Inferred latch for \"aux_crc\[17\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[18\] reader.vhd(143) " "Inferred latch for \"aux_crc\[18\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759054 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[19\] reader.vhd(143) " "Inferred latch for \"aux_crc\[19\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[20\] reader.vhd(143) " "Inferred latch for \"aux_crc\[20\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[21\] reader.vhd(143) " "Inferred latch for \"aux_crc\[21\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[22\] reader.vhd(143) " "Inferred latch for \"aux_crc\[22\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[23\] reader.vhd(143) " "Inferred latch for \"aux_crc\[23\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[24\] reader.vhd(143) " "Inferred latch for \"aux_crc\[24\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[25\] reader.vhd(143) " "Inferred latch for \"aux_crc\[25\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[26\] reader.vhd(143) " "Inferred latch for \"aux_crc\[26\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[27\] reader.vhd(143) " "Inferred latch for \"aux_crc\[27\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759055 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[28\] reader.vhd(143) " "Inferred latch for \"aux_crc\[28\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[29\] reader.vhd(143) " "Inferred latch for \"aux_crc\[29\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[30\] reader.vhd(143) " "Inferred latch for \"aux_crc\[30\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_crc\[31\] reader.vhd(143) " "Inferred latch for \"aux_crc\[31\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[0\] reader.vhd(143) " "Inferred latch for \"aux_len\[0\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[1\] reader.vhd(143) " "Inferred latch for \"aux_len\[1\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[2\] reader.vhd(143) " "Inferred latch for \"aux_len\[2\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[3\] reader.vhd(143) " "Inferred latch for \"aux_len\[3\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[4\] reader.vhd(143) " "Inferred latch for \"aux_len\[4\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[5\] reader.vhd(143) " "Inferred latch for \"aux_len\[5\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[6\] reader.vhd(143) " "Inferred latch for \"aux_len\[6\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759056 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[7\] reader.vhd(143) " "Inferred latch for \"aux_len\[7\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[8\] reader.vhd(143) " "Inferred latch for \"aux_len\[8\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[9\] reader.vhd(143) " "Inferred latch for \"aux_len\[9\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[10\] reader.vhd(143) " "Inferred latch for \"aux_len\[10\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[11\] reader.vhd(143) " "Inferred latch for \"aux_len\[11\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[12\] reader.vhd(143) " "Inferred latch for \"aux_len\[12\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[13\] reader.vhd(143) " "Inferred latch for \"aux_len\[13\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[14\] reader.vhd(143) " "Inferred latch for \"aux_len\[14\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759057 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[15\] reader.vhd(143) " "Inferred latch for \"aux_len\[15\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[16\] reader.vhd(143) " "Inferred latch for \"aux_len\[16\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[17\] reader.vhd(143) " "Inferred latch for \"aux_len\[17\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[18\] reader.vhd(143) " "Inferred latch for \"aux_len\[18\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[19\] reader.vhd(143) " "Inferred latch for \"aux_len\[19\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[20\] reader.vhd(143) " "Inferred latch for \"aux_len\[20\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[21\] reader.vhd(143) " "Inferred latch for \"aux_len\[21\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[22\] reader.vhd(143) " "Inferred latch for \"aux_len\[22\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[23\] reader.vhd(143) " "Inferred latch for \"aux_len\[23\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759058 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[24\] reader.vhd(143) " "Inferred latch for \"aux_len\[24\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[25\] reader.vhd(143) " "Inferred latch for \"aux_len\[25\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[26\] reader.vhd(143) " "Inferred latch for \"aux_len\[26\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[27\] reader.vhd(143) " "Inferred latch for \"aux_len\[27\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[28\] reader.vhd(143) " "Inferred latch for \"aux_len\[28\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[29\] reader.vhd(143) " "Inferred latch for \"aux_len\[29\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[30\] reader.vhd(143) " "Inferred latch for \"aux_len\[30\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_len\[31\] reader.vhd(143) " "Inferred latch for \"aux_len\[31\]\" at reader.vhd(143)" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646759059 "|reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_INST " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_INST\"" {  } { { "reader.vhd" "UART_TX_INST" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687646759076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_INST " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_INST\"" {  } { { "reader.vhd" "UART_RX_INST" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687646759078 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[0\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[0\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[1\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[1\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[2\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[2\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[3\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[3\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[4\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[4\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[5\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[5\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[6\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[6\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "w_RX_BYTE\[7\] " "Inserted always-enabled tri-state buffer between \"w_RX_BYTE\[7\]\" and its non-tri-state driver." {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687646759647 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687646759647 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[0\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[1\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[2\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[3\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[4\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[5\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[6\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "w_RX_BYTE\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"w_RX_BYTE\[7\]\" is moved to its source" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687646759648 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1687646759648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_full " "Latch data_full has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_reg.five " "Ports D and ENA on the latch are fed by the same signal fsm_reg.five" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687646759649 ""}  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687646759649 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[0\]~synth " "Node \"w_RX_BYTE\[0\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[1\]~synth " "Node \"w_RX_BYTE\[1\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[2\]~synth " "Node \"w_RX_BYTE\[2\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[3\]~synth " "Node \"w_RX_BYTE\[3\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[4\]~synth " "Node \"w_RX_BYTE\[4\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[5\]~synth " "Node \"w_RX_BYTE\[5\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[6\]~synth " "Node \"w_RX_BYTE\[6\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""} { "Warning" "WMLS_MLS_NODE_NAME" "w_RX_BYTE\[7\]~synth " "Node \"w_RX_BYTE\[7\]~synth\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646759675 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687646759675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w_TX_SERIAL VCC " "Pin \"w_TX_SERIAL\" is stuck at VCC" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687646759675 "|reader|w_TX_SERIAL"} { "Warning" "WMLS_MLS_STUCK_PIN" "w_RX_DV GND " "Pin \"w_RX_DV\" is stuck at GND" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687646759675 "|reader|w_RX_DV"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687646759675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687646759800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687646760347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687646760440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687646760440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_DV " "No output dependent on input pin \"r_TX_DV\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[0\] " "No output dependent on input pin \"r_TX_BYTE\[0\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[1\] " "No output dependent on input pin \"r_TX_BYTE\[1\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[2\] " "No output dependent on input pin \"r_TX_BYTE\[2\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[3\] " "No output dependent on input pin \"r_TX_BYTE\[3\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[4\] " "No output dependent on input pin \"r_TX_BYTE\[4\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[5\] " "No output dependent on input pin \"r_TX_BYTE\[5\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[6\] " "No output dependent on input pin \"r_TX_BYTE\[6\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_TX_BYTE\[7\] " "No output dependent on input pin \"r_TX_BYTE\[7\]\"" {  } { { "reader.vhd" "" { Text "/home/tiago/tiago-projectc/ros2-serial-fpga/fpga/reader.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687646760474 "|reader|r_TX_BYTE[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687646760474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687646760475 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687646760475 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687646760475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687646760475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687646760475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687646760483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 24 19:46:00 2023 " "Processing ended: Sat Jun 24 19:46:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687646760483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687646760483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687646760483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687646760483 ""}
