{"Craig B. Zilles": [["Execution-based prediction using speculative slices", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1145/379240.379246", "isca", 2001]], "Gurindar S. Sohi": [["Execution-based prediction using speculative slices", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1145/379240.379246", "isca", 2001]], "Jamison D. Collins": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "Hong Wang": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "Dean M. Tullsen": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "Christopher J. Hughes": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001], ["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", "isca", 2001]], "Yong-Fong Lee": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "Daniel M. Lavery": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "John Paul Shen": [["Speculative precomputation: long-range prefetching of delinquent loads", ["Jamison D. Collins", "Hong Wang", "Dean M. Tullsen", "Christopher J. Hughes", "Yong-Fong Lee", "Daniel M. Lavery", "John Paul Shen"], "https://doi.org/10.1145/379240.379248", "isca", 2001]], "Rajeev Balasubramonian": [["Dynamically allocating processor resources between nearby and distant ILP", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1145/379240.379249", "isca", 2001]], "Sandhya Dwarkadas": [["Dynamically allocating processor resources between nearby and distant ILP", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1145/379240.379249", "isca", 2001]], "David H. Albonesi": [["Dynamically allocating processor resources between nearby and distant ILP", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1145/379240.379249", "isca", 2001]], "Chi-Keung Luk": [["Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors", ["Chi-Keung Luk"], "https://doi.org/10.1145/379240.379250", "isca", 2001]], "Murali Annavaram": [["Data prefetching by dependence graph precomputation", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/379240.379251", "isca", 2001]], "Jignesh M. Patel": [["Data prefetching by dependence graph precomputation", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/379240.379251", "isca", 2001]], "Edward S. Davidson": [["Data prefetching by dependence graph precomputation", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/379240.379251", "isca", 2001]], "Vinodh Cuppu": [["Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?", ["Vinodh Cuppu", "Bruce L. Jacob"], "https://doi.org/10.1145/379240.379252", "isca", 2001]], "Bruce L. Jacob": [["Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?", ["Vinodh Cuppu", "Bruce L. Jacob"], "https://doi.org/10.1145/379240.379252", "isca", 2001]], "Brian A. Fields": [["Focusing processor policies via critical-path prediction", ["Brian A. Fields", "Shai Rubin", "Rastislav Bodik"], "https://doi.org/10.1145/379240.379253", "isca", 2001]], "Shai Rubin": [["Focusing processor policies via critical-path prediction", ["Brian A. Fields", "Shai Rubin", "Rastislav Bodik"], "https://doi.org/10.1145/379240.379253", "isca", 2001]], "Rastislav Bodik": [["Focusing processor policies via critical-path prediction", ["Brian A. Fields", "Shai Rubin", "Rastislav Bodik"], "https://doi.org/10.1145/379240.379253", "isca", 2001], ["Rapid profiling via stratified sampling", ["S. Subramanya Sastry", "Rastislav Bodik", "James E. Smith"], "https://doi.org/10.1145/379240.379273", "isca", 2001]], "Timothy Sherwood": [["Automated design of finite state machine predictors for customized processors", ["Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1145/379240.379254", "isca", 2001]], "Brad Calder": [["Automated design of finite state machine predictors for customized processors", ["Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1145/379240.379254", "isca", 2001]], "Youfeng Wu": [["Better exploration of region-level value locality with integrated computation reuse and value prediction", ["Youfeng Wu", "Dong-yuan Chen", "Jesse Fang"], "https://doi.org/10.1145/379240.379255", "isca", 2001]], "Dong-yuan Chen": [["Better exploration of region-level value locality with integrated computation reuse and value prediction", ["Youfeng Wu", "Dong-yuan Chen", "Jesse Fang"], "https://doi.org/10.1145/379240.379255", "isca", 2001]], "Jesse Fang": [["Better exploration of region-level value locality with integrated computation reuse and value prediction", ["Youfeng Wu", "Dong-yuan Chen", "Jesse Fang"], "https://doi.org/10.1145/379240.379255", "isca", 2001]], "Lisa Wu": [["CryptoManiac: a fast flexible architecture for secure communication", ["Lisa Wu", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1145/379240.379256", "isca", 2001]], "Christopher T. Weaver": [["CryptoManiac: a fast flexible architecture for secure communication", ["Lisa Wu", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1145/379240.379256", "isca", 2001]], "Todd M. Austin": [["CryptoManiac: a fast flexible architecture for secure communication", ["Lisa Wu", "Christopher T. Weaver", "Todd M. Austin"], "https://doi.org/10.1145/379240.379256", "isca", 2001]], "Ki Hwan Yum": [["QoS provisioning in clusters: an investigation of Router and NIC design", ["Ki Hwan Yum", "Eun Jung Kim", "Chita R. Das"], "https://doi.org/10.1145/379240.379257", "isca", 2001]], "Chita R. Das": [["QoS provisioning in clusters: an investigation of Router and NIC design", ["Ki Hwan Yum", "Eun Jung Kim", "Chita R. Das"], "https://doi.org/10.1145/379240.379257", "isca", 2001]], "Srikanth T. Srinivasan": [["Locality vs. criticality", ["Srikanth T. Srinivasan", "Roy Dz-Ching Ju", "Alvin R. Lebeck", "Chris Wilkerson"], "https://doi.org/10.1145/379240.379258", "isca", 2001]], "Roy Dz-Ching Ju": [["Locality vs. criticality", ["Srikanth T. Srinivasan", "Roy Dz-Ching Ju", "Alvin R. Lebeck", "Chris Wilkerson"], "https://doi.org/10.1145/379240.379258", "isca", 2001]], "Alvin R. Lebeck": [["Locality vs. criticality", ["Srikanth T. Srinivasan", "Roy Dz-Ching Ju", "Alvin R. Lebeck", "Chris Wilkerson"], "https://doi.org/10.1145/379240.379258", "isca", 2001]], "Chris Wilkerson": [["Locality vs. criticality", ["Srikanth T. Srinivasan", "Roy Dz-Ching Ju", "Alvin R. Lebeck", "Chris Wilkerson"], "https://doi.org/10.1145/379240.379258", "isca", 2001]], "An-Chow Lai": [["Dead-block prediction & dead-block correlating prefetchers", ["An-Chow Lai", "Cem Fide", "Babak Falsafi"], "https://doi.org/10.1145/379240.379259", "isca", 2001]], "Cem Fide": [["Dead-block prediction & dead-block correlating prefetchers", ["An-Chow Lai", "Cem Fide", "Babak Falsafi"], "https://doi.org/10.1145/379240.379259", "isca", 2001]], "Babak Falsafi": [["Dead-block prediction & dead-block correlating prefetchers", ["An-Chow Lai", "Cem Fide", "Babak Falsafi"], "https://doi.org/10.1145/379240.379259", "isca", 2001]], "Alex Ramirez": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Luiz Andre Barroso": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Kourosh Gharachorloo": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Robert S. Cohn": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Josep-Lluis Larriba-Pey": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "P. Geoffrey Lowney": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Mateo Valero": [["Code layout optimizations for transaction processing workloads", ["Alex Ramirez", "Luiz Andre Barroso", "Kourosh Gharachorloo", "Robert S. Cohn", "Josep-Lluis Larriba-Pey", "P. Geoffrey Lowney", "Mateo Valero"], "https://doi.org/10.1145/379240.379260", "isca", 2001]], "Michael T. Niemier": [["Exploring and exploiting wire-level pipelining in emerging technologies", ["Michael T. Niemier", "Peter M. Kogge"], "https://doi.org/10.1145/379240.379261", "isca", 2001]], "Peter M. Kogge": [["Exploring and exploiting wire-level pipelining in emerging technologies", ["Michael T. Niemier", "Peter M. Kogge"], "https://doi.org/10.1145/379240.379261", "isca", 2001]], "Seth Copen Goldstein": [["NanoFabrics: spatial computing using molecular electronics", ["Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/379240.379262", "isca", 2001]], "Mihai Budiu": [["NanoFabrics: spatial computing using molecular electronics", ["Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/379240.379262", "isca", 2001]], "David Lie": [["A simple method for extracting models for protocol code", ["David Lie", "Andy Chou", "Dawson R. Engler", "David L. Dill"], "https://doi.org/10.1145/379240.379263", "isca", 2001]], "Andy Chou": [["A simple method for extracting models for protocol code", ["David Lie", "Andy Chou", "Dawson R. Engler", "David L. Dill"], "https://doi.org/10.1145/379240.379263", "isca", 2001]], "Dawson R. Engler": [["A simple method for extracting models for protocol code", ["David Lie", "Andy Chou", "Dawson R. Engler", "David L. Dill"], "https://doi.org/10.1145/379240.379263", "isca", 2001]], "David L. Dill": [["A simple method for extracting models for protocol code", ["David Lie", "Andy Chou", "Dawson R. Engler", "David L. Dill"], "https://doi.org/10.1145/379240.379263", "isca", 2001]], "Milos Prvulovic": [["Removing architectural bottlenecks to the scalability of speculative parallelization", ["Milos Prvulovic", "Maria Jesus Garzaran", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1145/379240.379264", "isca", 2001]], "Maria Jesus Garzaran": [["Removing architectural bottlenecks to the scalability of speculative parallelization", ["Milos Prvulovic", "Maria Jesus Garzaran", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1145/379240.379264", "isca", 2001]], "Lawrence Rauchwerger": [["Removing architectural bottlenecks to the scalability of speculative parallelization", ["Milos Prvulovic", "Maria Jesus Garzaran", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1145/379240.379264", "isca", 2001]], "Josep Torrellas": [["Removing architectural bottlenecks to the scalability of speculative parallelization", ["Milos Prvulovic", "Maria Jesus Garzaran", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1145/379240.379264", "isca", 2001]], "R. Iris Bahar": [["Power and energy reduction via pipeline balancing", ["R. Iris Bahar", "Srilatha Manne"], "https://doi.org/10.1145/379240.379265", "isca", 2001]], "Srilatha Manne": [["Power and energy reduction via pipeline balancing", ["R. Iris Bahar", "Srilatha Manne"], "https://doi.org/10.1145/379240.379265", "isca", 2001]], "Daniele Folegnani": [["Energy-effective issue logic", ["Daniele Folegnani", "Antonio Gonzalez"], "https://doi.org/10.1145/379240.379266", "isca", 2001]], "Antonio Gonzalez": [["Energy-effective issue logic", ["Daniele Folegnani", "Antonio Gonzalez"], "https://doi.org/10.1145/379240.379266", "isca", 2001]], "Stefanos Kaxiras": [["Cache decay: exploiting generational behavior to reduce cache leakage power", ["Stefanos Kaxiras", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1145/379240.379268", "isca", 2001]], "Zhigang Hu": [["Cache decay: exploiting generational behavior to reduce cache leakage power", ["Stefanos Kaxiras", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1145/379240.379268", "isca", 2001]], "Margaret Martonosi": [["Cache decay: exploiting generational behavior to reduce cache leakage power", ["Stefanos Kaxiras", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1145/379240.379268", "isca", 2001]], "Praful Kaul": [["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", "isca", 2001]], "Sarita V. Adve": [["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", "isca", 2001]], "Rohit Jain": [["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", "isca", 2001]], "Jayanth Srinivasan": [["Variability in the execution of multimedia applications and implications for architecture", ["Christopher J. Hughes", "Praful Kaul", "Sarita V. Adve", "Rohit Jain", "Chanik Park", "Jayanth Srinivasan"], "https://doi.org/10.1145/379240.379270", "isca", 2001]], "S. Subramanya Sastry": [["Rapid profiling via stratified sampling", ["S. Subramanya Sastry", "Rastislav Bodik", "James E. Smith"], "https://doi.org/10.1145/379240.379273", "isca", 2001]], "James E. Smith": [["Rapid profiling via stratified sampling", ["S. Subramanya Sastry", "Rastislav Bodik", "James E. Smith"], "https://doi.org/10.1145/379240.379273", "isca", 2001]]}