git clone --depth 1 --no-tags https://github.com/amoghyatnatti/CS4341-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353174620
git clone --depth 1 --no-tags https://github.com/MegaSoC/Xilinx-primitive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354202638
git clone --depth 1 --no-tags https://github.com/klabugue/full_system_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354444742
git clone --depth 1 --no-tags https://github.com/RadLidia/Single-cycle-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353513743
git clone --depth 1 --no-tags https://github.com/vonzate/literate-spoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353552889
git clone --depth 1 --no-tags https://github.com/sangeeta-1/sangeet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355433163
git clone --depth 1 --no-tags https://github.com/UA3MQJ/osc-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355159545
git clone --depth 1 --no-tags https://github.com/yuze98/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356442397
git clone --depth 1 --no-tags https://github.com/oskara-ai/-UART-implementation-with-CPLD-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352959528
git clone --depth 1 --no-tags https://github.com/sonny-heera/finite-state-machines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352819532
git clone --depth 1 --no-tags https://github.com/uestc-panda/CortexM0_SoC_Music.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353643692
git clone --depth 1 --no-tags https://github.com/kalj/fpga-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356160177
git clone --depth 1 --no-tags https://github.com/kadirovgm/MIDI_interface_reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356188855
git clone --depth 1 --no-tags https://github.com/HollyChou98/CMPEN417.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356699976
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_LAB4_group14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358664411
git clone --depth 1 --no-tags https://github.com/anhtuhk/alu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357266475
git clone --depth 1 --no-tags https://github.com/KaiLongHu/Press-to-V-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357552939
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/2_way_set_associative_cache_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357416207
git clone --depth 1 --no-tags https://github.com/mchen77/lab5_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359253908
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774769
git clone --depth 1 --no-tags https://github.com/dino147/Cu-Siguranta-Nu-Module-Pentru-CID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357439652
git clone --depth 1 --no-tags https://github.com/CPEN391ClockedIn/CPEN391_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354968619
git clone --depth 1 --no-tags https://github.com/Brecht-CodeLab/verilog_code_T4_new_freq_alg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358174896
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_Lab3_modified_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358406000
git clone --depth 1 --no-tags https://github.com/Being97/computer-architecture-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356182352
git clone --depth 1 --no-tags https://github.com/MegaSoC/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358257724
git clone --depth 1 --no-tags https://github.com/ale-dam/HT-uP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359802781
git clone --depth 1 --no-tags https://github.com/ManasaaChalla/Computer-Architechture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361886538
git clone --depth 1 --no-tags https://github.com/shubhi704/Hand-Shaking-Protocol-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362414992
git clone --depth 1 --no-tags https://github.com/bntmorgan/eric.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363373501
git clone --depth 1 --no-tags https://github.com/mylittlecorner/debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363481712
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Offset_Binary_Coding-OBC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363585046
git clone --depth 1 --no-tags https://github.com/tiffinyk/mcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361464559
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Skip_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364084534
git clone --depth 1 --no-tags https://github.com/sankaonfire/2to4Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356729183
git clone --depth 1 --no-tags https://github.com/JIHAKLEE/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361350191
git clone --depth 1 --no-tags https://github.com/JeterHwang/ICEXP-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362137065
git clone --depth 1 --no-tags https://github.com/kylecustodio/cs4341-semester-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361918016
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359940072
git clone --depth 1 --no-tags https://github.com/Amrita-Self-Driving-Car/NPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360187146
git clone --depth 1 --no-tags https://github.com/ChengCivi/myi2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362881677
git clone --depth 1 --no-tags https://github.com/jguzzo56/MorseCodeDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362998857
git clone --depth 1 --no-tags https://github.com/parissashahabi/Logisim-RISC-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357557794
git clone --depth 1 --no-tags https://github.com/lastwizard20th/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362185700
git clone --depth 1 --no-tags https://github.com/bvaibhawk/Y-86-Processor-5-stage-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361204697
git clone --depth 1 --no-tags https://github.com/Yen-Lung-Huang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364017712
git clone --depth 1 --no-tags https://github.com/midomethod/LogicDesign_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353510039
git clone --depth 1 --no-tags https://github.com/esarmah100/UT_EE460M_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354170076
git clone --depth 1 --no-tags https://github.com/fmash16/4bit_CPU_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354049756
git clone --depth 1 --no-tags https://github.com/kmkim036/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354012541
git clone --depth 1 --no-tags https://github.com/patilankush/pattern-detecter-and-dynamic-pattern-detecter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355193244
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/VSD-Sky130-OpenLane-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356058227
git clone --depth 1 --no-tags https://github.com/pavelfpl/a10s_ghrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355667063
git clone --depth 1 --no-tags https://github.com/calphool/M3ToVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355797465
git clone --depth 1 --no-tags https://github.com/becca-ls/projetoSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361975928
git clone --depth 1 --no-tags https://github.com/jstimolo/DigitArchETHZ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363135936
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362980563
git clone --depth 1 --no-tags https://github.com/ingframin/digital_circuits_refresh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362487085
git clone --depth 1 --no-tags https://github.com/MistyBlunch/arch_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357439864
git clone --depth 1 --no-tags https://github.com/kuro7766/PipeLineMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359791554
git clone --depth 1 --no-tags https://github.com/shubhi704/SAP-1-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362414601
git clone --depth 1 --no-tags https://github.com/tannerb88/ECE-462-562---Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362951413
git clone --depth 1 --no-tags https://github.com/vbmsouza/microondas_SD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362984856
git clone --depth 1 --no-tags https://github.com/CAESIUS-TIM/verilog_learning_demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363411433
git clone --depth 1 --no-tags https://github.com/benagnes/Ensc450Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355394976
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_VC707.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354681775
git clone --depth 1 --no-tags https://github.com/fleb72/FPGA-Alchitry-7segments-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354831333
git clone --depth 1 --no-tags https://github.com/cGandom/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354824138
git clone --depth 1 --no-tags https://github.com/Lvwings/AD5313R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358540427
git clone --depth 1 --no-tags https://github.com/zxc3wyx/50-commands-pipline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360204656
git clone --depth 1 --no-tags https://github.com/MJVARMA/DigitalAlarmClock-using-Nexys-4-Artix-7-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360762020
git clone --depth 1 --no-tags https://github.com/dipeshmanandhar/ECE4550-FPGA-DIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360575220
git clone --depth 1 --no-tags https://github.com/AlexLanzano/approximate_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356915570
git clone --depth 1 --no-tags https://github.com/btheobald/mips_insp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356341070
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab02-j1_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355891624
git clone --depth 1 --no-tags https://github.com/zwm/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356235220
git clone --depth 1 --no-tags https://github.com/Philngtn/HardwareVerification_Calculator2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358045963
git clone --depth 1 --no-tags https://github.com/Michelle-Dozal/DesignArchitectureOfComputerSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359885090
git clone --depth 1 --no-tags https://github.com/sweatySpaghett1/sweatySpaghett1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364086826
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363497042
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_4_DA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363583789
git clone --depth 1 --no-tags https://github.com/hitczw/small_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355452738
git clone --depth 1 --no-tags https://github.com/Edragon/FPGA_SDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355459357
git clone --depth 1 --no-tags https://github.com/bperritt/simple-processor-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355669789
git clone --depth 1 --no-tags https://github.com/yportne13/exampleSpinalHDLMatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354905014
git clone --depth 1 --no-tags https://github.com/Brecht-CodeLab/verilog_code_T4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355910755
git clone --depth 1 --no-tags https://github.com/Digital-Systems-Design/RandomProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360960121
git clone --depth 1 --no-tags https://github.com/xwang8998/pll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363133140
git clone --depth 1 --no-tags https://github.com/mehrnaz78/CAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357217084
git clone --depth 1 --no-tags https://github.com/labolas89/axis_fraction_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361463073
git clone --depth 1 --no-tags https://github.com/BotOlsen/CosmicProcessingUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361569415
git clone --depth 1 --no-tags https://github.com/kennethGHS/Nios2AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361580457
git clone --depth 1 --no-tags https://github.com/mihai053/ToyRISC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361737978
git clone --depth 1 --no-tags https://github.com/shubhi704/User-defined-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362415543
git clone --depth 1 --no-tags https://github.com/LungHuiWu/Single-cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362397619
git clone --depth 1 --no-tags https://github.com/nxquangce/de2i_150_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362309714
git clone --depth 1 --no-tags https://github.com/jikute/HDLBits_Problems1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359763668
git clone --depth 1 --no-tags https://github.com/SnoopiACK/tse_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353037499
