INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:26:01 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 tehb3/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb2/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.901ns (22.741%)  route 3.061ns (77.259%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=863, unset)          0.537     0.537    tehb3/clk
                         FDCE                                         r  tehb3/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb3/data_reg_reg[4]/Q
                         net (fo=1, unplaced)         0.668     1.380    addi2/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 r  addi2/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.690    addi2/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     1.810 f  addi2/dataOutArray[0]_carry__0/O[2]
                         net (fo=3, unplaced)         0.760     2.570    addi2/data_reg_reg[8][2]
                         LUT6 (Prop_lut6_I4_O)        0.127     2.697 r  addi2/full_reg_i_5__0/O
                         net (fo=8, unplaced)         0.308     3.005    fork8/generateBlocks[1].regblock/full_reg_i_5_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.048 r  fork8/generateBlocks[1].regblock/reg_value_i_3__3/O
                         net (fo=2, unplaced)         0.418     3.466    control_merge2/oehb1/reg_value_reg_19
                         LUT6 (Prop_lut6_I0_O)        0.043     3.509 f  control_merge2/oehb1/reg_value_i_2__7/O
                         net (fo=3, unplaced)         0.288     3.797    mux4/tehb1/data_reg_reg[0]_0
                         LUT2 (Prop_lut2_I1_O)        0.047     3.844 r  mux4/tehb1/readyArray[0]_i_2__3/O
                         net (fo=4, unplaced)         0.294     4.138    tehb2/data_reg_reg[0]_0
                         LUT2 (Prop_lut2_I1_O)        0.043     4.181 r  tehb2/data_reg[10]_i_1__3/O
                         net (fo=11, unplaced)        0.318     4.499    tehb2/enable
                         FDCE                                         r  tehb2/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=863, unset)          0.510     6.510    tehb2/clk
                         FDCE                                         r  tehb2/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb2/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  1.731    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2489.453 ; gain = 273.082 ; free physical = 188100 ; free virtual = 249433
