<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: muju/externals/base/soc/lpc43xx/lpc_chip_43xx/inc/uart_18xx_43xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_67e79311aa0cacfaa5b2685e4afe64af.html">muju</a></li><li class="navelem"><a class="el" href="dir_05ce73a3381df79db5ec1287846eaba2.html">externals</a></li><li class="navelem"><a class="el" href="dir_e97c52e681601d0de72ddf50829b8425.html">base</a></li><li class="navelem"><a class="el" href="dir_0b841e36a59cee30c118b68737c2184b.html">soc</a></li><li class="navelem"><a class="el" href="dir_dfec0b345460144aed1519f795ee1f52.html">lpc43xx</a></li><li class="navelem"><a class="el" href="dir_b88a78d1581bf098e52b184247b64f14.html">lpc_chip_43xx</a></li><li class="navelem"><a class="el" href="dir_947f667bb229333f556e4d5c02029e05.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart_18xx_43xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ring__buffer_8h_source.html">ring_buffer.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart_18xx_43xx.h:</div>
<div class="dyncontent">
<div class="center"><img src="uart__18xx__43xx_8h__incl.png" border="0" usemap="#muju_2externals_2base_2soc_2lpc43xx_2lpc__chip__43xx_2inc_2uart__18xx__43xx_8h" alt=""/></div>
<!-- MAP 0 -->
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="uart__18xx__43xx_8h__dep__incl.png" border="0" usemap="#muju_2externals_2base_2soc_2lpc43xx_2lpc__chip__43xx_2inc_2uart__18xx__43xx_8hdep" alt=""/></div>
<!-- MAP 1 -->
</div>
</div>
<p><a href="uart__18xx__43xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART register block structure.  <a href="struct_l_p_c___u_s_a_r_t___t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06774e65c2ca095c4373122ed9a390b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="memdesc:ga06774e65c2ca095c4373122ed9a390b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Receive Buffer register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga06774e65c2ca095c4373122ed9a390b8">More...</a><br /></td></tr>
<tr class="separator:ga06774e65c2ca095c4373122ed9a390b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a89461d99a43769772276e51a6710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&#160;&#160;&#160;((div) &amp; 0xFF)</td></tr>
<tr class="memdesc:ga55a89461d99a43769772276e51a6710a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Divisor Latch LSB register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga55a89461d99a43769772276e51a6710a">More...</a><br /></td></tr>
<tr class="separator:ga55a89461d99a43769772276e51a6710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85050a24048ffc2de997cd60ea67f9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga85050a24048ffc2de997cd60ea67f9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>
<tr class="memdesc:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Divisor Latch MSB register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gac53f4cc36f13edd3fdf7fd9bab1360e2">More...</a><br /></td></tr>
<tr class="separator:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d480e07f82896893e45b572adeffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:gaf4d480e07f82896893e45b572adeffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafe8ecd345fb121d6b0ce19f4ce6672ba">UART_IER_RBRINT</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Interrupt Enable Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gafe8ecd345fb121d6b0ce19f4ce6672ba">More...</a><br /></td></tr>
<tr class="separator:gafe8ecd345fb121d6b0ce19f4ce6672ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d5f875782af503852f8b8f93292673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa0d5f875782af503852f8b8f93292673">UART_IER_THREINT</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaa0d5f875782af503852f8b8f93292673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f6b167debe3a8e37d40e4d30f1daec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga79f6b167debe3a8e37d40e4d30f1daec">UART_IER_RLSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga79f6b167debe3a8e37d40e4d30f1daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149affc2ce17a660a640f26d3212a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga149affc2ce17a660a640f26d3212a624">UART_IER_MSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga149affc2ce17a660a640f26d3212a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f">UART_IER_CTSINT</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2fcb3a77f3c010d56fccebf59b4cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaab2fcb3a77f3c010d56fccebf59b4cb1">UART_IER_ABEOINT</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaab2fcb3a77f3c010d56fccebf59b4cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddbca0802fdc260ac7966455d53761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ddbca0802fdc260ac7966455d53761b">UART_IER_ABTOINT</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5ddbca0802fdc260ac7966455d53761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101e57e41855d1262e9d9b747854542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&#160;&#160;&#160;(0x307)</td></tr>
<tr class="separator:ga101e57e41855d1262e9d9b747854542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145046fd9bd1d318acffd4770a7432ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&#160;&#160;&#160;(0x30F)</td></tr>
<tr class="separator:ga145046fd9bd1d318acffd4770a7432ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7">UART2_IER_BITMASK</a>&#160;&#160;&#160;(0x38F)</td></tr>
<tr class="separator:gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fadcd32fca709aece83c05f8be1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gab5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab5fadcd32fca709aece83c05f8be1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Interrupt Identification Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gab5fadcd32fca709aece83c05f8be1901">More...</a><br /></td></tr>
<tr class="separator:gab5fadcd32fca709aece83c05f8be1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b20e73585acb416f112502d29554d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="separator:ga29b20e73585acb416f112502d29554d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29486c78b0afdb4b3943defe36d5404c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga29486c78b0afdb4b3943defe36d5404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad443b74131fa7b7aecf0f1c581172faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&#160;&#160;&#160;(0x3CF)</td></tr>
<tr class="separator:gad443b74131fa7b7aecf0f1c581172faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f78952aec5835ac753718323b681910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 1)</td></tr>
<tr class="separator:ga6f78952aec5835ac753718323b681910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&#160;&#160;&#160;(3 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d8f797f3e71e01f4361997fc581b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&#160;&#160;&#160;(2 &lt;&lt; 1)</td></tr>
<tr class="separator:gac646d8f797f3e71e01f4361997fc581b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ba229214955385f11277549b7ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&#160;&#160;&#160;(6 &lt;&lt; 1)</td></tr>
<tr class="separator:ga965ba229214955385f11277549b7ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93160677afbc9c90f7a0baa917a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gafb93160677afbc9c90f7a0baa917a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf02dabd5f0b60345c70379ab8df3e899">UART_IIR_INTID_MODEM</a>&#160;&#160;&#160;(0 &lt;&lt; 1)</td></tr>
<tr class="separator:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO Control Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gadec12ecfc7ae1198cee68f2cad982bcb">More...</a><br /></td></tr>
<tr class="separator:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996e144f7d08cb36aa729f28d74b5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga996e144f7d08cb36aa729f28d74b5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&#160;&#160;&#160;(0xCF)</td></tr>
<tr class="separator:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga94b76465adbb4fb96c821ef0866cbd0f">UART_TX_FIFO_SIZE</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4b4e15936a075bf5054776fbd59676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gaba4b4e15936a075bf5054776fbd59676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264238c2dde9248a73d679c32a74004b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga264238c2dde9248a73d679c32a74004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 6)</td></tr>
<tr class="separator:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="separator:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0d00b51fd6ca0b80b89af4044d94bbc0">UART_LCR_WLEN_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Line Control Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga0d00b51fd6ca0b80b89af4044d94bbc0">More...</a><br /></td></tr>
<tr class="separator:ga0d00b51fd6ca0b80b89af4044d94bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fcefe6db8651be1cb1c066726381d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga916fcefe6db8651be1cb1c066726381d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a703d7a010edb3c940b54537ccdb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga99a703d7a010edb3c940b54537ccdb08">UART_LCR_SBS_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga99a703d7a010edb3c940b54537ccdb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga70ccdedb76a079b8e7c87e5c3709469c">UART_LCR_SBS_1BIT</a>&#160;&#160;&#160;(0 &lt;&lt; 2)</td></tr>
<tr class="separator:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6d36ad770b49b2354ed5cefbc066b7e2">UART_LCR_SBS_2BIT</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga91bc2978f5af5ac9a1f18af284275b39">UART_LCR_PARITY_DIS</a>&#160;&#160;&#160;(0 &lt;&lt; 3)</td></tr>
<tr class="separator:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17566959150e60563687a91817ddf844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&#160;&#160;&#160;(2 &lt;&lt; 4)</td></tr>
<tr class="separator:ga17566959150e60563687a91817ddf844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f83aa82aecd63cf457ea423be643d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga2f83aa82aecd63cf457ea423be643d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c53e30321d4cac13137c66b022e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaae9c53e30321d4cac13137c66b022e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e31fe85eeeb124ff6a471978155356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga28e31fe85eeeb124ff6a471978155356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9fdc7f45b2fb3679b64164b34afb9350">UART_MCR_DTR_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem Control Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga9fdc7f45b2fb3679b64164b34afb9350">More...</a><br /></td></tr>
<tr class="separator:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabf6b55840dea19f6dbc8c8c7077796b3">UART_MCR_RTS_CTRL</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga879d10e97b9b5e01f2b25037aa3d3c96">UART_MCR_LOOPB_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae26cd92b527d6d6ec9f7fd98aeefd94a">UART_MCR_AUTO_RTS_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7769292aa692cb12dce90893fc992d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7769292aa692cb12dce90893fc992d2f">UART_MCR_AUTO_CTS_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga7769292aa692cb12dce90893fc992d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc006116ea98bd8b00e948073b8d749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0cc006116ea98bd8b00e948073b8d749">UART_MCR_BITMASK</a>&#160;&#160;&#160;(0xD3)</td></tr>
<tr class="separator:ga0cc006116ea98bd8b00e948073b8d749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3d83de31d722cd373ee69a2a38aaed43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Line Status Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga3d83de31d722cd373ee69a2a38aaed43">More...</a><br /></td></tr>
<tr class="separator:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c4312a700f6033bf0a075ae41de57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga85c4312a700f6033bf0a075ae41de57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5972ac77db6249142b482356427dcf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga5972ac77db6249142b482356427dcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abf066d0f8b3400880a1909373cf699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1abf066d0f8b3400880a1909373cf699">UART_LSR_TXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga1abf066d0f8b3400880a1909373cf699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad567d8ee9c41def9dea3d84c4633ac27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad567d8ee9c41def9dea3d84c4633ac27">UART1_LSR_BITMASK</a>&#160;&#160;&#160;(0x1FF)</td></tr>
<tr class="separator:gad567d8ee9c41def9dea3d84c4633ac27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad236b1cf377bf1b4600820b8a37c66ca">UART_MSR_DELTA_CTS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad236b1cf377bf1b4600820b8a37c66ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem Status Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gad236b1cf377bf1b4600820b8a37c66ca">More...</a><br /></td></tr>
<tr class="separator:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cee7872a43558a4c2631459198f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2b5cee7872a43558a4c2631459198f9b">UART_MSR_DELTA_DSR</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2b5cee7872a43558a4c2631459198f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2defd6ffec805753fbf799838984ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5b2defd6ffec805753fbf799838984ed">UART_MSR_LO2HI_RI</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b2defd6ffec805753fbf799838984ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b880ad272a1356b38bb5ff30d972378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0b880ad272a1356b38bb5ff30d972378">UART_MSR_DELTA_DCD</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0b880ad272a1356b38bb5ff30d972378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2cd867126cafb765b3d690e10f79b4c0">UART_MSR_CTS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4270c77bd681dee743930df8841765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae4270c77bd681dee743930df8841765e">UART_MSR_DSR</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae4270c77bd681dee743930df8841765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1f4efd8727007b41de36b8b6ab9d4f6b">UART_MSR_RI</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9a85f5379c5d15ebc486c4b174196afb">UART_MSR_DCD</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79745d229ade663104e0a00c7597aa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga79745d229ade663104e0a00c7597aa45">UART_MSR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga79745d229ade663104e0a00c7597aa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Auto baudrate control register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaf6a6a4cb65edff2871ba48d3f2b445dc">More...</a><br /></td></tr>
<tr class="separator:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20674ae8e687d2161ef3fd88f2649036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga20674ae8e687d2161ef3fd88f2649036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e12222f359d7a5a41668cd729b0731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga2e12222f359d7a5a41668cd729b0731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83190d58b42771ee951dfe88aada715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&#160;&#160;&#160;(0x307)</td></tr>
<tr class="separator:gae83190d58b42771ee951dfe88aada715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31933a99dfe9a8afac45c1f26b0cf021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga31933a99dfe9a8afac45c1f26b0cf021">UART_ACR_MODE0</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga31933a99dfe9a8afac45c1f26b0cf021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d690e49a3ccc696e031e8a1480dc1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga25d690e49a3ccc696e031e8a1480dc1d">UART_ACR_MODE1</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga25d690e49a3ccc696e031e8a1480dc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">UART_RS485CTRL_NMM_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART RS485 Control register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">More...</a><br /></td></tr>
<tr class="separator:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaee14296a914ca14d877069414f88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacdaee14296a914ca14d877069414f88f">UART_RS485CTRL_RX_DIS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gacdaee14296a914ca14d877069414f88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4adf900200efcdfaab657b180b30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1e4adf900200efcdfaab657b180b30d1">UART_RS485CTRL_AADEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1e4adf900200efcdfaab657b180b30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0632053088b7e65c6000274a90a76091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0632053088b7e65c6000274a90a76091">UART_RS485CTRL_SEL_DTR</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0632053088b7e65c6000274a90a76091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa00bb66207fce982ed0dbd6325d8fb66">UART_RS485CTRL_DCTRL_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaadf3ec8419a76ba6c3ccd2a4eb9b233b">UART_RS485CTRL_OINV_1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3c90d083989134e4881e0b82e7364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4ab3c90d083989134e4881e0b82e7364">UART_RS485CTRL_BITMASK</a>&#160;&#160;&#160;(0x3F)</td></tr>
<tr class="separator:ga4ab3c90d083989134e4881e0b82e7364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716e4830450b44e4f290e6c99879ba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga716e4830450b44e4f290e6c99879ba99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART IrDA Control Register - valid for 11xx, 17xx/40xx UART0/2/3, 18xx/43xx UART3 only.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga716e4830450b44e4f290e6c99879ba99">More...</a><br /></td></tr>
<tr class="separator:ga716e4830450b44e4f290e6c99879ba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae022dc3e5ad94f95d2805294d97594cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gae022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gae022dc3e5ad94f95d2805294d97594cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4fd2b4e5050b400349138942bfb307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 3)</td></tr>
<tr class="separator:ga2c4fd2b4e5050b400349138942bfb307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822d618fad4a8a146fd8113f827b5d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&#160;&#160;&#160;(0x3F)</td></tr>
<tr class="separator:ga822d618fad4a8a146fd8113f827b5d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga3affaa6bd622295bd6ea0c9f4a70b19c">UART_HDEN_HDEN</a>&#160;&#160;&#160;((1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART half duplex register - ????  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga3affaa6bd622295bd6ea0c9f4a70b19c">More...</a><br /></td></tr>
<tr class="separator:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac14d3bf09ef0b0956626afe3e0fcf83a">UART_SCICTRL_SCIEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Smart card interface Control Register - valid for 11xx, 18xx/43xx UART0/2/3 only.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gac14d3bf09ef0b0956626afe3e0fcf83a">More...</a><br /></td></tr>
<tr class="separator:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga49ad93a6f4c7175b6111716e329bfb36">UART_SCICTRL_NACKDIS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e869912cabe85bef5d11cda3b773f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga48e869912cabe85bef5d11cda3b773f4">UART_SCICTRL_PROTSEL_T1</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga48e869912cabe85bef5d11cda3b773f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadd17c8f0f6239c42d18e4af35ee3effc">UART_SCICTRL_TXRETRY</a>(n)&#160;&#160;&#160;((n &amp; 0x07) &lt;&lt; 5)</td></tr>
<tr class="separator:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac74665d22f8c0c1b18f46a65bbe5031a">UART_SCICTRL_GUARDTIME</a>(n)&#160;&#160;&#160;((n &amp; 0xFF) &lt;&lt; 8)</td></tr>
<tr class="separator:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae53568f606c894a5ffd764cef6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&#160;&#160;&#160;(n &amp; 0x0F)</td></tr>
<tr class="memdesc:ga08ae53568f606c894a5ffd764cef6171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Fractional Divider Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga08ae53568f606c894a5ffd764cef6171">More...</a><br /></td></tr>
<tr class="separator:ga08ae53568f606c894a5ffd764cef6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&#160;&#160;&#160;((n &lt;&lt; 4) &amp; 0xF0)</td></tr>
<tr class="separator:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a8f74c3fc22574793c6218b90fec50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&#160;&#160;&#160;(0xFF)</td></tr>
<tr class="separator:ga61a8f74c3fc22574793c6218b90fec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072">UART_TER1_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Tx Enable Register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072">More...</a><br /></td></tr>
<tr class="separator:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac9ec0de9b40d5d9dd9fed4836a31122f">UART_TER2_TXEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d">UART_SYNCCTRL_SYNC</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Synchronous Control Register - 11xx, 18xx/43xx UART0/2/3 only.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d">More...</a><br /></td></tr>
<tr class="separator:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4776a7aa288f3c34e56db78cfb7032eb">UART_SYNCCTRL_CSRC_MASTER</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5263f24b5804673c99e8c6f09c95aed4">UART_SYNCCTRL_FES</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea12c85ea0d6a9fa91242904c707a285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaea12c85ea0d6a9fa91242904c707a285">UART_SYNCCTRL_TSBYPASS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gaea12c85ea0d6a9fa91242904c707a285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga17ff94fa4369905ab4a5f3bf28f44ced">UART_SYNCCTRL_CSCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5ebb09ebb7c6794ae8b2d1cd2c5fb193">UART_SYNCCTRL_STARTSTOPDISABLE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaedc6fb3d7ba9d561d91f3fdcddcaccce">UART_SYNCCTRL_CCCLR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6220ec27deb21fff77fac8fe82890ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6220ec27deb21fff77fac8fe82890ad2">Chip_UART_TXEnable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6220ec27deb21fff77fac8fe82890ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable transmission on UART TxD pin.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga6220ec27deb21fff77fac8fe82890ad2">More...</a><br /></td></tr>
<tr class="separator:ga6220ec27deb21fff77fac8fe82890ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801600ca2aa7ab55f799178867c12b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga801600ca2aa7ab55f799178867c12b96">Chip_UART_TXDisable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga801600ca2aa7ab55f799178867c12b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable transmission on UART TxD pin.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga801600ca2aa7ab55f799178867c12b96">More...</a><br /></td></tr>
<tr class="separator:ga801600ca2aa7ab55f799178867c12b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa600b8621d1425b1b493238a68f38088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa600b8621d1425b1b493238a68f38088">Chip_UART_SendByte</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:gaa600b8621d1425b1b493238a68f38088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a single data byte through the UART peripheral.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaa600b8621d1425b1b493238a68f38088">More...</a><br /></td></tr>
<tr class="separator:gaa600b8621d1425b1b493238a68f38088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eec9067080637eea7ecfedac6586fe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga8eec9067080637eea7ecfedac6586fe9">Chip_UART_ReadByte</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga8eec9067080637eea7ecfedac6586fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a single byte data from the UART peripheral.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga8eec9067080637eea7ecfedac6586fe9">More...</a><br /></td></tr>
<tr class="separator:ga8eec9067080637eea7ecfedac6586fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5a816f48dc294f330cc2cc7b32f9e88b">Chip_UART_IntEnable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t intMask)</td></tr>
<tr class="memdesc:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART interrupts.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga5a816f48dc294f330cc2cc7b32f9e88b">More...</a><br /></td></tr>
<tr class="separator:ga5a816f48dc294f330cc2cc7b32f9e88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf92136333a1b6efdfd40e96f97d4a24e">Chip_UART_IntDisable</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t intMask)</td></tr>
<tr class="memdesc:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART interrupts.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaf92136333a1b6efdfd40e96f97d4a24e">More...</a><br /></td></tr>
<tr class="separator:gaf92136333a1b6efdfd40e96f97d4a24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e960cbbcc79be17bf52a52ec3595c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga090e960cbbcc79be17bf52a52ec3595c">Chip_UART_GetIntsEnabled</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga090e960cbbcc79be17bf52a52ec3595c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns UART interrupts that are enabled.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga090e960cbbcc79be17bf52a52ec3595c">More...</a><br /></td></tr>
<tr class="separator:ga090e960cbbcc79be17bf52a52ec3595c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a69343d3d7025055dd2326a8fdd3c74">Chip_UART_ReadIntIDReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Interrupt Identification Register (IIR)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a69343d3d7025055dd2326a8fdd3c74">More...</a><br /></td></tr>
<tr class="separator:ga6a69343d3d7025055dd2326a8fdd3c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a9d00d4f324e319e1486138b097874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gac1a9d00d4f324e319e1486138b097874">Chip_UART_SetupFIFOS</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t fcr)</td></tr>
<tr class="memdesc:gac1a9d00d4f324e319e1486138b097874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the UART FIFOs.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gac1a9d00d4f324e319e1486138b097874">More...</a><br /></td></tr>
<tr class="separator:gac1a9d00d4f324e319e1486138b097874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26626229fe35e820bf2daf6a87c43155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga26626229fe35e820bf2daf6a87c43155">Chip_UART_ConfigData</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t config)</td></tr>
<tr class="memdesc:ga26626229fe35e820bf2daf6a87c43155"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure data width, parity and stop bits.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga26626229fe35e820bf2daf6a87c43155">More...</a><br /></td></tr>
<tr class="separator:ga26626229fe35e820bf2daf6a87c43155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8e9260541ab5cacefcacbd94725d52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga7a8e9260541ab5cacefcacbd94725d52">Chip_UART_EnableDivisorAccess</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga7a8e9260541ab5cacefcacbd94725d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to Divisor Latches.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga7a8e9260541ab5cacefcacbd94725d52">More...</a><br /></td></tr>
<tr class="separator:ga7a8e9260541ab5cacefcacbd94725d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga81a3df6028c4b08dba38e4f6330d41d7">Chip_UART_DisableDivisorAccess</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable access to Divisor Latches.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga81a3df6028c4b08dba38e4f6330d41d7">More...</a><br /></td></tr>
<tr class="separator:ga81a3df6028c4b08dba38e4f6330d41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga267fa73ca52d35a7f60f849727c3d2b6">Chip_UART_SetDivisorLatches</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t dll, uint8_t dlm)</td></tr>
<tr class="memdesc:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LSB and MSB divisor latch registers.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga267fa73ca52d35a7f60f849727c3d2b6">More...</a><br /></td></tr>
<tr class="separator:ga267fa73ca52d35a7f60f849727c3d2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef0e0d2ea30182cd99561efe9909707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gadef0e0d2ea30182cd99561efe9909707">Chip_UART_ReadModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gadef0e0d2ea30182cd99561efe9909707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return modem control register/status.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gadef0e0d2ea30182cd99561efe9909707">More...</a><br /></td></tr>
<tr class="separator:gadef0e0d2ea30182cd99561efe9909707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617968b795061ad0e4578aa79c4537d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad617968b795061ad0e4578aa79c4537d">Chip_UART_SetModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mcr)</td></tr>
<tr class="memdesc:gad617968b795061ad0e4578aa79c4537d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set modem control register/status.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gad617968b795061ad0e4578aa79c4537d">More...</a><br /></td></tr>
<tr class="separator:gad617968b795061ad0e4578aa79c4537d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcefa8f847cfa0de2f9292405827874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gabdcefa8f847cfa0de2f9292405827874">Chip_UART_ClearModemControl</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mcr)</td></tr>
<tr class="memdesc:gabdcefa8f847cfa0de2f9292405827874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear modem control register/status.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gabdcefa8f847cfa0de2f9292405827874">More...</a><br /></td></tr>
<tr class="separator:gabdcefa8f847cfa0de2f9292405827874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ab7a9529d102b91760ed5587b279a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf15ab7a9529d102b91760ed5587b279a">Chip_UART_ReadLineStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaf15ab7a9529d102b91760ed5587b279a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Line Status register/status (LSR)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaf15ab7a9529d102b91760ed5587b279a">More...</a><br /></td></tr>
<tr class="separator:gaf15ab7a9529d102b91760ed5587b279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3d5239dec0378e52602633c183e942"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacd3d5239dec0378e52602633c183e942">Chip_UART_ReadModemStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gacd3d5239dec0378e52602633c183e942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Modem Status register/status (MSR)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gacd3d5239dec0378e52602633c183e942">More...</a><br /></td></tr>
<tr class="separator:gacd3d5239dec0378e52602633c183e942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67cb62756a430156bc754a57c72372bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga67cb62756a430156bc754a57c72372bd">Chip_UART_SetScratch</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:ga67cb62756a430156bc754a57c72372bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a byte to the scratchpad register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga67cb62756a430156bc754a57c72372bd">More...</a><br /></td></tr>
<tr class="separator:ga67cb62756a430156bc754a57c72372bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7b67254c1f19bb0b085736049d9879"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafa7b67254c1f19bb0b085736049d9879">Chip_UART_ReadScratch</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gafa7b67254c1f19bb0b085736049d9879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns current byte value in the scratchpad register.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gafa7b67254c1f19bb0b085736049d9879">More...</a><br /></td></tr>
<tr class="separator:gafa7b67254c1f19bb0b085736049d9879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4ae4f3c36bdae1bf8a93c0420ee74b40">Chip_UART_SetAutoBaudReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t acr)</td></tr>
<tr class="memdesc:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set autobaud register options.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga4ae4f3c36bdae1bf8a93c0420ee74b40">More...</a><br /></td></tr>
<tr class="separator:ga4ae4f3c36bdae1bf8a93c0420ee74b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6d30f304047175780d16207bab2b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a6d30f304047175780d16207bab2b09">Chip_UART_ClearAutoBaudReg</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t acr)</td></tr>
<tr class="memdesc:ga6a6d30f304047175780d16207bab2b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear autobaud register options.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga6a6d30f304047175780d16207bab2b09">More...</a><br /></td></tr>
<tr class="separator:ga6a6d30f304047175780d16207bab2b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga0bf41455dd390ae86f95f4bfe43a49a2">Chip_UART_SetRS485Flags</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t ctrl)</td></tr>
<tr class="memdesc:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 control register options.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga0bf41455dd390ae86f95f4bfe43a49a2">More...</a><br /></td></tr>
<tr class="separator:ga0bf41455dd390ae86f95f4bfe43a49a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27379f3351109d53453dfe4833e3f350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga27379f3351109d53453dfe4833e3f350">Chip_UART_ClearRS485Flags</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t ctrl)</td></tr>
<tr class="memdesc:ga27379f3351109d53453dfe4833e3f350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RS485 control register options.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga27379f3351109d53453dfe4833e3f350">More...</a><br /></td></tr>
<tr class="separator:ga27379f3351109d53453dfe4833e3f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga72a3d146a8d6f8a8276080f91c3703e1">Chip_UART_SetRS485Addr</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t addr)</td></tr>
<tr class="memdesc:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 address match value.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga72a3d146a8d6f8a8276080f91c3703e1">More...</a><br /></td></tr>
<tr class="separator:ga72a3d146a8d6f8a8276080f91c3703e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c96142bb767ca604ad468977c5e546c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1c96142bb767ca604ad468977c5e546c">Chip_UART_GetRS485Addr</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga1c96142bb767ca604ad468977c5e546c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RS485 address match value.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga1c96142bb767ca604ad468977c5e546c">More...</a><br /></td></tr>
<tr class="separator:ga1c96142bb767ca604ad468977c5e546c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa983b3f076828ee460a1c7146b3eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga4aa983b3f076828ee460a1c7146b3eac">Chip_UART_SetRS485Delay</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint8_t dly)</td></tr>
<tr class="memdesc:ga4aa983b3f076828ee460a1c7146b3eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RS485 direction control (RTS or DTR) delay value.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga4aa983b3f076828ee460a1c7146b3eac">More...</a><br /></td></tr>
<tr class="separator:ga4aa983b3f076828ee460a1c7146b3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5394200f985c69d25fd0c7434588cf88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="spifi__18xx__43xx_8h.html#a2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga5394200f985c69d25fd0c7434588cf88">Chip_UART_GetRS485Delay</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga5394200f985c69d25fd0c7434588cf88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RS485 direction control (RTS or DTR) delay value.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga5394200f985c69d25fd0c7434588cf88">More...</a><br /></td></tr>
<tr class="separator:ga5394200f985c69d25fd0c7434588cf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf024084be4068e407aab7c30e105f7af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf024084be4068e407aab7c30e105f7af">Chip_UART_Init</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaf024084be4068e407aab7c30e105f7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the pUART peripheral.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaf024084be4068e407aab7c30e105f7af">More...</a><br /></td></tr>
<tr class="separator:gaf024084be4068e407aab7c30e105f7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18c4ebd4be27643e6f848472e778989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaa18c4ebd4be27643e6f848472e778989">Chip_UART_DeInit</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:gaa18c4ebd4be27643e6f848472e778989"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the pUART peripheral.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaa18c4ebd4be27643e6f848472e778989">More...</a><br /></td></tr>
<tr class="separator:gaa18c4ebd4be27643e6f848472e778989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga1b5b93f60a5b0a28e5af5f3f3311bcba">Chip_UART_CheckBusy</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether if UART is busy or not.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga1b5b93f60a5b0a28e5af5f3f3311bcba">More...</a><br /></td></tr>
<tr class="separator:ga1b5b93f60a5b0a28e5af5f3f3311bcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd726b1450510892272857e43854c4c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gacbd726b1450510892272857e43854c4c">Chip_UART_Send</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, const void *data, int numBytes)</td></tr>
<tr class="memdesc:gacbd726b1450510892272857e43854c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a byte array through the UART peripheral (non-blocking)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gacbd726b1450510892272857e43854c4c">More...</a><br /></td></tr>
<tr class="separator:gacbd726b1450510892272857e43854c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06dd61ee7d8483847fea746978cb1c93"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga06dd61ee7d8483847fea746978cb1c93">Chip_UART_Read</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, void *data, int numBytes)</td></tr>
<tr class="memdesc:ga06dd61ee7d8483847fea746978cb1c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data through the UART peripheral (non-blocking)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga06dd61ee7d8483847fea746978cb1c93">More...</a><br /></td></tr>
<tr class="separator:ga06dd61ee7d8483847fea746978cb1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f24dcf53316cbfb204003f506d5be5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga19f24dcf53316cbfb204003f506d5be5">Chip_UART_SetBaud</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t baudrate)</td></tr>
<tr class="memdesc:ga19f24dcf53316cbfb204003f506d5be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets best dividers to get a target bit rate (without fractional divider)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga19f24dcf53316cbfb204003f506d5be5">More...</a><br /></td></tr>
<tr class="separator:ga19f24dcf53316cbfb204003f506d5be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8be13555496e013bb747c19134db9e1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gaf8be13555496e013bb747c19134db9e1">Chip_UART_SetBaudFDR</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t baud)</td></tr>
<tr class="memdesc:gaf8be13555496e013bb747c19134db9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets best dividers to get a target bit rate (with fractional divider)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gaf8be13555496e013bb747c19134db9e1">More...</a><br /></td></tr>
<tr class="separator:gaf8be13555496e013bb747c19134db9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e45d820abdd0e1790ebd61938c100a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gad2e45d820abdd0e1790ebd61938c100a">Chip_UART_SendBlocking</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, const void *data, int numBytes)</td></tr>
<tr class="memdesc:gad2e45d820abdd0e1790ebd61938c100a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a byte array through the UART peripheral (blocking)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gad2e45d820abdd0e1790ebd61938c100a">More...</a><br /></td></tr>
<tr class="separator:gad2e45d820abdd0e1790ebd61938c100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga2b256d39f2fde9f8b923a2f341f5fea3">Chip_UART_ReadBlocking</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, void *data, int numBytes)</td></tr>
<tr class="memdesc:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data through the UART peripheral (blocking)  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga2b256d39f2fde9f8b923a2f341f5fea3">More...</a><br /></td></tr>
<tr class="separator:ga2b256d39f2fde9f8b923a2f341f5fea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gafdd19a312a2bed6ff1ccb47d5b68c248">Chip_UART_RXIntHandlerRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB)</td></tr>
<tr class="memdesc:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive-only interrupt handler for ring buffers.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gafdd19a312a2bed6ff1ccb47d5b68c248">More...</a><br /></td></tr>
<tr class="separator:gafdd19a312a2bed6ff1ccb47d5b68c248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df5e39960a1535118fcfe2fbe90d30"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga74df5e39960a1535118fcfe2fbe90d30">Chip_UART_TXIntHandlerRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB)</td></tr>
<tr class="memdesc:ga74df5e39960a1535118fcfe2fbe90d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit-only interrupt handler for ring buffers.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga74df5e39960a1535118fcfe2fbe90d30">More...</a><br /></td></tr>
<tr class="separator:ga74df5e39960a1535118fcfe2fbe90d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6ed43ed19b9d2a32ece3e50bc2f651a9">Chip_UART_SendRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB, const void *data, int bytes)</td></tr>
<tr class="memdesc:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Populate a transmit ring buffer and start UART transmit.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga6ed43ed19b9d2a32ece3e50bc2f651a9">More...</a><br /></td></tr>
<tr class="separator:ga6ed43ed19b9d2a32ece3e50bc2f651a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54219751466a0fa8d9e75f8689ac99d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#gab54219751466a0fa8d9e75f8689ac99d">Chip_UART_ReadRB</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRB, void *data, int bytes)</td></tr>
<tr class="memdesc:gab54219751466a0fa8d9e75f8689ac99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy data from a receive ring buffer.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#gab54219751466a0fa8d9e75f8689ac99d">More...</a><br /></td></tr>
<tr class="separator:gab54219751466a0fa8d9e75f8689ac99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab537af48951658e60af145690b656e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga8ab537af48951658e60af145690b656e">Chip_UART_IRQRBHandler</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pRXRB, <a class="el" href="struct_r_i_n_g_b_u_f_f___t.html">RINGBUFF_T</a> *pTXRB)</td></tr>
<tr class="memdesc:ga8ab537af48951658e60af145690b656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive/transmit interrupt handler for ring buffers.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga8ab537af48951658e60af145690b656e">More...</a><br /></td></tr>
<tr class="separator:ga8ab537af48951658e60af145690b656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1d74a73290b145868a88e6b5635093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga6d1d74a73290b145868a88e6b5635093">Chip_UART_GetABEOStatus</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART)</td></tr>
<tr class="memdesc:ga6d1d74a73290b145868a88e6b5635093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the Auto Baud status.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga6d1d74a73290b145868a88e6b5635093">More...</a><br /></td></tr>
<tr class="separator:ga6d1d74a73290b145868a88e6b5635093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa733f176891043bb1dd4d87940187f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__18_x_x__43_x_x.html#ga9aa733f176891043bb1dd4d87940187f">Chip_UART_ABCmd</a> (<a class="el" href="struct_l_p_c___u_s_a_r_t___t.html">LPC_USART_T</a> *pUART, uint32_t mode, bool autorestart, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9aa733f176891043bb1dd4d87940187f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start/stop autobaud operation.  <a href="group___u_a_r_t__18_x_x__43_x_x.html#ga9aa733f176891043bb1dd4d87940187f">More...</a><br /></td></tr>
<tr class="separator:ga9aa733f176891043bb1dd4d87940187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
