#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar 15 07:34:26 2022
# Process ID: 14424
# Current directory: X:/SAP/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12004 X:\SAP\lab5\lab5.xpr
# Log file: X:/SAP/lab5/vivado.log
# Journal file: X:/SAP/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab5/lab5.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l5_output_logic.vhd] -no_script -reset -force -quiet
remove_files  X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l5_output_logic.vhd
import_files -norecurse X:/SAP/l4_output_logic.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top output_logic [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter/counter.bd}
create_bd_cell -type module -reference output_logic output_logic_0
set_property location {1 55 237} [get_bd_cells output_logic_0]
set_property location {1 36 35} [get_bd_cells next_state_logic_0]
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
launch_simulation
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_0
endgroup
delete_bd_objs [get_bd_cells gnd_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv FIT:user:dff:1.0 dff_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:dff:1.0 dff_1
endgroup
set_property location {0.5 -168 -74} [get_bd_cells next_state_logic_0]
set_property location {3.5 312 -70} [get_bd_cells output_logic_0]
set_property location {2 14 -117} [get_bd_cells dff_0]
set_property location {2.5 137 -53} [get_bd_cells output_logic_0]
startgroup
make_bd_pins_external  [get_bd_cells next_state_logic_0]
make_bd_intf_pins_external  [get_bd_cells next_state_logic_0]
endgroup
delete_bd_objs [get_bd_nets next_state_logic_0_d0] [get_bd_ports d0_0]
delete_bd_objs [get_bd_nets next_state_logic_0_d1] [get_bd_ports d1_0]
delete_bd_objs [get_bd_nets next_state_logic_0_d2] [get_bd_ports d2_0]
set_property name q0 [get_bd_ports q0_0]
set_property name q1 [get_bd_ports q1_0]
set_property name q2 [get_bd_ports q2_0]
set_property name inc [get_bd_ports inc_0]
set_property name dir [get_bd_ports dir_0]
set_property location {3.5 270 -55} [get_bd_cells output_logic_0]
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_1
endgroup
delete_bd_objs [get_bd_nets dir_0_1] [get_bd_ports dir]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins next_state_logic_0/dir]
save_bd_design
connect_bd_net [get_bd_pins gnd_1/O] [get_bd_pins output_logic_0/inc]
set_property location {4.5 397 -62} [get_bd_cells output_logic_0]
save_bd_design
connect_bd_net [get_bd_pins next_state_logic_0/d0] [get_bd_pins dff_0/d]
connect_bd_net [get_bd_pins next_state_logic_0/d1] [get_bd_pins dff_1/d]
startgroup
create_bd_cell -type ip -vlnv FIT:user:dff:1.0 dff_2
endgroup
set_property location {4 192 -236} [get_bd_cells dff_0]
set_property location {4 218 -87} [get_bd_cells dff_1]
set_property location {4 213 70} [get_bd_cells dff_2]
connect_bd_net [get_bd_pins next_state_logic_0/d2] [get_bd_pins dff_2/d]
save_bd_design
create_bd_port -dir I clk
create_bd_port -dir I reset
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_1/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_2/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_1/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_2/reset]
save_bd_design
delete_bd_objs [get_bd_nets q0_0_1] [get_bd_ports q0]
delete_bd_objs [get_bd_nets q1_0_1] [get_bd_ports q1]
delete_bd_objs [get_bd_nets q2_0_1] [get_bd_ports q2]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins next_state_logic_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins next_state_logic_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins next_state_logic_0/q2]
save_bd_design
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins output_logic_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins output_logic_0/q2]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_2
endgroup
set_property location {5 572 191} [get_bd_cells gnd_2]
connect_bd_net [get_bd_pins gnd_2/O] [get_bd_pins output_logic_0/dir]
delete_bd_objs [get_bd_nets gnd_2_O] [get_bd_cells gnd_2]
delete_bd_objs [get_bd_nets gnd_1_O] [get_bd_cells gnd_1]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins output_logic_0/inc]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins output_logic_0/dir]
save_bd_design
validate_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_cells output_logic_0]
make_bd_intf_pins_external  [get_bd_cells output_logic_0]
endgroup
set_property name y0 [get_bd_ports y0_0]
set_property name y1 [get_bd_ports y1_0]
set_property name y2 [get_bd_ports y2_0]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
create_bd_design "counter_full"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference counter_vhdl counter_vhdl_0
startgroup
create_bd_cell -type ip -vlnv FIT:user:debounce:1.0 debounce_0
endgroup
set_property location {0.5 -247 66} [get_bd_cells debounce_0]
set_property location {1.5 173 -89} [get_bd_cells counter_vhdl_0]
import_files -norecurse X:/SAP/lab3/lab3.srcs/sources_1/bd/decoder/ip/decoder_decoder_7seg_0_0/decoder_decoder_7seg_0_0.xci
export_ip_user_files -of_objects  [get_files  X:/SAP/lab5/lab5.srcs/sources_1/ip/decoder_decoder_7seg_0_0/decoder_decoder_7seg_0_0.xci] -lib_map_path [list {modelsim=X:/SAP/lab5/lab5.cache/compile_simlib/modelsim} {questa=X:/SAP/lab5/lab5.cache/compile_simlib/questa} {riviera=X:/SAP/lab5/lab5.cache/compile_simlib/riviera} {activehdl=X:/SAP/lab5/lab5.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
export_ip_user_files -of_objects  [get_files X:/SAP/lab5/lab5.srcs/sources_1/ip/decoder_decoder_7seg_0_0/decoder_decoder_7seg_0_0.xci] -no_script -reset -force -quiet
remove_files  X:/SAP/lab5/lab5.srcs/sources_1/ip/decoder_decoder_7seg_0_0/decoder_decoder_7seg_0_0.xci
import_files -norecurse X:/SAP/decoder_mix.vhd
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
current_bd_design [get_bd_designs counter]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs counter]
delete_bd_objs [get_bd_cells counter_vhdl_0]
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
create_bd_cell -type module -reference counter_vhdl counter_vhdl_0
create_bd_cell -type module -reference decoder_7seg decoder_7seg_0
set_property location {2.5 355 -58} [get_bd_cells decoder_7seg_0]
set_property location {1.5 29 -50} [get_bd_cells counter_vhdl_0]
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_0
endgroup
set_property location {2 31 125} [get_bd_cells gnd_0]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins decoder_7seg_0/d]
startgroup
make_bd_pins_external  [get_bd_cells debounce_0]
make_bd_intf_pins_external  [get_bd_cells debounce_0]
endgroup
delete_bd_objs [get_bd_nets debounce_0_tl_out]
delete_bd_objs [get_bd_ports tl_out_0]
set_property name clk [get_bd_ports clk_0]
set_property name tl_in [get_bd_ports tl_in_0]
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins counter_vhdl_0/clk]
startgroup
make_bd_pins_external  [get_bd_cells counter_vhdl_0]
make_bd_intf_pins_external  [get_bd_cells counter_vhdl_0]
endgroup
delete_bd_objs [get_bd_nets counter_vhdl_0_y2] [get_bd_ports y2_0]
delete_bd_objs [get_bd_nets counter_vhdl_0_y0] [get_bd_ports y0_0]
delete_bd_objs [get_bd_nets counter_vhdl_0_y1] [get_bd_ports y1_0]
set_property name inc [get_bd_ports inc_0]
set_property name reset [get_bd_ports reset_0]
save_bd_design
delete_bd_objs [get_bd_nets inc_0_1] [get_bd_ports inc]
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset]
delete_bd_objs [get_bd_nets clk_0_1] [get_bd_ports clk]
create_bd_port -dir I -type ce clk
connect_bd_net [get_bd_ports clk] [get_bd_pins debounce_0/clk]
set_property location {-445 51} [get_bd_ports clk]
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins counter_vhdl_0/reset]
set_property location {-450 -66} [get_bd_ports reset]
create_bd_port -dir I inc
connect_bd_net [get_bd_ports inc] [get_bd_pins counter_vhdl_0/inc]
set_property location {-448 -110} [get_bd_ports inc]
save_bd_design
connect_bd_net [get_bd_pins counter_vhdl_0/y0] [get_bd_pins decoder_7seg_0/a]
connect_bd_net [get_bd_pins counter_vhdl_0/y1] [get_bd_pins decoder_7seg_0/b]
connect_bd_net [get_bd_pins counter_vhdl_0/y2] [get_bd_pins decoder_7seg_0/c]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_cells decoder_7seg_0]
make_bd_intf_pins_external  [get_bd_cells decoder_7seg_0]
endgroup
set_property name f_a [get_bd_ports f_a_0]
set_property name f_b [get_bd_ports f_b_0]
set_property name f_c [get_bd_ports f_c_0]
set_property name f_d [get_bd_ports f_d_0]
set_property name f_e [get_bd_ports f_e_0]
set_property name f_f [get_bd_ports f_f_0]
set_property name f_g [get_bd_ports f_g_0]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_full_vhdl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter/counter.bd}
delete_bd_objs [get_bd_nets output_logic_0_y2] [get_bd_nets output_logic_0_y0] [get_bd_nets output_logic_0_y1] [get_bd_cells output_logic_0]
create_bd_cell -type module -reference output_logic output_logic_0
set_property location {4.5 499 -48} [get_bd_cells output_logic_0]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins output_logic_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q1]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q2]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins output_logic_0/inc]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins output_logic_0/dir]
delete_bd_objs [get_bd_nets dff_1_q]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins output_logic_0/q2]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins next_state_logic_0/q1]
save_bd_design
connect_bd_net [get_bd_ports y0] [get_bd_pins output_logic_0/y0]
connect_bd_net [get_bd_ports y1] [get_bd_pins output_logic_0/y1]
connect_bd_net [get_bd_ports y2] [get_bd_pins output_logic_0/y2]
save_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top output_logic [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch behavioral [current_fileset]
set_property top_file X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_vhdl [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file X:/SAP/lab5/lab5.srcs/sources_1/imports/tmp/counter.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter_full/counter_full.bd}
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter_full/counter_full.bd}
delete_bd_objs [get_bd_nets inc_1] [get_bd_nets reset_1] [get_bd_nets counter_vhdl_0_y1] [get_bd_nets debounce_0_tl_out] [get_bd_nets counter_vhdl_0_y0] [get_bd_nets counter_vhdl_0_y2] [get_bd_cells counter_vhdl_0]
create_bd_cell -type module -reference counter_vhdl counter_vhdl_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_full_vhdl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports reset] [get_bd_pins counter_vhdl_0/reset]
connect_bd_net [get_bd_ports inc] [get_bd_pins counter_vhdl_0/inc]
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins counter_vhdl_0/clk]
connect_bd_net [get_bd_pins counter_vhdl_0/y0] [get_bd_pins decoder_7seg_0/a]
connect_bd_net [get_bd_pins counter_vhdl_0/y1] [get_bd_pins decoder_7seg_0/b]
connect_bd_net [get_bd_pins counter_vhdl_0/y2] [get_bd_pins decoder_7seg_0/c]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
reset_run synth_1
update_module_reference counter_output_logic_0_1
update_module_reference counter_full_counter_vhdl_0_2
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property iostandard LVCMOS33 [get_ports [list clk f_a f_b f_c f_d f_e f_f f_g inc reset tl_in]]
set_property drive 12 [get_ports [list f_a f_b f_c f_d f_e f_f f_g]]
set_property slew SLOW [get_ports [list f_a f_b f_c f_d f_e f_f f_g]]
place_ports clk W5
set_property package_pin "" [get_ports [list  f_a]]
set_property package_pin "" [get_ports [list  f_g]]
place_ports reset T17
place_ports tl_in W19
place_ports inc V17
place_ports f_a W7
place_ports f_b W6
place_ports f_c U8
place_ports f_d V8
place_ports f_e U5
place_ports f_f V5
place_ports f_g U7
file mkdir X:/SAP/lab5/lab5.srcs/constrs_1/new
close [ open X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc w ]
add_files -fileset constrs_1 X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc
set_property target_constrs_file X:/SAP/lab5/lab5.srcs/constrs_1/new/counter.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {X:/SAP/lab5/lab5.runs/impl_1/counter_full_vhdl.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/SAP/lab5/lab5.runs/impl_1/counter_full_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter_full/counter_full.bd}
open_bd_design {X:/SAP/lab5/lab5.srcs/sources_1/bd/counter/counter.bd}
