---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/structs/anonymous-namespace-aarch64simdinstropt-cpp-/aarch64simdinstropt
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - struct
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64SIMDInstrOpt` Struct Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>struct anonymous_namespace{AArch64SIMDInstrOpt.cpp}::AArch64SIMDInstrOpt</CodeBlock>

## Base struct

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a></>}>
<a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a> - This class adapts the <a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> interface to allow convenient creation of passes that operate on the <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> representation. <a href="/docs/api/classes/llvm/machinefunctionpass/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ae6a9da5892d37573f09d9d63c80b85a9">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#aaaa4405aa609fc3cebea46e423a471c1">AArch64SIMDInstrOpt</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a89aacbc7e01458ec72953b9edab0558b">determineSrcReg</a> (MachineInstr &amp;MI) const</>}>
Return the number of useful source registers for this instruction (2 for ST2 and 4 for ST4). <a href="#a89aacbc7e01458ec72953b9edab0558b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#abb9369961f2bf07ea2c0b287b695b1a0">getPassName</a> () const override</>}>
getPassName - Return a nice clean name for a pass. <a href="#abb9369961f2bf07ea2c0b287b695b1a0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa26fba7384acba48becbf2f67547c437">optimizeLdStInterleave</a> (MachineInstr &amp;MI)</>}>
Load/Store Interleaving instructions are not always beneficial. <a href="#aa26fba7384acba48becbf2f67547c437">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a370295a9498306cec66248f1c1fd8416">optimizeVectElement</a> (MachineInstr &amp;MI)</>}>
Certain SIMD instructions with vector element operand are not efficient. <a href="#a370295a9498306cec66248f1c1fd8416">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a51b6112b4ae42ce9cd677fcb2bb1af19">processSeqRegInst</a> (MachineInstr &#42;DefiningMI, unsigned &#42;StReg, unsigned &#42;StRegKill, unsigned NumArg) const</>}>
<a href="/docs/api/classes/llvm/sys/process">Process</a> The REG&#95;SEQUENCE instruction, and extract the source operands of the ST2/4 instruction from it. <a href="#a51b6112b4ae42ce9cd677fcb2bb1af19">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5536577e4a955f5327410bda9cf3e7ed">reuseDUP</a> (MachineInstr &amp;MI, unsigned DupOpcode, unsigned SrcReg, unsigned LaneNumber, unsigned &#42;DestReg) const</>}>
Check whether an equivalent DUP instruction has already been created or not. <a href="#a5536577e4a955f5327410bda9cf3e7ed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9ab07fceeb056e44371448f9650b9ae5">runOnMachineFunction</a> (MachineFunction &amp;Fn) override</>}>
runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis. <a href="#a9ab07fceeb056e44371448f9650b9ae5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3b87d9f9d3ea5fcffea02f2f8e9bb55f">shouldExitEarly</a> (MachineFunction &#42;MF, Subpass SP)</>}>
Determine if we need to exit the instruction replacement optimization passes early. <a href="#a3b87d9f9d3ea5fcffea02f2f8e9bb55f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60304883d8f734890e4b824b28b9ad9e">shouldReplaceInst</a> (MachineFunction &#42;MF, const MCInstrDesc &#42;InstDesc, SmallVectorImpl&lt; const MCInstrDesc &#42; &gt; &amp;ReplInstrMCID)</>}>
Based only on latency of instructions, determine if it is cost efficient to replace the instruction InstDesc by the instructions stored in the array InstDescRepl. <a href="#a60304883d8f734890e4b824b28b9ad9e">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::unordered&#95;map&lt; std::string, bool &gt;</>}
  name={<><a href="#a96caef8064bb3913d19439c864fedd9b">InterlEarlyExit</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::vector&lt; <a href="/docs/api/structs/anonymous-namespace-aarch64simdinstropt-cpp-/aarch64simdinstropt/instreplinfo">InstReplInfo</a> &gt;</>}
  name={<><a href="#addec728e7ca539ab310903052ab94846">IRT</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;</>}
  name={<><a href="#a0f313b513f3f58a20a97f75e960bc684">MRI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a></>}
  name={<><a href="#ade86add59ad89d5435c7530b98f82249">SchedModel</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::map&lt; std::pair&lt; unsigned, std::string &gt;, bool &gt;</>}
  name={<><a href="#a20a3e5f1f85fae6ece35b3acf5563361">SIMDInstrTable</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;</>}
  name={<><a href="#a71b0830d2fada1d3d9b14ba3a6a76d0d">TII</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type="char"
  name={<><a href="#ab49fdc69d0520e24eb7c266e3fc1c1eb">ID</a> = 0</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned</>}
  name={<><a href="#a4dc9d2e2146ca2b8379866cbb56cfe00">MaxNumRepl</a> = 10</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 67 of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.

<SectionDefinition>

## Enumerations

### enum  {#ae6a9da5892d37573f09d9d63c80b85a9}

<MemberDefinition
  prototype={<>enum anonymous_namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::Subpass </>}>

<EnumerationList title="Enumeration values">

<Link id="ae6a9da5892d37573f09d9d63c80b85a9ae1ab7d337587b351cb6a6dc7a660d300" />
<EnumerationListItem name="VectorElem">

</EnumerationListItem>

<Link id="ae6a9da5892d37573f09d9d63c80b85a9aae88eb6bd761da8be9a60a00cf30c141" />
<EnumerationListItem name="Interleave">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### AArch64SIMDInstrOpt() {#aaaa4405aa609fc3cebea46e423a471c1}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::AArch64SIMDInstrOpt ()</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00153">153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### determineSrcReg() {#a89aacbc7e01458ec72953b9edab0558b}

<MemberDefinition
  prototype={<>unsigned AArch64SIMDInstrOpt::determineSrcReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>
Return the number of useful source registers for this instruction (2 for ST2 and 4 for ST4).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00198">198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### getPassName() {#abb9369961f2bf07ea2c0b287b695b1a0}

<MemberDefinition
  prototype={<>StringRef anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::getPassName () const</>}
  labels = {["inline", "virtual"]}>
getPassName - Return a nice clean name for a pass.

This usually implemented in terms of the name that is registered by one of the Registration templates, but can be overloaded directly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00202">202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### optimizeLdStInterleave() {#aa26fba7384acba48becbf2f67547c437}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::optimizeLdStInterleave (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>
Load/Store Interleaving instructions are not always beneficial.

Replace them by ZIP instructionand classical load/store. Return true if the SIMD instruction is modified.

Replace them by ZIP instructions and classical load/store.

For example: st2 &#123;v0.4s, v1.4s&#125;, addr

Is rewritten into: zip1 v2.4s, v0.4s, v1.4s zip2 v3.4s, v0.4s, v1.4s stp q2, q3, addr For example: st4 &#123;v0.4s, v1.4s, v2.4s, v3.4s&#125;, addr

Is rewritten into: zip1 v4.4s, v0.4s, v2.4s zip2 v5.4s, v0.4s, v2.4s zip1 v6.4s, v1.4s, v3.4s zip2 v7.4s, v1.4s, v3.4s zip1 v8.4s, v4.4s, v6.4s zip2 v9.4s, v4.4s, v6.4s zip1 v10.4s, v5.4s, v7.4s zip2 v11.4s, v5.4s, v7.4s stp q8, q9, addr stp q10, q11, addr+32

Currently only instructions related to ST2 and ST4 are considered. Other may be added later. Return true if the SIMD instruction is modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00194">194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### optimizeVectElement() {#a370295a9498306cec66248f1c1fd8416}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::optimizeVectElement (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI)</>}>
Certain SIMD instructions with vector element operand are not efficient.

Rewrite them into SIMD instructions with vector operands. This rewrite is driven by the latency of the instructions. Return true if the SIMD instruction is modified.

Rewrite them into SIMD instructions with vector operands. This rewrite is driven by the latency of the instructions. The instruction of concerns are for the time being FMLA, FMLS, FMUL, and FMULX and hence they are hardcoded.

For example: fmla v0.4s, v1.4s, v2.s&#91;1&#93;

Is rewritten into dup v3.4s, v2.s&#91;1&#93; // DUP not necessary if redundant fmla v0.4s, v1.4s, v3.4s

Return true if the SIMD instruction is modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00181">181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### processSeqRegInst() {#a51b6112b4ae42ce9cd677fcb2bb1af19}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::processSeqRegInst (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42; DefiningMI, unsigned &#42; StReg, unsigned &#42; StRegKill, unsigned NumArg) const</>}>
<a href="/docs/api/classes/llvm/sys/process">Process</a> The REG&#95;SEQUENCE instruction, and extract the source operands of the ST2/4 instruction from it.

Example of such instructions. dest = REG&#95;SEQUENCE st2&#95;src1, dsub0, st2&#95;src2, dsub1; Return true when the instruction is processed successfully.

Example of such instruction. dest = REG&#95;SEQUENCE st2&#95;src1, dsub0, st2&#95;src2, dsub1; Return true when the instruction is processed successfully.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### reuseDUP() {#a5536577e4a955f5327410bda9cf3e7ed}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::reuseDUP (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned DupOpcode, unsigned SrcReg, unsigned LaneNumber, unsigned &#42; DestReg) const</>}>
Check whether an equivalent DUP instruction has already been created or not.

Return true when the DUP instruction already exists. In this case, DestReg will point to the destination of the already created DUP.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00174">174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#a9ab07fceeb056e44371448f9650b9ae5}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["virtual"]}>
runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### shouldExitEarly() {#a3b87d9f9d3ea5fcffea02f2f8e9bb55f}

<MemberDefinition
  prototype={<>bool AArch64SIMDInstrOpt::shouldExitEarly (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, <a href="#ae6a9da5892d37573f09d9d63c80b85a9">Subpass</a> SP)</>}>
Determine if we need to exit the instruction replacement optimization passes early.

Determine if we need to exit this pass for a kind of instruction replacement early.

This makes sure that no compile time is spent in this pass for targets with no need for any of these optimizations. Return true if early exit of the pass is recommended.

This makes sure that no compile time is spent in this pass for targets with no need for any of these optimizations beyond performing this check. Return true if early exit of this pass for a kind of instruction replacement is recommended for a target.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00168">168</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### shouldReplaceInst() {#a60304883d8f734890e4b824b28b9ad9e}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::shouldReplaceInst (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &#42; InstDesc, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &#42; &gt; &amp; ReplInstrMCID)</>}>
Based only on latency of instructions, determine if it is cost efficient to replace the instruction InstDesc by the instructions stored in the array InstDescRepl.

Return true if replacement is expected to be faster.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00161">161</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### InterlEarlyExit {#a96caef8064bb3913d19439c864fedd9b}

<MemberDefinition
  prototype={<>std::unordered&#95;map&lt;std::string, bool&gt; anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::InterlEarlyExit</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00080">80</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### IRT {#addec728e7ca539ab310903052ab94846}

<MemberDefinition
  prototype={<>std::vector&lt;InstReplInfo&gt; anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::IRT</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### MRI {#a0f313b513f3f58a20a97f75e960bc684}

<MemberDefinition
  prototype={<>MachineRegisterInfo&#42; anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::MRI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00071">71</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### SchedModel {#ade86add59ad89d5435c7530b98f82249}

<MemberDefinition
  prototype={<>TargetSchedModel anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::SchedModel</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00072">72</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### SIMDInstrTable {#a20a3e5f1f85fae6ece35b3acf5563361}

<MemberDefinition
  prototype={<>std::map&lt;std::pair&lt;unsigned, std::string&gt;, bool&gt; anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::SIMDInstrTable</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00077">77</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### TII {#a71b0830d2fada1d3d9b14ba3a6a76d0d}

<MemberDefinition
  prototype={<>const TargetInstrInfo&#42; anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::TII</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Attributes

### ID {#ab49fdc69d0520e24eb7c266e3fc1c1eb}

<MemberDefinition
  prototype={<>char anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::ID = 0</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00068">68</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

### MaxNumRepl {#a4dc9d2e2146ca2b8379866cbb56cfe00}

<MemberDefinition
  prototype={<>const unsigned anonymous&#95;namespace&#123;AArch64SIMDInstrOpt.cpp&#125;::AArch64SIMDInstrOpt::MaxNumRepl = 10</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this struct was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64simdinstropt-cpp">AArch64SIMDInstrOpt.cpp</a></li>
</ul>

</DoxygenPage>
