Analysis & Elaboration report for Harvard_Processor
Tue Aug 13 12:32:06 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for Ram:ram|altsyncram:altsyncram_component|altsyncram_d5s3:auto_generated
  6. Source assignments for Rom:rom|altsyncram:altsyncram_component|altsyncram_pbs3:auto_generated
  7. Parameter Settings for User Entity Instance: Processador_Completo:proc|processador_fsm:FSM
  8. Parameter Settings for User Entity Instance: Processador_Completo:proc|ULA:ULA
  9. Parameter Settings for User Entity Instance: Ram:ram|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: Rom:rom|altsyncram:altsyncram_component
 11. altsyncram Parameter Settings by Entity Instance
 12. Analysis & Elaboration Settings
 13. Analysis & Elaboration Messages
 14. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Aug 13 12:32:06 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Harvard_Processor                           ;
; Top-level Entity Name              ; Harvard_Processor                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Harvard_Processor|Ram:ram ; Ram.vhd         ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |Harvard_Processor|Rom:rom ; Rom.vhd         ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for Ram:ram|altsyncram:altsyncram_component|altsyncram_d5s3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for Rom:rom|altsyncram:altsyncram_component|altsyncram_pbs3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador_Completo:proc|processador_fsm:FSM ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; inicio         ; 00000 ; Unsigned Binary                                                   ;
; ler_ir         ; 00001 ; Unsigned Binary                                                   ;
; dec_opcode_1   ; 00010 ; Unsigned Binary                                                   ;
; dec_opcode_2   ; 01101 ; Unsigned Binary                                                   ;
; dec_opcode_3   ; 00011 ; Unsigned Binary                                                   ;
; load_1         ; 00100 ; Unsigned Binary                                                   ;
; load_2         ; 00101 ; Unsigned Binary                                                   ;
; load_3         ; 00110 ; Unsigned Binary                                                   ;
; load_4         ; 00111 ; Unsigned Binary                                                   ;
; load_5         ; 01000 ; Unsigned Binary                                                   ;
; store_1        ; 01001 ; Unsigned Binary                                                   ;
; store_2        ; 01010 ; Unsigned Binary                                                   ;
; store_3        ; 01011 ; Unsigned Binary                                                   ;
; store_4        ; 01100 ; Unsigned Binary                                                   ;
; ula_op_1       ; 01110 ; Unsigned Binary                                                   ;
; ula_op_2       ; 01111 ; Unsigned Binary                                                   ;
; ula_op_3       ; 10000 ; Unsigned Binary                                                   ;
; ula_op_4       ; 10001 ; Unsigned Binary                                                   ;
; ula_op_5       ; 10010 ; Unsigned Binary                                                   ;
; ula_op_6       ; 10011 ; Unsigned Binary                                                   ;
; jump           ; 10100 ; Unsigned Binary                                                   ;
; pc_incre       ; 10101 ; Unsigned Binary                                                   ;
; lda            ; 0000  ; Unsigned Binary                                                   ;
; sta            ; 0001  ; Unsigned Binary                                                   ;
; add            ; 0010  ; Unsigned Binary                                                   ;
; sub            ; 0011  ; Unsigned Binary                                                   ;
; mul            ; 0100  ; Unsigned Binary                                                   ;
; div            ; 0101  ; Unsigned Binary                                                   ;
; andp           ; 0110  ; Unsigned Binary                                                   ;
; orp            ; 0111  ; Unsigned Binary                                                   ;
; notp           ; 1000  ; Unsigned Binary                                                   ;
; jmp            ; 1001  ; Unsigned Binary                                                   ;
; jn             ; 1010  ; Unsigned Binary                                                   ;
; jz             ; 1011  ; Unsigned Binary                                                   ;
; nop            ; 1100  ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador_Completo:proc|ULA:ULA ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; add            ; 0010  ; Unsigned Binary                                       ;
; sub            ; 0011  ; Unsigned Binary                                       ;
; mul            ; 0100  ; Unsigned Binary                                       ;
; div            ; 0101  ; Unsigned Binary                                       ;
; andp           ; 0110  ; Unsigned Binary                                       ;
; orp            ; 0111  ; Unsigned Binary                                       ;
; notp           ; 1000  ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; memram.mif           ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_d5s3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Signed Integer           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; operacoes.mif        ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_pbs3      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 2                                       ;
; Entity Instance                           ; Ram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                             ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 4096                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; Rom:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 4096                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Harvard_Processor  ; Harvard_Processor  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Aug 13 12:31:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Harvard_Processor -c Harvard_Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file processador_completo.v
    Info (12023): Found entity 1: Processador_Completo File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file processador_fsm.v
    Info (12023): Found entity 1: processador_fsm File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac.v
    Info (12023): Found entity 1: ac File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: mar File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mbr.v
    Info (12023): Found entity 1: mbr File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file harvard_processor.bdf
    Info (12023): Found entity 1: Harvard_Processor
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd Line: 55
    Info (12023): Found entity 1: Ram File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd Line: 53
    Info (12023): Found entity 1: Rom File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd Line: 43
Info (12127): Elaborating entity "Harvard_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Processador_Completo" for hierarchy "Processador_Completo:proc"
Info (12128): Elaborating entity "processador_fsm" for hierarchy "Processador_Completo:proc|processador_fsm:FSM" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at processador_fsm.v(195): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 195
Warning (10235): Verilog HDL Always Construct warning at processador_fsm.v(243): variable "opcodeInter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 243
Warning (10240): Verilog HDL Always Construct warning at processador_fsm.v(162): inferring latch(es) for variable "opcodeInter", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 162
Info (10041): Inferred latch for "opcodeInter[0]" at processador_fsm.v(162) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 162
Info (10041): Inferred latch for "opcodeInter[1]" at processador_fsm.v(162) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 162
Info (10041): Inferred latch for "opcodeInter[2]" at processador_fsm.v(162) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 162
Info (10041): Inferred latch for "opcodeInter[3]" at processador_fsm.v(162) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/processador_fsm.v Line: 162
Info (12128): Elaborating entity "pc" for hierarchy "Processador_Completo:proc|pc:PC" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 133
Warning (10230): Verilog HDL assignment warning at pc.v(11): truncated value with size 32 to match size of target (12) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/pc.v Line: 11
Info (12128): Elaborating entity "ir" for hierarchy "Processador_Completo:proc|ir:IR" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 140
Warning (10235): Verilog HDL Always Construct warning at ir.v(8): variable "out_mem_instrucao" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at ir.v(6): inferring latch(es) for variable "valor", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 6
Info (10041): Inferred latch for "valor[0]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[1]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[2]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[3]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[4]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[5]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[6]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[7]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[8]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[9]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[10]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[11]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[12]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[13]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[14]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (10041): Inferred latch for "valor[15]" at ir.v(8) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ir.v Line: 8
Info (12128): Elaborating entity "ac" for hierarchy "Processador_Completo:proc|ac:AC" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at ac.v(8): inferring latch(es) for variable "ac", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 8
Info (10041): Inferred latch for "ac[0]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[1]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[2]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[3]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[4]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[5]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[6]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[7]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[8]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[9]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[10]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[11]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[12]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[13]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[14]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (10041): Inferred latch for "ac[15]" at ac.v(9) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ac.v Line: 9
Info (12128): Elaborating entity "mbr" for hierarchy "Processador_Completo:proc|mbr:MBR" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 158
Warning (10240): Verilog HDL Always Construct warning at mbr.v(9): inferring latch(es) for variable "mbr", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 9
Info (10041): Inferred latch for "mbr[0]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[1]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[2]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[3]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[4]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[5]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[6]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[7]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[8]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[9]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[10]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[11]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[12]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[13]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[14]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (10041): Inferred latch for "mbr[15]" at mbr.v(11) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mbr.v Line: 11
Info (12128): Elaborating entity "ULA" for hierarchy "Processador_Completo:proc|ULA:ULA" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 168
Warning (10240): Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable "flagn", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable "flagz", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at ULA.v(24): inferring latch(es) for variable "resultInt", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[0]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[1]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[2]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[3]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[4]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[5]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[6]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[7]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[8]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[9]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[10]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[11]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[12]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[13]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[14]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "resultInt[15]" at ULA.v(24) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 24
Info (10041): Inferred latch for "flagz" at ULA.v(32) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 32
Info (10041): Inferred latch for "flagn" at ULA.v(32) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/ULA.v Line: 32
Info (12128): Elaborating entity "mar" for hierarchy "Processador_Completo:proc|mar:MAR" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Processador_Completo.v Line: 181
Warning (10240): Verilog HDL Always Construct warning at mar.v(7): inferring latch(es) for variable "mar", which holds its previous value in one or more paths through the always construct File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[0]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[1]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[2]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[3]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[4]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[5]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[6]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[7]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[8]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[9]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[10]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (10041): Inferred latch for "mar[11]" at mar.v(7) File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/mar.v Line: 7
Info (12128): Elaborating entity "Ram" for hierarchy "Ram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ram:ram|altsyncram:altsyncram_component" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Ram:ram|altsyncram:altsyncram_component" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd Line: 62
Info (12133): Instantiated megafunction "Ram:ram|altsyncram:altsyncram_component" with the following parameter: File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "memram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5s3.tdf
    Info (12023): Found entity 1: altsyncram_d5s3 File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/db/altsyncram_d5s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5s3" for hierarchy "Ram:ram|altsyncram:altsyncram_component|altsyncram_d5s3:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Rom" for hierarchy "Rom:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Rom:rom|altsyncram:altsyncram_component" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "Rom:rom|altsyncram:altsyncram_component" File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd Line: 60
Info (12133): Instantiated megafunction "Rom:rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/Rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "operacoes.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pbs3.tdf
    Info (12023): Found entity 1: altsyncram_pbs3 File: D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/db/altsyncram_pbs3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pbs3" for hierarchy "Rom:rom|altsyncram:altsyncram_component|altsyncram_pbs3:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (144001): Generated suppressed messages file D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/output_files/Harvard_Processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Tue Aug 13 12:32:06 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:30


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Mazinho/Eletronica Digital/Harvard_Processor/Quartus/output_files/Harvard_Processor.map.smsg.


