# ğŸ‘¨â€ğŸ’» Abhishek S Madalli  
**Physical Design Engineer | VLSI Backend | RTL-to-GDSII**

ğŸ“ Bangalore, India  
ğŸ“§ abhishek.madalli22@gmail.com  
ğŸ“ +91 8217584969  

ğŸŒ **Portfolio:**  
ğŸ‘‰ https://abhisheksmadalli-protfolio.lovable.app  

ğŸ”— **LinkedIn:**  
ğŸ‘‰ https://linkedin.com/in/abhishek-s-madalli-5234582b8  

ğŸ’» **GitHub:**  
ğŸ‘‰ https://github.com/Abhishek-madalli  

---

## ğŸš€ About Me

Motivated Physical Design Engineer with hands-on experience in **28nm technology nodes** and strong exposure to the **complete RTL-to-GDSII flow**.  
Trained on industry-standard **Synopsys EDA tools** with expertise in:

- Floorplanning  
- Placement & Routing  
- Clock Tree Synthesis (CTS)  
- Static Timing Analysis (STA)  
- Power Optimization  

Passionate about backend VLSI design and automation using **TCL scripting**.

---

## ğŸ¯ Career Experience

### Physical Design Engineer Trainee  
**VLSI Guru â€“ Bangalore** *(Apr 2025 â€“ Dec 2025)*

- Trained on Fusion Compiler, ICC2, PrimeTime, Design Compiler, StarRC  
- Developed TCL automation scripts for PD flow  
- Worked on IR drop, antenna fixes & low-power techniques  
- Reduced timing violations by **15%**

---

## ğŸ›  Technical Skills

**EDA Tools**  
- Synopsys: Fusion Compiler, ICC2, PrimeTime, StarRC, Design Compiler  

**Physical Design**  
- Floorplanning  
- Power Planning  
- Placement & Routing  
- CTS  
- STA  

**Scripting & OS**  
- TCL  
- Linux  

**Verification**  
- DRC, LVS, RC Extraction  

---

## ğŸ”¥ Real-Time Project

### ORCA_TOP â€“ Multi Voltage Block
- Technology: 28nm  
- Frequency: 435 MHz  
- Std Cells: ~60K  
- Macros: 40  
- Tools: ICC2, DC, PrimeTime, StarRC  

**Key Work**
- Iterative floorplanning  
- Timing-aware placement  
- CTS with low skew  
- Manual DRC fixes  
- Automated pin & voltage area creation  

---

## ğŸ“š Academic Projects

- RTL-to-GDSII 4-bit Adder Subtractor (OpenLane)  
- IoT Weather Station (ESP8266 + ThingSpeak)  

---

## ğŸ“ Education

- B.E ECE â€“ VTU (2025) | CGPA: 7.8  
- PUC â€“ 91.33%  
- SSLC â€“ 89.56%  

---

## ğŸ… Certifications

- Physical Design â€“ VLSI Guru  
- VLSI Engineer Training â€“ Rooman Technologies  

---

## ğŸ¤ Connect With Me

ğŸ“© Email: abhishek.madalli22@gmail.com  
ğŸ”— LinkedIn: https://linkedin.com/in/abhishek-s-madalli-5234582b8  
ğŸŒ Portfolio: https://abhisheksmadalli-protfolio.lovable.app

