$date
	Wed May 14 13:56:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 64 ! sp [63:0] $end
$var wire 64 " pc [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 64 % pc [63:0] $end
$var reg 64 & sp [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
1$
0#
b0 "
bz !
$end
#5000
b100 &
1#
#10000
0#
#15000
1#
#20000
0#
0$
#25000
b100 "
b100 %
1#
#30000
0#
#35000
b1000 &
b1000 "
b1000 %
1#
#40000
0#
#45000
b1100 &
b1100 "
b1100 %
1#
#50000
0#
#55000
b10000 &
b10000 "
b10000 %
1#
#60000
0#
#65000
b10100 &
b10100 "
b10100 %
1#
#70000
0#
#75000
b11000 &
b11000 "
b11000 %
1#
#80000
0#
#85000
b11100 &
b11100 "
b11100 %
1#
#90000
0#
#95000
b100000 &
b100000 "
b100000 %
1#
#100000
0#
#105000
b100100 &
b100100 "
b100100 %
1#
#110000
0#
#115000
b101000 &
b101000 "
b101000 %
1#
#120000
0#
