Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c79d2eb3846a4a9584f9407ecd0abd4f --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Shrinking_Layer_behav xil_defaultlib.Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/Shrinking_Layer.v:130]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [C:/Users/josuh/Desktop/Projects/Capstone/FSRCNN_IPs_19.1/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/Shrinking_Layer.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(mreg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture shrink_dsp48_macro_1_arch of entity xil_defaultlib.shrink_dsp48_macro_1 [shrink_dsp48_macro_1_default]
Compiling module xil_defaultlib.shrink_Multiplier_DSP
Compiling module xil_defaultlib.shrink_PE_Array_default
Compiling module xil_defaultlib.shrink_Adder
Compiling module xil_defaultlib.shrink_Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.shrink_Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.shrink_Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.shrink_Adder_Tree_default
Compiling module xil_defaultlib.shrink_Convolution_default
Compiling module xil_defaultlib.shrink_pipelined_multiplier_2sta...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.shrink_fifo_generator_1
Compiling module xil_defaultlib.Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot Shrinking_Layer_behav
