<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/component/component_usbhs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_c1b12604ea0d77e24445da6af8357e1d.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_usbhs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sams70_2component_2component__usbhs_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAMS70_USBHS_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAMS70_USBHS_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_DEVDMANXTDSC;  </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_DEVDMAADDRESS; </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_DEVDMACONTROL; </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_DEVDMASTATUS;  </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;} <a class="code" href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_HSTDMANXTDSC;  </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_HSTDMAADDRESS; </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_HSTDMACONTROL; </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBHS_HSTDMASTATUS;  </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;} <a class="code" href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">   55</a></span>&#160;<span class="preprocessor">#define USBHSDEVDMA_NUMBER 7</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga617d824b33e8a04a790c2791dac17151">   56</a></span>&#160;<span class="preprocessor">#define USBHSHSTDMA_NUMBER 7</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_DEVCTRL;                    </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_DEVISR;                     </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVICR;                     </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVIFR;                     </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_DEVIMR;                     </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVIDR;                     </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVIER;                     </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_DEVEPT;                     </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_DEVFNUM;                    </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved1[55];</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_DEVEPTCFG[10];              </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved2[2];</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_DEVEPTISR[10];              </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved3[2];</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVEPTICR[10];              </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved4[2];</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVEPTIFR[10];              </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved5[2];</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_DEVEPTIMR[10];              </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved6[2];</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVEPTIER[10];              </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved7[2];</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_DEVEPTIDR[10];              </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved8[50];</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;       <a class="code" href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a> USBHS_DEVDMA[<a class="code" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a>]; </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved9[32];</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTCTRL;                    </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_HSTISR;                     </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTICR;                     </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTIFR;                     </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_HSTIMR;                     </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTIDR;                     </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTIER;                     </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTPIP;                     </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTFNUM;                    </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTADDR1;                   </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTADDR2;                   </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTADDR3;                   </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved10[52];</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTPIPCFG[10];              </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved11[2];</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_HSTPIPISR[10];              </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved12[2];</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTPIPICR[10];              </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved13[2];</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTPIPIFR[10];              </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved14[2];</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_HSTPIPIMR[10];              </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved15[2];</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTPIPIER[10];              </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved16[2];</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_HSTPIPIDR[10];              </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved17[2];</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTPIPINRQ[10];             </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved18[2];</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_HSTPIPERR[10];              </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved19[26];</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;       <a class="code" href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a> USBHS_HSTDMA[<a class="code" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga617d824b33e8a04a790c2791dac17151">USBHSHSTDMA_NUMBER</a>]; </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    Reserved20[32];</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t    USBHS_CTRL;                       </div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t    USBHS_SR;                         </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_SCR;                        </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t    USBHS_SFR;                        </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <a class="code" href="struct_usbhs.xhtml">Usbhs</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* -------- USBHS_DEVCTRL : (USBHS Offset: 0x0000) Device General Control Register -------- */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf841d627ae67e51e035da293ad9cf9f0">  124</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_UADD_Pos 0</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5da650ff8001574fc9f7fd6215b663d0">  125</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_UADD_Msk (0x7fu &lt;&lt; USBHS_DEVCTRL_UADD_Pos) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga51e6a5dd570baaa27f3fc33f91359c72">  126</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_UADD(value) ((USBHS_DEVCTRL_UADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_UADD_Pos)))</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7ddc7fcd509e3d57e8c295c63377a2ee">  127</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_ADDEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga78f395dde9c2419db6d003d640b3ff3d">  128</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_DETACH (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf87a097bd3f20a3c6440cef11fdea5ec">  129</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_RMWKUP (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf62478a4c4517850a67209c903a8f9e9">  130</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_Pos 10</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga64a383ab4d768e9b4ef6f222682e32e3">  131</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_Msk (0x3u &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf795da92ac7466d6a873c3024e0c7cd2">  132</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF(value) ((USBHS_DEVCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos)))</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8aeda232c83e31425d34f20b500a0d42">  133</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 10) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab54274fdc81182035ae7a3b747062872">  134</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga36fde54725122e91aab3b6aa02b8ead3">  135</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 10) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab584d8e60762259d587abf0b0a2750e0">  136</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 10) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7853e3d068370111f7b402923d007cb6">  137</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_LS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6b16d5f723c4580320ae47b542bae4f0">  138</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_TSTJ (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1f697e50e0d55330daf8d816908f97d2">  139</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_TSTK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga639e969520aa072986c08bc4f8b2ba51">  140</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_TSTPCKT (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad410d69fab3a2bc647c684e1910d4ddf">  141</a></span>&#160;<span class="preprocessor">#define USBHS_DEVCTRL_OPMODE2 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVISR : (USBHS Offset: 0x0004) Device Global Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga11c329d117afc4166245219feb2dafbb">  143</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_SUSP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8b7567410810731c87760f2a2e5f3763">  144</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_MSOF (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3f2ea15bda05a4f2d4ff02dffff40e8c">  145</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_SOF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa522b11a2976db4bae35f282e29e033f">  146</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_EORST (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga26789a96cbd9b97ff9c15a1f47f7b58c">  147</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_WAKEUP (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacc3e8ecbd2d67d14c5a2166b1ac8b0cd">  148</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_EORSM (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf888278280758a1d066109e9f8728b8d">  149</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_UPRSM (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab1c55f407682832d960812c3c497c6fe">  150</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga345d60ae5fbb8b49e41a2683d10441bc">  151</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2a38367a8545f2bf724d27f571b76b51">  152</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaee2002bc42efc064ad362756f2e5a662">  153</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadb9cfdfcb42105fde79a159efd6d3175">  154</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga834ec84fbf0e965e4c8e6e042d75c50e">  155</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf8ef950a363593c5700b3d0d62af4452">  156</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac11cbbc5d94a2bd715d969843c88665e">  157</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabd2e04daebd8938958130c9be64cba6b">  158</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad1291f98e59760928a51528e71b5cef5">  159</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac41f2f6fa5907d3068322508c01cb2d6">  160</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_10 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa076254224944e9314194407c1f4a30b">  161</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_PEP_11 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga075f29a764e75c4f158b232dba4e93c1">  162</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga91fe73904a6a1da2fc0cb3b5aaaf1f6e">  163</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae8c631662feee15c14d60d38d44c7d88">  164</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac6ca63d05ec206ab5c6bdb900a56143d">  165</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafaa3187461761534a58264179fc9e76c">  166</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga27613764636a9e15d4140ad5bf440774">  167</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6e90562dc53a50c599f9d12f10fb3563">  168</a></span>&#160;<span class="preprocessor">#define USBHS_DEVISR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVICR : (USBHS Offset: 0x0008) Device Global Interrupt Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9e2ea299b3e4a3f7ec15edbd5def56d9">  170</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_SUSPC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2486ae0dbcb8cd35efc0aa238a766d4f">  171</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_MSOFC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaffa039519be07398014a73c69f85f5ba">  172</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_SOFC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga74ab01c2fc258f8624d8ef2258a234a6">  173</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_EORSTC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8fecdd7991b62569cb29696878645573">  174</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_WAKEUPC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7715c7114ce70e74380d322a88fafb8a">  175</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_EORSMC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaac23a533c39c6388e41f0a25dcd7a8c0">  176</a></span>&#160;<span class="preprocessor">#define USBHS_DEVICR_UPRSMC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVIFR : (USBHS Offset: 0x000C) Device Global Interrupt Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga27f0c3bc31daabc51e7d1b971d0ff4fc">  178</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_SUSPS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga390190ef8fba6d4050e12809ffabba2e">  179</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_MSOFS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga53e27c25908037e90d9ca36c899e7213">  180</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_SOFS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga79aa13ea2a4855984669dde0915b9d77">  181</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_EORSTS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga316c8c18a74cd8c3478e9bb4154e4d1e">  182</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_WAKEUPS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1c8bcb32f8cb39d4eafe0f4ea28986c5">  183</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_EORSMS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gada5dd4dbfaa3bb231d06272c0834e756">  184</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_UPRSMS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab5569c75eca3a6b0948f66efeb6d4106">  185</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0f827b97dbe7dff7d554b7f37e6aa813">  186</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf66bef1e7538546cab2e2801601f3c08">  187</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3c95cdd8ee93ef8dfc817fd28088e474">  188</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga763b06726988c3b3e4a011714464e47a">  189</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf361f8016b9317bd2976526758f54895">  190</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8e33ec37429d0441a3d46125108d437d">  191</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIFR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVIMR : (USBHS Offset: 0x0010) Device Global Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6cad62f9cbcbb886e23b1afa808ae7a9">  193</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_SUSPE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9b635d3a0409b1e34b2a626b3e9a422c">  194</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_MSOFE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac6fac3da3ab8b9b63dec5a96dbcec2e8">  195</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_SOFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad86797cc93ab56e2445a55f4d769eaa1">  196</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_EORSTE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga99cd4f9266d65efc4097c163f3439dad">  197</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_WAKEUPE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadc8a3a7f073910a033ea65f5e06e0fec">  198</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_EORSME (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac502a3594ef496d4cd67b6e38ae4cc0b">  199</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_UPRSME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafb66ec7c71c5ba927205c8008461613d">  200</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafd7c055d72a3b712824629fc13f667b7">  201</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2b92bd3a3336e03c84847ddd249dcd64">  202</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac31020d4157f7f06551bee1e1b982166">  203</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga42e100b990f972d7dc54483b1aa8462a">  204</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0a689d341cf92739cd753c87e9d4c37a">  205</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf2daf6a675d98da260df1647c31a6649">  206</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa388c7e97ef7d81bc8080fb440273785">  207</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7c8704094858d52eea2afa2793403877">  208</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga870c505db29e638559d066668532a7a5">  209</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacf5dcbb079ec3e4ec394ab4d1ec2e3f5">  210</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_10 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga555e0be777ded08b48792e9b30baebd8">  211</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_PEP_11 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaec1f297e81c46ad2484071b0bf34e859">  212</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8198e72dfb6ca7599705881f83faaaa5">  213</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadd1f31de85c1824a45c7343b3b44b9f8">  214</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga44ff54a55e96e54ca71d01810b3cc576">  215</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga698199b88949840066b914c986b97a7b">  216</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae71f0d6b648cad590fb65603f7bec108">  217</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3973a81d48f489133495ba39a48b2097">  218</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIMR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVIDR : (USBHS Offset: 0x0014) Device Global Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga15233bc488b1a9ab603613128263300a">  220</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_SUSPEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga463765e6f846cb2333272893532e77e2">  221</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_MSOFEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad5e52159956a6ef8f360b50acd959301">  222</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_SOFEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac38f7ffa38403f8160b392490c620a18">  223</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_EORSTEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga58b300fb668b6a6c4caf00cd36a0dbc8">  224</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_WAKEUPEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga70444ef92493dfca180499e8510b2fc7">  225</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_EORSMEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga09aec79ff3dfda039ef5686ca7d1eaa3">  226</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_UPRSMEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4d786bb6a453f549dee7c43ca99e73a1">  227</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0d895e9bfbc5570ddca744f009cd5fc7">  228</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gade1490357edec0e625b63ce3394b84a5">  229</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2a74174e1a0ef142393f6185ddd6154d">  230</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac0c4d5faf32123d5991bcc666405b3ac">  231</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga42b3d46dd0360b7b04e8b9720e20e0d3">  232</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga912ad39def28280cdca92ee560903840">  233</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabf61a4b6512d0323db5856191eb1d7e2">  234</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabee37bd25c27890b903be07ff1dfdaf7">  235</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6f436caa84b23e3557076939b318208d">  236</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4831b9fcec7930a4fb9df2501d52778d">  237</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_10 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacdc5bcf9d54308b8ec5df538a2ae9ea3">  238</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_PEP_11 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadcd3995bafb2db8f1026725ab01d497d">  239</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga884d75af63ba998db6d8f636a0583c75">  240</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad447f7973e83a2cf9f5e58e5192e7472">  241</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaf3c1efa98e84b78bb7d7d0191936406">  242</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4cb9a975fc02e8ff3ebce0943b7d99ce">  243</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae7c9b7dc9158c83a2f29c2da518cd04d">  244</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga47114c490f9c49872eaec366836ae82a">  245</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIDR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVIER : (USBHS Offset: 0x0018) Device Global Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5ad81ac99d74f1231b972e9750d6cb4a">  247</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_SUSPES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga225a9e428f65224fb3d621a95dcd4b83">  248</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_MSOFES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7de30665df3c266939e6d925de57990a">  249</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_SOFES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafca5592f127b2370fa403d94589ccc00">  250</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_EORSTES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5e2be40cd44f9f28021fe1a0f0474160">  251</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_WAKEUPES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac482d6665434c2b43ebad538db574d17">  252</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_EORSMES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabd02bb18fa0063b65700ab20d8528da0">  253</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_UPRSMES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga95c2321fc7ba013fe2c613838aa9d24a">  254</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_0 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gade04c79b70b6413c9c5afb6cba95c952">  255</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_1 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab814860997596c62b61ab99523636f55">  256</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_2 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga037577d8bbcd341584240bddc8eabb6c">  257</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_3 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga62de7f4d4ad1162b9b2fd33bd6e0519d">  258</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaad5b4ecda884e5a30f447da4a57a5b09">  259</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_5 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab1e6852eb17483b0a88793b4224e9bfa">  260</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_6 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga69639d539ccbec8775cc4fd4a97c3c5f">  261</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_7 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga31087c3b3d3c78d034e7a277f13e85da">  262</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_8 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga35c6c650e417e85c0e102c2eb98c1d21">  263</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_9 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga21412998dd56cc4408626fb2c98cadd8">  264</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_10 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaef695cfb4079c68f92a05817e9885dec">  265</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_PEP_11 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga818377ea55b0df1a3425ecd4a75d93b3">  266</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga77e6f737a9a0d19a659faebd731f5efe">  267</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6022a0b8ecbc042bd7efd4d85460946a">  268</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9178945c2ec5b054a9fd64561189b413">  269</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga44eeff27bff5b15f577c4fe9962a3fdc">  270</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaeecbf6bd179bec87833b4d9297ab7d9">  271</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5022ffc26a0de3a7e15f0f83771b0c5e">  272</a></span>&#160;<span class="preprocessor">#define USBHS_DEVIER_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPT : (USBHS Offset: 0x001C) Device Endpoint Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga495c810232976aa41c14bac75311c001">  274</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7278c56cef90735da6dc2727d2a01265">  275</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf1b6125c82a6a1e00ccca17eba98b146">  276</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab43e7662a85e71511c9ce4a3a8ac628e">  277</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga061bc8d4b4b15d911b06a560b6734978">  278</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga129a8c5968a36f6a8c95fe96a9ba69bb">  279</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf558bdac0b92e81eb1efa72b184c9fbb">  280</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab90a8c74e8571613e2e42b2058569e12">  281</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3a373963e79552b55d5c58576acd26e8">  282</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPEN8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1dded3e04fd3b1b0bb6974490c7eeb4">  283</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga64ccf2f6332cb69a6bcd437af4aa8de8">  284</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabe64f2436583cfadfcb6f9ea4615a793">  285</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa53657d7905f8b1def9da56935a73c87">  286</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9fc2be8154c74313a16be3080dc5e995">  287</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2c82b1cb26f34d93d6a0a9b5c284e5a9">  288</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga835b6246c121bfb9f26785a8e646ccd2">  289</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaa15b70824287596c6684c0649746115">  290</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3663936abe9f7d7cc8df94bd87d1e795">  291</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPT_EPRST8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVFNUM : (USBHS Offset: 0x0020) Device Frame Number Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga873923e4c9c51d208ae5cba2e3278c1a">  293</a></span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_Pos 0</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab9cf1a9f4f20449528d26d4e5aae98e8">  294</a></span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_Msk (0x7u &lt;&lt; USBHS_DEVFNUM_MFNUM_Pos) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa0f513a49d74d6f2c5320712ebe32771">  295</a></span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_FNUM_Pos 3</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab99a382c8e0f0a7fe07ff224d0e1bd68">  296</a></span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_FNUM_Msk (0x7ffu &lt;&lt; USBHS_DEVFNUM_FNUM_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4df9554cc274588bae10e6e109461aa3">  297</a></span>&#160;<span class="preprocessor">#define USBHS_DEVFNUM_FNCERR (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTCFG[10] : (USBHS Offset: 0x100) Device Endpoint Configuration Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaca800bdf4e2d323dcf1455b8c6b77941">  299</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_ALLOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9c204c7785eb0c1f229018919cdd962d">  300</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_Pos 2</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga21ff629a9b5ae6ea0e8255180ca92df3">  301</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9bef4082a7cfc52ef17b3b669a605829">  302</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK(value) ((USBHS_DEVEPTCFG_EPBK_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos)))</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad917d30d65138878950a81c136360142">  303</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_1_BANK (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga007501247a16b5f40536efe67c660458">  304</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_2_BANK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaacf793331bc0eb223c5ed1a5e8712165">  305</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_3_BANK (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9680371b4a34336747267e14d1f6bf4c">  306</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_Pos 4</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5e7d8a83079e1c65a44d5028003969e0">  307</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_Msk (0x7u &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga00d0483c92acda760b06343a5291bc53">  308</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE(value) ((USBHS_DEVEPTCFG_EPSIZE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos)))</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga76ef3637dc2e686e84af8f8a8dd47c75">  309</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_8_BYTE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga028f507272a99734cc04ae02211133f4">  310</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_16_BYTE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab2e727848abe36c82c1ed5ab621a68a1">  311</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_32_BYTE (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga801cd9c63c16350a53e9bc2d92872980">  312</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_64_BYTE (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaada6b4c339fd81152ebf6b88657ce678">  313</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_128_BYTE (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga65463bfd966add42c50286017402b044">  314</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_256_BYTE (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2d333b468cf7268f13cf096b3fab2467">  315</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_512_BYTE (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga22733ae82f074ec9b79dc1d573ada90d">  316</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0ecea3cab7098eb72284e7764de66b99">  317</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPDIR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1a02d73157950451d7a5264a081bd58">  318</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPDIR_OUT (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1ba830969571ea8556bc92f33d94c456">  319</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPDIR_IN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa52c2089b535eb7388ab6de35109624c">  320</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_AUTOSW (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab5e514510978a9282eb52ca583ffbc46">  321</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_Pos 11</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1d958ff9ac36dece0834fdbc705fe4dc">  322</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad59c403a7daeaa04dbaf5d2b56b5bf5b">  323</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE(value) ((USBHS_DEVEPTCFG_EPTYPE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos)))</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaad3788fed33d8c54c856093e2f45258f">  324</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_CTRL (0x0u &lt;&lt; 11) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga87d13f79eb203b988827d920c0fb3fb5">  325</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_ISO (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0e7b543add6ac23998dae0d7eb75a5d5">  326</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_BLK (0x2u &lt;&lt; 11) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7ebf575146574754d0803f2fe597888d">  327</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_INTRPT (0x3u &lt;&lt; 11) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae6c3134ced9c4452ebe91f53567813b7">  328</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_Pos 13</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab90c7fa9a6197762b7b552d39b9e71f2">  329</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacb8cd28dc4bff779aea27ad425d9b82e">  330</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS(value) ((USBHS_DEVEPTCFG_NBTRANS_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos)))</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga43b2db530b01ee6470bfc7054287b538">  331</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_0_TRANS (0x0u &lt;&lt; 13) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6db69fd65f655a87942c2302b78e888c">  332</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_1_TRANS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga344108e9f3093a59992c4b40dcf55d85">  333</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_2_TRANS (0x2u &lt;&lt; 13) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga668cdeba374eaa8796bc36556b33d305">  334</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_3_TRANS (0x3u &lt;&lt; 13) </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTISR[10] : (USBHS Offset: 0x130) Device Endpoint Status Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga90f3eb46b67012a13277f7fa34a433d9">  336</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_TXINI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0cb192d6efb653c28e962175c389896a">  337</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_RXOUTI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga612669600cec1778ab5e97f869aee53b">  338</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_RXSTPI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae9b85a13a7b3e767ea4ff4480ffc4aa4">  339</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_NAKOUTI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga529fa6ed28b70b37d2fe4ab6e84f172a">  340</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_NAKINI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacb8f42f7eb36900d7a54ab563c416d79">  341</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_OVERFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8c7202988532c09acf4906a50eb93b1e">  342</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_STALLEDI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga772ac931e2e8399d48549904ea66137c">  343</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_SHORTPACKET (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac0b20e7f751dce14b2a533e177695489">  344</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_Pos 8</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab87a693003d1be232a36df45a45d35fa">  345</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_DTSEQ_Pos) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga686110b80786155ed941911f7bf7bac0">  346</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga80408964fc89b049ba2ba0d502597d9d">  347</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad21f23dbbe4b746cb9b0bbf10ee091f0">  348</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA2 (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga568eb6f4113642173ebcf3c303ad086e">  349</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_MDATA (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa83d9b1cf59f18b0740871ce1541b398">  350</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_Pos 12</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4119a6fbd21e0fa7cdc7260da0996337">  351</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_Pos) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1d6f576b3dd9ea1df914ac0f6955a12e">  352</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa68c69091069c73fd28083895e80d878">  353</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad73f58e4156b8dd35070b4a14408aa20">  354</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa39743799ddb041a3cb76d050d638892">  355</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf1040327b8d8ee4bfc63394aa1f9b0d7">  356</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_Pos 14</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7c73d2b3727580bd7efba8f42386146a">  357</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_CURRBK_Pos) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga69452e2ef35a964e9d9565a530992986">  358</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8469b25586b51f7157353843faee46a5">  359</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac4b7b4890cb24cf67ab983ea62bb76bd">  360</a></span>&#160;<span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac2222730ead1f5af9fbc5c3759d7b887">  361</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_RWALL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga771d902b6fdb7b43ba20de29e7a14b8a">  362</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_CTRLDIR (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab11ea1f5bd0a35cb8ba91d188561bd13">  363</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_CFGOK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad6c9e40343f3741743d60f17568c13e0">  364</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_Pos 20</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2e48723f821a7a4a14d06945389604f1">  365</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_Msk (0x7ffu &lt;&lt; USBHS_DEVEPTISR_BYCT_Pos) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3402a7aff01b4227937cf65febb10cd1">  366</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_UNDERFI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadb464c9795a551ffbc5f8caf82a300f4">  367</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_HBISOINERRI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4cf329754c5659a3cfe71ea3bd88e139">  368</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_HBISOFLUSHI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac26c5077582903d5f4fe4cc7e73d9c0e">  369</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_CRCERRI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab6dcbd03569ad3f323f84088229ac719">  370</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTISR_ERRORTRANS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTICR[10] : (USBHS Offset: 0x160) Device Endpoint Clear Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga072e1451366eb7e0bc4ee7dd308464a8">  372</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_TXINIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac17c69b4ae3937824710fad3af2af8c2">  373</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_RXOUTIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga74aaf10c3b3f9a3c561430e1948f2177">  374</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_RXSTPIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3659c5fa83d6311cf6972873abab8175">  375</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_NAKOUTIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7765091e9bc91c9256e0970fd461c910">  376</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_NAKINIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga86269e7c828e6f56daa4d6d164cba205">  377</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_OVERFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa8e26b5bde4aa55a5ccbf652d66eb58c">  378</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_STALLEDIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga157a85d1247175cdabb46c823d30dcc7">  379</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_SHORTPACKETC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga62fa84e30ca3a2de864ec235f99b1fb2">  380</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_UNDERFIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga545da4a14b5d0a1116acefa6b9f9ef06">  381</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_HBISOINERRIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf7a950038e2e41020695d1a43f25593b">  382</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_HBISOFLUSHIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga113daf9e53959a559925a35d5e5fd7cd">  383</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTICR_CRCERRIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTIFR[10] : (USBHS Offset: 0x190) Device Endpoint Set Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad5da0b534cb39cd8d5476f606569a6d6">  385</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_TXINIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaef3d6bfad543d172ba059744c175190e">  386</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_RXOUTIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga974795f10c7e14d470d001c948a74803">  387</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_RXSTPIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7a7af5d0054bf3e037f35ccc1c952906">  388</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_NAKOUTIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga053fa6b866c9381fa1de30765cbd3408">  389</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_NAKINIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5f6aa026b3b128a93676d9c9d91d18ef">  390</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_OVERFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga846303c6eec66e5d8173a46e59853b49">  391</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_STALLEDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0296712d52b09beb0817d8f5c62cb452">  392</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_SHORTPACKETS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga75f18604fd51b2f10dd5cc994437ec13">  393</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4ebbb91c6cde6340f9472320d19a88f2">  394</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_UNDERFIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf573d3bfe9120072b6b2fe3c9615de63">  395</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_HBISOINERRIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabf811824e1de2fe6e7b76c578ceff076">  396</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_HBISOFLUSHIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa5623b30feb810c965bbcb7ffe738409">  397</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIFR_CRCERRIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTIMR[10] : (USBHS Offset: 0x1C0) Device Endpoint Mask Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac5018fe01400b305ff6086d4005ff507">  399</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_TXINE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga46724001992bdc99d1f5a177bcbbb210">  400</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_RXOUTE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga141de560807a878d246c69cc444e9c55">  401</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_RXSTPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2a77d73c670056fb0de1f3ebc76d0f01">  402</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_NAKOUTE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab957c542cda90bafce4132da398b452b">  403</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_NAKINE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1a07f350ef3b4d16358ed09df3501c6">  404</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_OVERFE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga82e3b7630ee9295aa721592245766104">  405</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_STALLEDE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafa2955dd02075653c70924a17e086e06">  406</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_SHORTPACKETE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga80f2dc9129bff47fff3b1b5232ea08d5">  407</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad1deaf9781f1fad44ea4877a95185d40">  408</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_KILLBK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga186ba487e59f7aa7e67c7a47ea3c4273">  409</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_FIFOCON (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga33be39f8b06f32cf860d783b0d60e591">  410</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_EPDISHDMA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2b8ab726559173db686c4ed894e4d675">  411</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_NYETDIS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga857d36877d31b2b9b4674812680e0127">  412</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_RSTDT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9303a4c0d94535f879eec79d44321a5f">  413</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_STALLRQ (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga36687100163c9ee32cdf3da0cd3d1bb8">  414</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_UNDERFE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga54e551347b283a2baeaf23522e7eacab">  415</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_HBISOINERRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaed6d79e76bd673a011e23626c594991">  416</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_HBISOFLUSHE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf11b63faa3c81681651d1c618d4a8896">  417</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_CRCERRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10">  418</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_MDATAE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf3e4e1efe7661d24c3cb60e370824a04">  419</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_DATAXE (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga39d2bc9137a99d759e889e72b20d5784">  420</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIMR_ERRORTRANSE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTIER[10] : (USBHS Offset: 0x1F0) Device Endpoint Enable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadaf4a6b6fc4cd4f3ccb9f038c0dd961c">  422</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_TXINES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4c5b287a879e1d4f9a02bbe5a17c8114">  423</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_RXOUTES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5a663a7ed6edeebe0935d7497d01b728">  424</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_RXSTPES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga24822d471dea7d8a4be842541b6ef704">  425</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_NAKOUTES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga931a5b704dfa8cfeee1cb5650f32d991">  426</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_NAKINES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa14069bf434d86010c9be8ef0a8bc863">  427</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_OVERFES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac9e15525c309dcb99a26f07281736ce4">  428</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_STALLEDES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa960603e0e96ba2e7507de62afef68e2">  429</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_SHORTPACKETES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gada8952e10d17b2bc867d3f37b3cb8bd8">  430</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_NBUSYBKES (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gababd2e02f6d5b902c91d6d68efbd63d5">  431</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_KILLBKS (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf47ff868ad3b4e13fa73918958606212">  432</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_FIFOCONS (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8f603e41800a5ef025f8b06cb7a6db0b">  433</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_EPDISHDMAS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2f63a311e8256d18b622d9902b1784b2">  434</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_NYETDISS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1dc5b6381fc4d54e9e06e58b5cfd8908">  435</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_RSTDTS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1a2127e0a1829e78eba8cad848855b0b">  436</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_STALLRQS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8665bfa8bb0933d916c146a65be36cd5">  437</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_UNDERFES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga621edff4072d689f694edf11a284f770">  438</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_HBISOINERRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4ac4802b3713504a790b8f10c62f1a89">  439</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_HBISOFLUSHES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga07e37d9a679da1fba5def79ccf2a498e">  440</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_CRCERRES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4fbb7b3cdc6a6fd2701ace359856cee9">  441</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_MDATAES (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0162e1889ef91809937c8e0bd91d1a68">  442</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_DATAXES (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab8a4312a4fef51e62f9bc659228378e2">  443</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIER_ERRORTRANSES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVEPTIDR[10] : (USBHS Offset: 0x220) Device Endpoint Disable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7b395bca7982f0492694c66539197454">  445</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_TXINEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3b95dfd74fd8bec25a27705437795a3c">  446</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_RXOUTEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga18068a537cfad8da0c67350f65957253">  447</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_RXSTPEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga129076516fd5a8e9f0067f014ac39e12">  448</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_NAKOUTEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga421f5227963f7f012335278589732375">  449</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_NAKINEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabb9709b9f1946dd48901e2a9a7b6ce9f">  450</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_OVERFEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5cea648181f2c3156e6032c654e37c3f">  451</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_STALLEDEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga96d9c09a63e83aaddcd44de4b3bf5850">  452</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_SHORTPACKETEC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4e2f76ccd5459ef8b5cfb351aced0739">  453</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac5e288e661689315f4117ff53ee0d480">  454</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_FIFOCONC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7e9c8bb6c459044f908e16ad2aef1126">  455</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_EPDISHDMAC (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafa4e371d23a6435ba1b8a8f9a3e4ce70">  456</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_NYETDISC (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga81141d3f3ccca1357df2c39bfe225361">  457</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_STALLRQC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad6fe55fbde9518c54e00e56313b47494">  458</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_UNDERFEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae31522016bd125a523534dd7c553271e">  459</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_HBISOINERREC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga90dbdd59adbda71ac7694f08b8be186f">  460</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_HBISOFLUSHEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafd885c0cea5be8cc8537d20d45d3210a">  461</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_CRCERREC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga81431fa866cee1e9b3a5e8c5cd69688d">  462</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_MDATEC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacabde3dafd4f65069cd51b19b9596d1a">  463</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_DATAXEC (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0c42e0218e778390bbf2d4b53cd7d6bb">  464</a></span>&#160;<span class="preprocessor">#define USBHS_DEVEPTIDR_ERRORTRANSEC (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVDMANXTDSC : (USBHS Offset: N/A) Device DMA Channel Next Descriptor Address Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0f98cc37560215ee6b2a8bd6c868c558">  466</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos 0</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2c6bf973de08b2632d2d3a23b19c5171">  467</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac66553c4922affd8b916af735846296f">  468</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)))</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* -------- USBHS_DEVDMAADDRESS : (USBHS Offset: N/A) Device DMA Channel Address Register -------- */</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaac772a3680418456eafef51ea774320a">  470</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD_Pos 0</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga379c376b6bcff645f7960a5086854f03">  471</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga97ea8206c20f15d27b490e7071645c66">  472</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD(value) ((USBHS_DEVDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* -------- USBHS_DEVDMACONTROL : (USBHS Offset: N/A) Device DMA Channel Control Register -------- */</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafc5eaec12bce454e6829bdfc4c4594a5">  474</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga90c878919619dac6d5c5042f75a54653">  475</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4a472d5573d59ca01ab998d35fe42134">  476</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga36a6018ba094d2c25e1e5d43fbf81725">  477</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3a52e66b770dc75e0bd3fa0306a56292">  478</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga86c6fe730699f43a24dc19e6c7f2ac66">  479</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga86a14d59330c7ea07601a2b61ac6529e">  480</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga943997858212b2d56ab97dda52ffeb58">  481</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaad173b16d3590fafce3d5e59024be02c">  482</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos 16</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab7cc3056aeb7d9b49c34b00988756993">  483</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaeeee9e744d9b3b4e0d05fdee54fa1ba3">  484</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH(value) ((USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* -------- USBHS_DEVDMASTATUS : (USBHS Offset: N/A) Device DMA Channel Status Register -------- */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4102378a0925234238961d88caa949b1">  486</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga982a52b634020ac48449b7a15532abcc">  487</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga425d05279c0c14944268728e346015b0">  488</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga132996c11225849c258ce9718acb6ac9">  489</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga35b0093e492bed9ea99e21a1cbd3d2ad">  490</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga988543f1a187b28d82e02a88465a023b">  491</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT_Pos 16</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6441367716baec1f6e76bb93f74fde59">  492</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos) </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6299edf554c36e9fb1beb29b8a55b08a">  493</a></span>&#160;<span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT(value) ((USBHS_DEVDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)))</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* -------- USBHS_HSTCTRL : (USBHS Offset: 0x0400) Host General Control Register -------- */</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga09aa0f04e6a75533e7bf8062fdb0ef5a">  495</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_SOFE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf14d017526803c9e24ead6001d3aa65e">  496</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_RESET (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5c41b3b0eb74877bcc83503849a3833b">  497</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_RESUME (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3dbc1f0e1a120ea37ac7e126e5048c18">  498</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF_Pos 12</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac7ec7fd901405a233ec5fc86a4c8cf33">  499</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF_Msk (0x3u &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafa93266fe4a5db3f21621b544b3fcbf0">  500</a></span>&#160;<span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF(value) ((USBHS_HSTCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos)))</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga64e316d861e4536eeef786752d54af55">  501</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadf2f66676fae0988982122a3832dda2a">  502</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3f671e6b568ee3e943dfe0aff644c495">  503</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7e559a40a175b3cc826aa84a5bb485a5">  504</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTISR : (USBHS Offset: 0x0404) Host Global Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga26736532c2bf0a1896b0623528e638f9">  506</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DCONNI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9bf0cbe3f438eb0ab5d55527be1666bb">  507</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DDISCI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf84113b919c558bfeb00a82f0b34ceaa">  508</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_RSTI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga09c9fce8f7ee07463c038713026e71a3">  509</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_RSMEDI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab6e204fe65d4c73c987271638fcdfdb6">  510</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_RXRSMI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2e72394c9c97ef664be053cbd2c76bc5">  511</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_HSOFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafbd5ce141cbeda44deeeb8803154192b">  512</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_HWUPI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1d551b0793867638a6420df8f4a25645">  513</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5edb873128c0048654135ac51a4d9b0a">  514</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga461b2c6b064c0598a325c453934b9b1a">  515</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac98e3e9598d0c0a054482c1ab99b67c3">  516</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga802d50d6cd815190e49c85d15bb756de">  517</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadf084a4111ab96f3b4735efd9db47f0c">  518</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaae699148b334bf40e6a735502f700398">  519</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacd73c0d3978efbd250532250d72b1016">  520</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad4e883a503835731f7719534b455560c">  521</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf1b98d4261f02c234ecef07686ec814f">  522</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3edeb390c47bd11351a88bd21bd37fbb">  523</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_10 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga328dc807c6a17858f0ef7c0ebad45a4e">  524</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_PEP_11 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3ee89d916fbd2f900cc36c2b9ad1afa8">  525</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab3f9d3b959cd003b4a776886a18ea4f1">  526</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa2635d3ce3f79939b4bd49adc86c8cb5">  527</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaed42ea806678b1da3552cfaea2dd4d60">  528</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf0dbc9654f5ac451ec8bf9dcd61f4ba0">  529</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7b43811bc4572ab7cb7fc1399f71a7b3">  530</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8f49c8777ee76e4e23a0ea56235cdc9a">  531</a></span>&#160;<span class="preprocessor">#define USBHS_HSTISR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTICR : (USBHS Offset: 0x0408) Host Global Interrupt Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0fb7643d5be82c2ea2172850b38484e2">  533</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_DCONNIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga23995ee5d7ddabec341170ca98b6d624">  534</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_DDISCIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga84df2c9bc871c6336be81958fe823f08">  535</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_RSTIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0051eb6033ce6b61620c7ef787defcf3">  536</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_RSMEDIC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga566346848e44c880a71dd89abcedd6ce">  537</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_RXRSMIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa6df5ae7bc42d5c5a48f7780451ccd57">  538</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_HSOFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga63908e82e8d8280a53314644efcda9ba">  539</a></span>&#160;<span class="preprocessor">#define USBHS_HSTICR_HWUPIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTIFR : (USBHS Offset: 0x040C) Host Global Interrupt Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8f5c69a7b49bc8926d9f8d275945e043">  541</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DCONNIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac3321538a1390a9a9525af429a00b471">  542</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DDISCIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga48da5d3e5cad30fa8fac9652f7584594">  543</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_RSTIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga18272cc7c4f5f26e98dfccfc97bf59d6">  544</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_RSMEDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga30bc239e13c9189a98b21b67f4240fe9">  545</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_RXRSMIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga058eec9cbe60b84e56a33cb97ad48712">  546</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_HSOFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabfdb08e9e4fe591cd781dd845c9b7712">  547</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_HWUPIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac1888edbfcc052261aa510d80d58e295">  548</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga50434e1d59cd6cdc2450bd0006417753">  549</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga579f95492fa987c10290c53146a8b647">  550</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3668c66c2f3ddc898a55ad26cbaed287">  551</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4a2554e3461869d5b36cb65dd4251719">  552</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7e76b91c622cfc7c3a83a838ebd79dd4">  553</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga357833ba3c2fb4ededbecd8e876b1380">  554</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIFR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTIMR : (USBHS Offset: 0x0410) Host Global Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9e4f9a2f8424866113c488a83f3fe511">  556</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DCONNIE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab3e7bad35dd2abc7543891f740c405ca">  557</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DDISCIE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga77028eadb2fe9bbea2b967cf5d8b0612">  558</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_RSTIE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaafc1813f46febb964bb11d1b88652c2c">  559</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_RSMEDIE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa38a2f3aad430e94e8025b159a5b21ac">  560</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_RXRSMIE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4ee6df30ca79ad576ed2eb15f029608e">  561</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_HSOFIE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaafb0e3fbc603a463affb7a12d70bef38">  562</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_HWUPIE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga60199eab9715e425a8c753fc6d59dec2">  563</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6172d112a349a26be5a03337ea3fc71d">  564</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9880b7c54d692247c9aba7f4f95c2e15">  565</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga70b559fada4c465d2b6bc299392ae540">  566</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga26cb041dc277bbef3b58e0202ab628f8">  567</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaceb5d8500512986ef44bafafe5f5aaa5">  568</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad408856b09c79f2fda29bd4d14f8ed41">  569</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga15aaace81792c52e2bf71540dbaee3c6">  570</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga58617dbb47d40379dd6f52bf457b61d0">  571</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2e7d41188448729a8492aa7c0f3fbb81">  572</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadf35e21d17ce04631222332ce437d27c">  573</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_10 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaad14cfd7810f5033137778fe92f388b8">  574</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_PEP_11 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga61c97e0acffdc442fd45707250b40ac2">  575</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4d5d45937a4321269f1dee8c851ecbc6">  576</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga00c9d925156b3c6adf50cda93e273fd3">  577</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga21bef801a93c53da8eaa417d9c804ee2">  578</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9ee1fd964c3d000bae0a979ebf13e123">  579</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf450dc1e38656073c51bdb2d455a4d01">  580</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0a10247b930f6ffcc7deb2e894fe86d3">  581</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIMR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTIDR : (USBHS Offset: 0x0414) Host Global Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae12d73aff52d4e956f581bcf23f118f3">  583</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DCONNIEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae7c9ec90aa2f4d31dcf59aa75706904b">  584</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DDISCIEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga08e59c5e9f7b06336c5891b816818d20">  585</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_RSTIEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7c699747f489cbb80ea42c95a9d6a8d0">  586</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_RSMEDIEC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae0e07a0dbd66d3c04b103b99476029d1">  587</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_RXRSMIEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafe37ad9df8dcc435346c4a9dd26c8276">  588</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_HSOFIEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad76e639effe266e8ea166bc9c5faf889">  589</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_HWUPIEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadb27e9e72459e863c26266f9f79b7df1">  590</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7bb1a54b0b9a25a26524177876943ea8">  591</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaca8cd64c1c4800bcb2635da7e905cc5a">  592</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf480d84efa4015cbc81a5a06282d611f">  593</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6c33676bb874c3c851f6a773fa53b81e">  594</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga646228d3a1149c843385251baf382ac0">  595</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab86b180ae6ec0fe7802eee525f13046e">  596</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaec7010629d8f1e59daf94750989c878d">  597</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9015330b05ecb493199baf99632b2f04">  598</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafc3b8583cd91aae6cf5fdd82191033db">  599</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7214fd8298b4300174a230afe5a352fb">  600</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_10 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3abd77f8160b8f2c947e08480a3447ba">  601</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_PEP_11 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga093461bf7b81f1b606d9362880f396f1">  602</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga918da75c8395361aa6433e3f7f0d698d">  603</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac7209c9ffead11cc6099d64f2f2c902f">  604</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2241db1c6d32aad6273c7ff2d74cb1bb">  605</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga11082945215e5922c3f667372e20d570">  606</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf14eb02f7bd49e644a2436e86c3c5e97">  607</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4c3e5f19e87931dbac7660d1ef1a7017">  608</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIDR_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTIER : (USBHS Offset: 0x0418) Host Global Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga09be10f559e69bb67edafc93a6585788">  610</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DCONNIES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga20152f5f9facf06b69f6b83fba5f6cfd">  611</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DDISCIES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8ef717bd9e7bd7a422a7e71193970926">  612</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_RSTIES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5bc91aa8af1300eda6c322094655413c">  613</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_RSMEDIES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6e1e614305c15e608f6d1783d4f9cf60">  614</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_RXRSMIES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2b0589e8cb36be187b55ded881b30cac">  615</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_HSOFIES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3da0cf2e0f5a86423269e347cb1430f8">  616</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_HWUPIES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad0230c5800f4e19ff2dbb9ae8b23dbf3">  617</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa39fdd07d706a1f440341bb3f8d80ce1">  618</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga54ca3a88fabdca09432aba2c9bf90255">  619</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga95892174d0850867e1e083048aaab773">  620</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6c132fc69c3337e6671990fd1a7e991a">  621</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6b87a486fa83e0611c5a4eb9d501f7b3">  622</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5e1680335266b023196d8eec97400876">  623</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga788ce64d2afdf12459e1d2ae8899323d">  624</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4b7e9566a64821243147c3950f3a60d5">  625</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_8 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5e5d8101cfdc2396ce20e75be173b1f7">  626</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0624c6ef33a6f52bc5e59b739587c8b9">  627</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_10 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2613a3c81d45c37427721970885786cb">  628</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_PEP_11 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga969f463accb76d2fa7e9a36fab75e907">  629</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_1 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga18c7e5dc5feffd8ce5ed6ab20780d510">  630</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_2 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1b833ec87eca584d0667bc7a0e63037f">  631</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_3 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa13ed4a630e5f18cacd81de616e8d623">  632</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_4 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac79c8a94551ca220fea0b1ffb3cdd45a">  633</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_5 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga80721903145e96669042ec154fd30176">  634</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_6 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4c9d1366f1850d5774255cd13566cb42">  635</a></span>&#160;<span class="preprocessor">#define USBHS_HSTIER_DMA_7 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIP : (USBHS Offset: 0x0041C) Host Pipe Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7487e8a82f0ff8f8b6b69beda7cf55db">  637</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa0887f2ef0207418052909aa2358d2b1">  638</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga53c05b7dbe819883dedf80eac2596828">  639</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga96beaeeda6d25f9fa3be010d27498b15">  640</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6888c4a72b7f8dd35a18e00c6a6daacf">  641</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaab5c7f817eb4da9974b885d7b9de06dc">  642</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga228d055418ac3fa91258155644bef5aa">  643</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga25f985d289cb1cfd228ca1829157ce2a">  644</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0202485e22227369e96e2f379b2b22ce">  645</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PEN8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga42f2334a1965f0ea164c16c7846a76e1">  646</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST0 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5c4319ddf947a1ff53fd19f6221ba6f9">  647</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST1 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1f8fa4b5f8a83efb290859bac8f771c5">  648</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST2 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabc6e9276faa6b14b61d429b95e5aea1e">  649</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST3 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae4594e7ba0e892fabce26a24a6ab993f">  650</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST4 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf22e342854890cef8d7fd408e52325c5">  651</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST5 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga91e41af494149ed687a3e2798d30fca9">  652</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST6 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa3f06c94b3c0c887f0e9242db7b81f78">  653</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST7 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7da6e19c73db3010526a8d3a42c4d49e">  654</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIP_PRST8 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTFNUM : (USBHS Offset: 0x0420) Host Frame Number Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga516a648997039419b7b87f9798b97c60">  656</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_Pos 0</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa6eb63a90913102975022647c0b2af3d">  657</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_Msk (0x7u &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3704452b0f8c713899f51e0a7dc20342">  658</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_MFNUM(value) ((USBHS_HSTFNUM_MFNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos)))</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaca6d368cfde9f1c4c6efeba049f87619">  659</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FNUM_Pos 3</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga12d53a196a1de6bf54b6a602413ee6ba">  660</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FNUM_Msk (0x7ffu &lt;&lt; USBHS_HSTFNUM_FNUM_Pos) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf48953926e186a304e74e8fe451f9d9b">  661</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FNUM(value) ((USBHS_HSTFNUM_FNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FNUM_Pos)))</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac54b502818dd048054072353a8c118a8">  662</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_Pos 16</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga40c06afa00bf9111922d09694dcee259">  663</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_Msk (0xffu &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga74560a368797e55618ef4fcef9df6245">  664</a></span>&#160;<span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH(value) ((USBHS_HSTFNUM_FLENHIGH_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos)))</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* -------- USBHS_HSTADDR1 : (USBHS Offset: 0x0424) Host Address 1 Register -------- */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga423f427c614cb5373d16a599593db7a0">  666</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_Pos 0</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8af8a1d1df9aa442c92d6da93239944c">  667</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos) </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2594cf9fe94725079ede68dd02eb1f76">  668</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0(value) ((USBHS_HSTADDR1_HSTADDRP0_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos)))</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0ed32a30d7ad5cfe15d4f01fb85e1109">  669</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_Pos 8</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf80878790141adcc9d0ef83325a9d64d">  670</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos) </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga645e25792703535a45acfc8aa4244ded">  671</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1(value) ((USBHS_HSTADDR1_HSTADDRP1_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos)))</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga31f13677da4dddc57bc2acd2087af67a">  672</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_Pos 16</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga58fe50a00c0a40126a2c76fa490f14a4">  673</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos) </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2e1c2748d679d354d1179d10e7de6862">  674</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2(value) ((USBHS_HSTADDR1_HSTADDRP2_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos)))</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6ad9e240e9ea32635c4c3e7cb5245563">  675</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_Pos 24</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac393d1ef7204508fbd9ff3028522ffbd">  676</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos) </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0e6cd7201d7dc57bcb0ec67dd5a8b0a9">  677</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3(value) ((USBHS_HSTADDR1_HSTADDRP3_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos)))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* -------- USBHS_HSTADDR2 : (USBHS Offset: 0x0428) Host Address 2 Register -------- */</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaec3f333b445e6112fd3e29edf6ca4250">  679</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_Pos 0</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga420ac4febfb6b3450b97cd0e77e79f04">  680</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos) </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabbf6e6f34c9e82dee526b5f2d49322dc">  681</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4(value) ((USBHS_HSTADDR2_HSTADDRP4_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos)))</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1127285ccfd83e8e4f9aa3ad3d3b78de">  682</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_Pos 8</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga640723a5595cb0b6570c020283459642">  683</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos) </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadbe86d03749da7be8a210f8287a7416f">  684</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5(value) ((USBHS_HSTADDR2_HSTADDRP5_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos)))</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6278801ff91bfff0c8b5c5ff03386f86">  685</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_Pos 16</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac3763c3bc84fc901d65ff13c5a16be24">  686</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos) </span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga01a1c6ff41592ecc6f4d489481924108">  687</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6(value) ((USBHS_HSTADDR2_HSTADDRP6_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos)))</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac6e50fa9a7f61b660b89fa26e6a2bf6c">  688</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_Pos 24</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3c0a731ad16bca0bce8fe5eb35af9e2f">  689</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos) </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga73b2673fbe53e56ae5e4a7cbc2f2949f">  690</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7(value) ((USBHS_HSTADDR2_HSTADDRP7_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos)))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* -------- USBHS_HSTADDR3 : (USBHS Offset: 0x042C) Host Address 3 Register -------- */</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabacf824c9b22255ea34cdcb087beb05c">  692</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_Pos 0</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadea2e5a1320c92fb706cd154af7f626b">  693</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_Msk (0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0678d72186eacf376d3999a876012560">  694</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8(value) ((USBHS_HSTADDR3_HSTADDRP8_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos)))</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga236b909f99bdb298b43a699a82c9cc2c">  695</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_Pos 8</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7441ecd79e733d277b037d6579a2fe36">  696</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_Msk (0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos) </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad5adc5f70b973439c7dc46a65bfe24a3">  697</a></span>&#160;<span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9(value) ((USBHS_HSTADDR3_HSTADDRP9_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos)))</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* -------- USBHS_HSTPIPCFG[10] : (USBHS Offset: 0x500) Host Pipe Configuration Register (n = 0) -------- */</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga748a87e1440adf71b43858b99e3cc948">  699</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_ALLOC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab1f8218fe0338a75c16c89c69cb92356">  700</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_Pos 2</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9103cf0af08386de3cd07a457839e812">  701</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos) </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga31f4600714971180d93ba18a7830f5a7">  702</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PBK(value) ((USBHS_HSTPIPCFG_PBK_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos)))</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac865ef54672a64bc27455bb233edbd67">  703</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_1_BANK (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5ea6cc1697500d492897379045f858c3">  704</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_2_BANK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacf2d01a41e4d6f044a24f7b44f64a1f6">  705</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_3_BANK (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga684a43caf3f329a82c19b2d39750e3ff">  706</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_Pos 4</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga77f213ac27c22e9ca19df137d452a69f">  707</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_Msk (0x7u &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos) </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac122951619bc7c68829b9d6fd843dc31">  708</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE(value) ((USBHS_HSTPIPCFG_PSIZE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos)))</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa4925e30bac220fa554147b9d58ab408">  709</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_8_BYTE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad29ee9956753a47492c14355735f54e0">  710</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_16_BYTE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1eb09cbf11f9301e13a44c5f3d6f9c28">  711</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_32_BYTE (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6e25221de729be34f34dcb8b0dfe357c">  712</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_64_BYTE (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga22bdb34d8abfe49e2495f03d6eab0334">  713</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_128_BYTE (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8609c494ead12f66b21c1efb095173c5">  714</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_256_BYTE (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad28c4edde459d8b58d96f053b7cf402d">  715</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_512_BYTE (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga185427a2b04f2207df1e03b7da4728e4">  716</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2d562fd233ad1cc2f8b5232c21c81b60">  717</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_Pos 8</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9160ad51dac584e665f3ff920817ff34">  718</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos) </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7d1b0be21cfe8f04388bcd96aa50b952">  719</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN(value) ((USBHS_HSTPIPCFG_PTOKEN_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos)))</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga13977671c7a6080fe0a24e1fa20b55b2">  720</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_SETUP (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga05aed341b46e5deb78532b4e66ad3170">  721</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_IN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0c650ad1cdbe06feef020ac64286b834">  722</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_OUT (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4c8f6bdfed56e18995257f9d6285e70b">  723</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_AUTOSW (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2c6ea97d7708e544d1d41e477ca2417f">  724</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_Pos 12</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa4039dc143d774deade05d8be793dc3a">  725</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos) </span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8a3df522e85f3c338e0a05bbce366ecf">  726</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE(value) ((USBHS_HSTPIPCFG_PTYPE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos)))</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gace3afdd5bdfd55b608a71809a5687705">  727</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_CTRL (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6b03ffb635a9a12458fc316d49bfb18e">  728</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_ISO (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5d745287ca3ffa08bf8a024ee2217c94">  729</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_BLK (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga01cade33091230dcb050c23aadee6dde">  730</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_INTRPT (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa9d97ab3406c0f2e769a229c85a14ec6">  731</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_Pos 16</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae4c427ae7b00860d3e38d2fb3a3b1cd5">  732</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_Msk (0xfu &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga747426e0b642ef7265ed29f97289fe1e">  733</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM(value) ((USBHS_HSTPIPCFG_PEPNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos)))</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga23bd8cae85e668996cae3c7113652b35">  734</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_Pos 24</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0861796b9d288b3bb1aab1e85fafec77">  735</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_Msk (0xffu &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos) </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga90973477f99168dd1b9b62c671c5ae2b">  736</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ(value) ((USBHS_HSTPIPCFG_INTFRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos)))</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf0809494feabaf66ffe5b26414f8fd1f">  737</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_PINGEN (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga296398192bdd3d809eaa7b87256f23de">  738</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_Pos 24</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaedc9c4e67bfc7cc3d61e05ad12d33253">  739</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_Msk (0xffu &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos) </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9dfcf332f4e592710da5e84377e52306">  740</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL(value) ((USBHS_HSTPIPCFG_BINTERVAL_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos)))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/* -------- USBHS_HSTPIPISR[10] : (USBHS Offset: 0x530) Host Pipe Status Register (n = 0) -------- */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabd4bff53529d3a63d2f2a6b288ea4404">  742</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_RXINI (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab412d773f75086777987bce75d9c2c79">  743</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_TXOUTI (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5b657f7ffb9144716c472b4873838612">  744</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_TXSTPI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga73998e12ffdfca1ab0bc9cf53797332c">  745</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_PERRI (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafefe427d47e2f528a7608c5313e2e9a7">  746</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_NAKEDI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga557f28502fc74053e78b6ee0144e37e4">  747</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_OVERFI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga49bab8fafde4c709dd7decb1c97b0503">  748</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_RXSTALLDI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga24f69fdd9e7c0327a46178c23dffba8a">  749</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_SHORTPACKETI (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga12da3c3515367b9798455ca8ea4e2796">  750</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_Pos 8</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa48469a6762c93aca952ebafb652278f">  751</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_DTSEQ_Pos) </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaec96193aa502e7f2702f3165b1dd6ef7">  752</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7db02e490de471fec3fbd8b63c6826ff">  753</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga793816e0d2e1badddf3eaee8d1f0ee60">  754</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_Pos 12</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaac3953333edc965b39903c078a4d3618">  755</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_Pos) </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf30ce07927f90132f9ed05f375223a0a">  756</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga74b2e98bd0490406a3b0bcae895aa64d">  757</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga093005453538858f150418b95d93b6fd">  758</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga631ddf08fbd103f880bdaf3d48636fa4">  759</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3c487497918f652043c9fc56d726d0e8">  760</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_Pos 14</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2aec15ccc7fc41b6d9bd60ec7ea518d9">  761</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_CURRBK_Pos) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga56234bb0d333584c0da7c7fb4e822b12">  762</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4a498b200fdb07fb86b99b65a219e429">  763</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0256b1b23996ffdb780862cf09f150f8">  764</a></span>&#160;<span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga281964646ce15b9f3f7f0a95160ec1a8">  765</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_RWALL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga818be42ad304f49ef0e008b5d22a403e">  766</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_CFGOK (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab682e001b29d2970499088e4f39173b4">  767</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_Pos 20</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga86f1a16a169514cc07a181ff579b6f23">  768</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_Msk (0x7ffu &lt;&lt; USBHS_HSTPIPISR_PBYCT_Pos) </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5342330335dba1b424149250b5ad1723">  769</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_UNDERFI (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga62f11360093b89ac86b6e177343ef20f">  770</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPISR_CRCERRI (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPICR[10] : (USBHS Offset: 0x560) Host Pipe Clear Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9067ea47ec30664e8fd73e8ab7e35181">  772</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_RXINIC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0dee7d148bee9d67b2d3f846b2d642b3">  773</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_TXOUTIC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5c8293d760ef53097d408ae75d6946d2">  774</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_TXSTPIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga44ac24a6a5ab2b0122c0106ca9bc53de">  775</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_NAKEDIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8c1cdab87767f5669d0f2866071dc486">  776</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_OVERFIC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaae263c0a5e8d2cd8c473fe9219cc66a8">  777</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_RXSTALLDIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga78cb30399ab291612e71d221afe83b74">  778</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_SHORTPACKETIC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2188b08753f03e94bd047867693b0655">  779</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_UNDERFIC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga92c10bba2dc328e78d5fa40516d6581c">  780</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPICR_CRCERRIC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPIFR[10] : (USBHS Offset: 0x590) Host Pipe Set Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4f30935bd21f13e9871217a25913e6b2">  782</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_RXINIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae32e0484f0ccbe73701fa041f563eef4">  783</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_TXOUTIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf1210abf340005ec33a56c044b674658">  784</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_TXSTPIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga856529ca8101a88434f2b7203be60f8a">  785</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_PERRIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga88b7455aa5cddd54cc6ed2cae2cd2998">  786</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_NAKEDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga15e3d04c97c00498cc770ca8a6d80057">  787</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_OVERFIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga232c978d90232b05542a22a329761176">  788</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_RXSTALLDIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga469cc9dae64715c6e2463b25bc4b4754">  789</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_SHORTPACKETIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga124517e71aca0f803f3cd2abb232436a">  790</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4289c9b9e958f254af5f53b3980110ba">  791</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_UNDERFIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadd447ae2e557b53bbefcd1eec72854d7">  792</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIFR_CRCERRIS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPIMR[10] : (USBHS Offset: 0x5C0) Host Pipe Mask Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf9ad12bf25420763cff4831d07b0e40b">  794</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_RXINE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0539e2356a3f274b330397c434ea986f">  795</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_TXOUTE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9788414308fa9cfafb372dfd1f041471">  796</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_TXSTPE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga03324ea100e514c7853aa6e4ddbd00ec">  797</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_PERRE (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab82a3060cb8fffa179db79a814c386cf">  798</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_NAKEDE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac8dccfba78fa6bdb316f230a486f7614">  799</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_OVERFIE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4349957f339ac219466819403d4ac0a0">  800</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_RXSTALLDE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae950443b7bb44f57013db8db44aaaab8">  801</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_SHORTPACKETIE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga52f9964410273efb2afbcb794ec3619e">  802</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac45a8b3b6d31d9c23b7e671be0570d8a">  803</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_FIFOCON (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga247de257e7801d47dde96a0098d0f2a4">  804</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_PDISHDMA (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7c445ad9e88f7bd07fa360f3ee17acbe">  805</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_PFREEZE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gafeac95f4c1c510ab8540860f4faeabc7">  806</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_RSTDT (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad2575a24fdc8e3fed5ea55a2c11abfac">  807</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_UNDERFIE (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6adbb8676010adc21bc2b7f9e28fce16">  808</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIMR_CRCERRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPIER[10] : (USBHS Offset: 0x5F0) Host Pipe Enable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1ae7fc25e5d572a2e50316b1e72cffd5">  810</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_RXINES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5dd1b8ced4705724713f5ec3222c8ee7">  811</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_TXOUTES (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadcd0d2d010e615f198d7e3a6913290d0">  812</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_TXSTPES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga233107ba8d4fb36bc0362bf1628b4570">  813</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_PERRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabfb4b1d925f356455320a3a23b7894ef">  814</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_NAKEDES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadd8af37d66099c581c4cc689b158cfba">  815</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_OVERFIES (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gab16e4bf12ba2658f953e4deaaa5dd511">  816</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_RXSTALLDES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae40f73ab2d7b4bce022171444427b847">  817</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_SHORTPACKETIES (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8cd1bd3dd202a99c1e4a2f80539dc31c">  818</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_NBUSYBKES (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5c86fb8f404dfd1370edb1999cffedc7">  819</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_PDISHDMAS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8a09e9f1a8824d9033ebfa3a0570d848">  820</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_PFREEZES (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf62474721067494d9ab289d8167421b3">  821</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_RSTDTS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa839542728a176d19b5bdbd611e871b4">  822</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_UNDERFIES (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga720f2d8ba25bad84721c4f448784812d">  823</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIER_CRCERRES (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPIDR[10] : (USBHS Offset: 0x620) Host Pipe Disable Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0d08723be4a935ed53c94f9d7f6d24a0">  825</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_RXINEC (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga19293155d73146950142d5284d73b490">  826</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_TXOUTEC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0c871429344a461a4e56354ffe4f699f">  827</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_TXSTPEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga810c8c4c6a7048a56c5ac84a7583477d">  828</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_PERREC (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3055451848b3029e7c2d72282d1fb7df">  829</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_NAKEDEC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga3c9b0ab47e2cdb5d578e7fae5dd73a8b">  830</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_OVERFIEC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga875c7b3f897a8c73e42f374aa53592ca">  831</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_RXSTALLDEC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga9b96d50e478dde0b204c5eb294171bf9">  832</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_SHORTPACKETIEC (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad3bb07d57156a86a6ac3534c0f07c8ab">  833</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabcec9beefeab1700242da4c88f1b7a51">  834</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_FIFOCONC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga4ecf64e8d6cd298b79c0e60d3f81dd28">  835</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_PDISHDMAC (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga2b99057bec6aa1f5a541cede730c657e">  836</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_PFREEZEC (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8b71ae243ffd9003173655cd648441f3">  837</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_UNDERFIEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga688714d7f58dca568ab847cf43d5c0c8">  838</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPIDR_CRCERREC (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPINRQ[10] : (USBHS Offset: 0x650) Host Pipe IN Request Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6922f7a82e41f5f6e29547d54aedf61b">  840</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_Pos 0</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga14ffc5a310d72cddac1aeb791eee127e">  841</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_Msk (0xffu &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos) </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac285bd3f8c88d320ac21ce71b0a3011c">  842</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ(value) ((USBHS_HSTPIPINRQ_INRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos)))</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gacf84ebe5227ee73e8c08b1892becfd87">  843</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPINRQ_INMODE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPERR[10] : (USBHS Offset: 0x680) Host Pipe Error Register (n = 0) -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga600320ddbdac73e695233b7fc6b21b3e">  845</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_DATATGL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga8c93574c440f71759d7bbf5cec635d4a">  846</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_DATAPID (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga278a87268f584e9dc0a8cc132662a75f">  847</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_PID (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5200b876ec983cceb30c0012a359c7ea">  848</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_TIMEOUT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf4a1945ce8283c432a557a20e8b63450">  849</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_CRC16 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabad0504725809f9c5796f979cf2bfaa9">  850</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_Pos 5</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5fc77aff1bced4814b0ada53f7222c6e">  851</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_Msk (0x3u &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos) </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1d398b4379b7985aa18bf7841c0245eb">  852</a></span>&#160;<span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER(value) ((USBHS_HSTPIPERR_COUNTER_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos)))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* -------- USBHS_HSTDMANXTDSC : (USBHS Offset: N/A) Host DMA Channel Next Descriptor Address Register -------- */</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga07901cf6a45e47ad88c832d8ef241f75">  854</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos 0</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaf30bcdc948006ec3037a9aa11e7fc306">  855</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos) </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1e0ea0ba4accaf35481ad0d151deaef9">  856</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* -------- USBHS_HSTDMAADDRESS : (USBHS Offset: N/A) Host DMA Channel Address Register -------- */</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa221802e416784531d91e9bb5ef071eb">  858</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD_Pos 0</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac25fa526760a30e9fba2765511aa4e48">  859</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos) </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gabf24fc10f63cfaf58c8fe4e8da4d30d8">  860</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD(value) ((USBHS_HSTDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* -------- USBHS_HSTDMACONTROL : (USBHS Offset: N/A) Host DMA Channel Control Register -------- */</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1d831241f9c80030a2659f092202966d">  862</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaa80b0aeff40d2a172ea733f05a9cc1f">  863</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad3c7b7b9ab5409d34dbecea540aef7f2">  864</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga643443ab4b9f078627d710ee1ad77556">  865</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga363d9c6d460e65cc48615bd6cda95322">  866</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7d9141f74b0c766a0e33e65dd31bfc39">  867</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac9169cb568f11b80f25115649226ec00">  868</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga94eb9dfbfe5abdb9f0582a997826e324">  869</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaae20ce7e9cbc448571ff5b957389fc3">  870</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos 16</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaff72e18ca6845ed13537afc784cfa758">  871</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos) </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga259a9fbb53dceb80d882eab925c4681f">  872</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH(value) ((USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)))</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* -------- USBHS_HSTDMASTATUS : (USBHS Offset: N/A) Host DMA Channel Status Register -------- */</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga0319af24ed59957f9bd0fb1ea88cd649">  874</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gade8e090541cd0b90ad21329be7808891">  875</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gadc4e65fa1832fc585dd17d89c66ff067">  876</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaeed619cfee94ba532f020fb6a5f982a5">  877</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad3e67d713dca38bf506b18ee1fbb3932">  878</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga6c0d5bb49c0f54f927d6f339cdc91ce7">  879</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT_Pos 16</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga742c7882e58b1c8e74703afe98449bc9">  880</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae7cc5560bc19b0a55af58a825c9a06f1">  881</a></span>&#160;<span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT(value) ((USBHS_HSTDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)))</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* -------- USBHS_CTRL : (USBHS Offset: 0x0800) General Control Register -------- */</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae036a7cad49e0e8d7efaf2af7cbc26f8">  883</a></span>&#160;<span class="preprocessor">#define USBHS_CTRL_RDERRE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga50eee59e7e32e813a1457c4e90d45df6">  884</a></span>&#160;<span class="preprocessor">#define USBHS_CTRL_VBUSHWC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa804200b9e9ef00a91c37b5e034161ff">  885</a></span>&#160;<span class="preprocessor">#define USBHS_CTRL_FRZCLK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga77ad9e7e4401e4a9b78c704b701e2184">  886</a></span>&#160;<span class="preprocessor">#define USBHS_CTRL_USBE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gade9ac12e6d2a6089a76124020b2e42d1">  887</a></span>&#160;<span class="preprocessor">#define USBHS_CTRL_UIMOD (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaaf9488ddc210cfe69d65af406be0dd2e">  888</a></span>&#160;<span class="preprocessor">#define   USBHS_CTRL_UIMOD_HOST (0x0u &lt;&lt; 25) </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga47f7dca7bd59ead35ffed739f9ff62f6">  889</a></span>&#160;<span class="preprocessor">#define   USBHS_CTRL_UIMOD_DEVICE (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_SR : (USBHS Offset: 0x0804) General Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gae5ee14481fca0499bc3246f954458982">  891</a></span>&#160;<span class="preprocessor">#define USBHS_SR_RDERRI (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga5b63a0fd26b0556923946ffda9966153">  892</a></span>&#160;<span class="preprocessor">#define USBHS_SR_VBUSRQ (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad06ae70b68a3774600504b59bfa2dc56">  893</a></span>&#160;<span class="preprocessor">#define USBHS_SR_SPEED_Pos 12</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga7a957d5596cd9e61bb891f1cea9a0e30">  894</a></span>&#160;<span class="preprocessor">#define USBHS_SR_SPEED_Msk (0x3u &lt;&lt; USBHS_SR_SPEED_Pos) </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga096dbebf7943b10d6a339a0ac10b6091">  895</a></span>&#160;<span class="preprocessor">#define   USBHS_SR_SPEED_FULL_SPEED (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gac258c2bfc867253a34cd8fab6ea2b732">  896</a></span>&#160;<span class="preprocessor">#define   USBHS_SR_SPEED_HIGH_SPEED (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga33a328659df1b0ab128a7bca5e9c7959">  897</a></span>&#160;<span class="preprocessor">#define   USBHS_SR_SPEED_LOW_SPEED (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa40a5beef1c317d3842f770cf297b9f4">  898</a></span>&#160;<span class="preprocessor">#define USBHS_SR_CLKUSABLE (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_SCR : (USBHS Offset: 0x0808) General Status Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa236caae68da69619868a69898fc5695">  900</a></span>&#160;<span class="preprocessor">#define USBHS_SCR_RDERRIC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#gad1e871610733843b30fb93043b28f9a2">  901</a></span>&#160;<span class="preprocessor">#define USBHS_SCR_VBUSRQC (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- USBHS_SFR : (USBHS Offset: 0x080C) General Status Set Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga76b0735f9ffeb525f9723d4a1796aae0">  903</a></span>&#160;<span class="preprocessor">#define USBHS_SFR_RDERRIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga1a1d4d07e12a2208954896e8ffe64c81">  904</a></span>&#160;<span class="preprocessor">#define USBHS_SFR_VBUSRQS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMS70_USBHS_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="group___s_a_m_s70___u_s_b_h_s_xhtml_gaa1eaa94d02aee9562190980394b21191"><div class="ttname"><a href="group___s_a_m_s70___u_s_b_h_s.xhtml#gaa1eaa94d02aee9562190980394b21191">USBHSDEVDMA_NUMBER</a></div><div class="ttdeci">#define USBHSDEVDMA_NUMBER</div><div class="ttdoc">Usbhs hardware registers. </div><div class="ttdef"><b>Definition:</b> component_usbhs.h:55</div></div>
<div class="ttc" id="group___s_a_m_s70___u_s_b_h_s_xhtml_ga617d824b33e8a04a790c2791dac17151"><div class="ttname"><a href="group___s_a_m_s70___u_s_b_h_s.xhtml#ga617d824b33e8a04a790c2791dac17151">USBHSHSTDMA_NUMBER</a></div><div class="ttdeci">#define USBHSHSTDMA_NUMBER</div><div class="ttdef"><b>Definition:</b> component_usbhs.h:56</div></div>
<div class="ttc" id="struct_usbhs_hstdma_xhtml"><div class="ttname"><a href="struct_usbhs_hstdma.xhtml">UsbhsHstdma</a></div><div class="ttdoc">UsbhsHstdma hardware registers. </div><div class="ttdef"><b>Definition:</b> component_usbhs.h:48</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_usbhs_xhtml"><div class="ttname"><a href="struct_usbhs.xhtml">Usbhs</a></div><div class="ttdef"><b>Definition:</b> component_usbhs.h:57</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_usbhs_devdma_xhtml"><div class="ttname"><a href="struct_usbhs_devdma.xhtml">UsbhsDevdma</a></div><div class="ttdoc">UsbhsDevdma hardware registers. </div><div class="ttdef"><b>Definition:</b> component_usbhs.h:41</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
