#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jul 24 19:47:56 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Analyzing module divide (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide} C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v successfully.
I: Module "divide" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.296s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/audio_recognization/divide.v(line number: 2)] Elaborating module divide
I: Module instance {divide} parameter value:
    I_W = 32'b00000000000000000000000000100000
    D_W = 32'b00000000000000000000000000001001
    O_W = 32'b00000000000000000000000000010111
Executing : rtl-elaborate successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (133.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (79.7%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.278s wall, 0.266s user + 0.016s system = 0.281s CPU (101.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.7%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (533.9%)

Start sdm2adm.
I: Constant propagation done on N35[1] (bmsWIDEMUX).
I: Constant propagation done on N2036 (bmsWIDEMUX).
I: Constant propagation done on N2045 (bmsWIDEMUX).
I: Constant propagation done on N2054 (bmsWIDEMUX).
I: Constant propagation done on N2063 (bmsWIDEMUX).
I: Constant propagation done on N2072 (bmsWIDEMUX).
I: Constant propagation done on N2081 (bmsWIDEMUX).
I: Constant propagation done on N2090 (bmsWIDEMUX).
I: Constant propagation done on N2099 (bmsWIDEMUX).
I: Constant propagation done on N2108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.045s wall, 0.031s user + 0.000s system = 0.031s CPU (69.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jul 24 19:47:58 2024
Action compile: Peak memory pool usage is 140 MB
