{
  "I_SERDES": {
    "DDR_MODE==DDR": [
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_ddr"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "__DONT__"
      }
    ],
    "DDR_MODE==SDR": [
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_sdr"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "__DONT__"
      }
    ],
    "DPA_MODE==CDR": [
      {
        "attr": "RX_DDR_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_cdr"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "__DONT__"
      }
    ],
    "DPA_MODE==DPA": [
      {
        "attr": "RX_DDR_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "__DONT__"
      }
    ],
    "DPA_MODE==NONE": [
      {
        "attr": "RX_DDR_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "__DONT__"
      }
    ],
    "MIPI_MODE==MIPI": [
      {
        "attr": "RX_DDR_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_on"
      }
    ],
    "MIPI_MODE==NONE": [
      {
        "attr": "RX_DDR_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      }
    ],
    "ROOT_BANK_SRC==A&DPA_MODE==CDR": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "#MUX"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      }
    ],
    "ROOT_BANK_SRC==A&DPA_MODE==DPA": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "#MUX"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      }
    ],
    "ROOT_BANK_SRC==A&DPA_MODE==NONE": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "#MUX"
      }
    ],
    "ROOT_BANK_SRC==B&DPA_MODE==CDR": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "#MUX"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      }
    ],
    "ROOT_BANK_SRC==B&DPA_MODE==DPA": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "#MUX"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      }
    ],
    "ROOT_BANK_SRC==B&DPA_MODE==NONE": [
      {
        "attr": "CDR_CLK_ROOT_SEL_B",
        "value": "__DONT__"
      },
      {
        "attr": "CDR_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_B",
        "value": "#MUX"
      },
      {
        "attr": "CORE_CLK_ROOT_SEL_A",
        "value": "__DONT__"
      }
    ]
  }
}