/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [4:0] _01_;
  wire [3:0] _02_;
  reg [12:0] _03_;
  wire [9:0] _04_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_54z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_7z[3] ? celloutsig_0_12z[5] : celloutsig_0_9z;
  assign celloutsig_0_18z = ~(celloutsig_0_2z[3] | celloutsig_0_16z);
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_16z = ~celloutsig_0_4z;
  assign celloutsig_0_20z = ~celloutsig_0_12z[6];
  assign celloutsig_0_8z = ~((celloutsig_0_5z[1] | celloutsig_0_2z[0]) & celloutsig_0_5z[8]);
  assign celloutsig_0_41z = celloutsig_0_26z[0] | ~(celloutsig_0_30z[4]);
  assign celloutsig_0_3z = celloutsig_0_2z[3] ^ celloutsig_0_2z[6];
  reg [3:0] _13_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _13_ <= 4'h0;
    else _13_ <= { in_data[79], celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_16z };
  assign out_data[3:0] = _13_;
  reg [3:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= celloutsig_0_2z[12:9];
  assign { _02_[3:2], _01_[4:3] } = _14_;
  reg [9:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 10'h000;
    else _15_ <= in_data[81:72];
  assign { _04_[9:5], _00_[3], _04_[3:0] } = _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_12z[11:0], celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[150:144], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } & { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_33z = { _02_[3:2], _01_[4:3], celloutsig_0_27z } / { 1'h1, _00_[3], _04_[3:2], celloutsig_0_17z };
  assign celloutsig_0_54z = { celloutsig_0_34z[6:5], celloutsig_0_27z } / { 1'h1, celloutsig_0_30z[3], celloutsig_0_41z };
  assign celloutsig_0_12z = { celloutsig_0_7z[4:2], _04_[9:5], _00_[3], _04_[3:0] } / { 1'h1, celloutsig_0_5z[6:3], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[21:19] && in_data[5:3];
  assign celloutsig_0_32z = { celloutsig_0_5z[5:0], celloutsig_0_5z, celloutsig_0_19z, _02_[3:2], _01_[4:3] } && { celloutsig_0_12z[11:0], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_13z = { in_data[185], celloutsig_1_4z, celloutsig_1_8z } && celloutsig_1_11z[6:2];
  assign celloutsig_0_9z = { celloutsig_0_5z[6:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[48:39], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_5z[7:3], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_12z } && { _01_[3], _04_[9:5], _00_[3], _04_[3:0], celloutsig_0_15z };
  assign celloutsig_0_25z = celloutsig_0_23z[6:1] && _03_[11:6];
  assign celloutsig_0_27z = { in_data[59], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_18z } && { celloutsig_0_26z[3:0], celloutsig_0_21z };
  assign celloutsig_0_22z = ! { celloutsig_0_15z[2:0], celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[153:143] % { 1'h1, in_data[122:115], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[125:119], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[159:155], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_10z = { _04_[3:0], _02_[3:2], _01_[4:3] } % { 1'h1, celloutsig_0_2z[8:2] };
  assign celloutsig_0_5z = { _04_[7:5], _00_[3], _04_[3:0], celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[7:1], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_30z = celloutsig_0_10z[7:3] % { 1'h1, _02_[2], _01_[4:3], celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_12z[11:0] * { celloutsig_0_2z[5], celloutsig_0_5z, celloutsig_0_32z };
  assign celloutsig_0_7z = celloutsig_0_5z[8:4] * in_data[81:77];
  assign celloutsig_0_21z = { celloutsig_0_5z[9:8], celloutsig_0_4z } * { _03_[2], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_3z[9:2] : in_data[183:176];
  assign celloutsig_0_15z = _01_[4] ? { _04_[6:5], _00_[3], _04_[3:2], celloutsig_0_11z, celloutsig_0_8z } : { _04_[8:5], _00_[3], _04_[3:0] };
  assign celloutsig_0_19z = celloutsig_0_0z ? _03_[10:4] : { celloutsig_0_5z[7:3], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_0z = | in_data[168:166];
  assign celloutsig_1_10z = ~^ { celloutsig_1_5z[2:1], celloutsig_1_8z };
  assign celloutsig_0_39z = ^ { celloutsig_0_33z[2], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_4z = ^ in_data[69:67];
  assign celloutsig_1_2z = ^ in_data[168:151];
  assign celloutsig_1_7z = ^ { in_data[103:102], celloutsig_1_1z };
  assign celloutsig_1_8z = ^ celloutsig_1_3z[7:2];
  assign celloutsig_1_19z = ^ celloutsig_1_14z[4:2];
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] >> { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_10z[3:0], celloutsig_0_20z } >> celloutsig_0_5z[4:0];
  assign celloutsig_0_11z = celloutsig_0_5z[4:2] << { _02_[2], _01_[4:3] };
  assign celloutsig_0_23z = celloutsig_0_2z[10:1] << { celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_1_12z = { in_data[161:158], celloutsig_1_2z, celloutsig_1_7z } >> { celloutsig_1_3z[10:6], celloutsig_1_7z };
  assign celloutsig_0_2z = { _04_[8:7], celloutsig_0_0z, _04_[9:5], _00_[3], _04_[3:0] } >> { in_data[21:19], _04_[9:5], _00_[3], _04_[3:0] };
  assign _00_[2:0] = { celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_18z };
  assign _01_[2] = celloutsig_0_4z;
  assign _02_[1:0] = _01_[4:3];
  assign _04_[4] = _00_[3];
  assign { out_data[128], out_data[96], out_data[34:32] } = { celloutsig_1_5z[4], celloutsig_1_19z, celloutsig_0_54z };
endmodule
