{
  "module_name": "qcom,mmcc-msm8960.h",
  "hash_id": "d7f45bd449b1e5766055a3704315598f94dcee723a233d603b5c6f1a9099c95f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/qcom,mmcc-msm8960.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_MSM_MMCC_8960_H\n#define _DT_BINDINGS_RESET_MSM_MMCC_8960_H\n\n#define VPE_AXI_RESET\t\t\t\t\t0\n#define IJPEG_AXI_RESET\t\t\t\t\t1\n#define MPD_AXI_RESET\t\t\t\t\t2\n#define VFE_AXI_RESET\t\t\t\t\t3\n#define SP_AXI_RESET\t\t\t\t\t4\n#define VCODEC_AXI_RESET\t\t\t\t5\n#define ROT_AXI_RESET\t\t\t\t\t6\n#define VCODEC_AXI_A_RESET\t\t\t\t7\n#define VCODEC_AXI_B_RESET\t\t\t\t8\n#define FAB_S3_AXI_RESET\t\t\t\t9\n#define FAB_S2_AXI_RESET\t\t\t\t10\n#define FAB_S1_AXI_RESET\t\t\t\t11\n#define FAB_S0_AXI_RESET\t\t\t\t12\n#define SMMU_GFX3D_ABH_RESET\t\t\t\t13\n#define SMMU_VPE_AHB_RESET\t\t\t\t14\n#define SMMU_VFE_AHB_RESET\t\t\t\t15\n#define SMMU_ROT_AHB_RESET\t\t\t\t16\n#define SMMU_VCODEC_B_AHB_RESET\t\t\t\t17\n#define SMMU_VCODEC_A_AHB_RESET\t\t\t\t18\n#define SMMU_MDP1_AHB_RESET\t\t\t\t19\n#define SMMU_MDP0_AHB_RESET\t\t\t\t20\n#define SMMU_JPEGD_AHB_RESET\t\t\t\t21\n#define SMMU_IJPEG_AHB_RESET\t\t\t\t22\n#define SMMU_GFX2D0_AHB_RESET\t\t\t\t23\n#define SMMU_GFX2D1_AHB_RESET\t\t\t\t24\n#define APU_AHB_RESET\t\t\t\t\t25\n#define CSI_AHB_RESET\t\t\t\t\t26\n#define TV_ENC_AHB_RESET\t\t\t\t27\n#define VPE_AHB_RESET\t\t\t\t\t28\n#define FABRIC_AHB_RESET\t\t\t\t29\n#define GFX2D0_AHB_RESET\t\t\t\t30\n#define GFX2D1_AHB_RESET\t\t\t\t31\n#define GFX3D_AHB_RESET\t\t\t\t\t32\n#define HDMI_AHB_RESET\t\t\t\t\t33\n#define MSSS_IMEM_AHB_RESET\t\t\t\t34\n#define IJPEG_AHB_RESET\t\t\t\t\t35\n#define DSI_M_AHB_RESET\t\t\t\t\t36\n#define DSI_S_AHB_RESET\t\t\t\t\t37\n#define JPEGD_AHB_RESET\t\t\t\t\t38\n#define MDP_AHB_RESET\t\t\t\t\t39\n#define ROT_AHB_RESET\t\t\t\t\t40\n#define VCODEC_AHB_RESET\t\t\t\t41\n#define VFE_AHB_RESET\t\t\t\t\t42\n#define DSI2_M_AHB_RESET\t\t\t\t43\n#define DSI2_S_AHB_RESET\t\t\t\t44\n#define CSIPHY2_RESET\t\t\t\t\t45\n#define CSI_PIX1_RESET\t\t\t\t\t46\n#define CSIPHY0_RESET\t\t\t\t\t47\n#define CSIPHY1_RESET\t\t\t\t\t48\n#define DSI2_RESET\t\t\t\t\t49\n#define VFE_CSI_RESET\t\t\t\t\t50\n#define MDP_RESET\t\t\t\t\t51\n#define AMP_RESET\t\t\t\t\t52\n#define JPEGD_RESET\t\t\t\t\t53\n#define CSI1_RESET\t\t\t\t\t54\n#define VPE_RESET\t\t\t\t\t55\n#define MMSS_FABRIC_RESET\t\t\t\t56\n#define VFE_RESET\t\t\t\t\t57\n#define GFX2D0_RESET\t\t\t\t\t58\n#define GFX2D1_RESET\t\t\t\t\t59\n#define GFX3D_RESET\t\t\t\t\t60\n#define HDMI_RESET\t\t\t\t\t61\n#define MMSS_IMEM_RESET\t\t\t\t\t62\n#define IJPEG_RESET\t\t\t\t\t63\n#define CSI0_RESET\t\t\t\t\t64\n#define DSI_RESET\t\t\t\t\t65\n#define VCODEC_RESET\t\t\t\t\t66\n#define MDP_TV_RESET\t\t\t\t\t67\n#define MDP_VSYNC_RESET\t\t\t\t\t68\n#define ROT_RESET\t\t\t\t\t69\n#define TV_HDMI_RESET\t\t\t\t\t70\n#define TV_ENC_RESET\t\t\t\t\t71\n#define CSI2_RESET\t\t\t\t\t72\n#define CSI_RDI1_RESET\t\t\t\t\t73\n#define CSI_RDI2_RESET\t\t\t\t\t74\n#define GFX3D_AXI_RESET\t\t\t\t\t75\n#define VCAP_AXI_RESET\t\t\t\t\t76\n#define SMMU_VCAP_AHB_RESET\t\t\t\t77\n#define VCAP_AHB_RESET\t\t\t\t\t78\n#define CSI_RDI_RESET\t\t\t\t\t79\n#define CSI_PIX_RESET\t\t\t\t\t80\n#define VCAP_NPL_RESET\t\t\t\t\t81\n#define VCAP_RESET\t\t\t\t\t82\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}