{
  "module_name": "apl.c",
  "hash_id": "ec109c410c1aa9843e04c60b798e8db389d4d6b5252b4504be19926829b8877b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/intel/apl.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n\n \n\n#include <sound/sof/ext_manifest4.h>\n#include \"../ipc4-priv.h\"\n#include \"../sof-priv.h\"\n#include \"hda.h\"\n#include \"../sof-audio.h\"\n\nstatic const struct snd_sof_debugfs_map apl_dsp_debugfs[] = {\n\t{\"hda\", HDA_DSP_HDA_BAR, 0, 0x4000, SOF_DEBUGFS_ACCESS_ALWAYS},\n\t{\"pp\", HDA_DSP_PP_BAR,  0, 0x1000, SOF_DEBUGFS_ACCESS_ALWAYS},\n\t{\"dsp\", HDA_DSP_BAR,  0, 0x10000, SOF_DEBUGFS_ACCESS_ALWAYS},\n};\n\n \nstruct snd_sof_dsp_ops sof_apl_ops;\nEXPORT_SYMBOL_NS(sof_apl_ops, SND_SOC_SOF_INTEL_HDA_COMMON);\n\nint sof_apl_ops_init(struct snd_sof_dev *sdev)\n{\n\t \n\tmemcpy(&sof_apl_ops, &sof_hda_common_ops, sizeof(struct snd_sof_dsp_ops));\n\n\t \n\tsof_apl_ops.shutdown\t= hda_dsp_shutdown;\n\n\tif (sdev->pdata->ipc_type == SOF_IPC) {\n\t\t \n\t\tsof_apl_ops.irq_thread\t= hda_dsp_ipc_irq_thread;\n\n\t\t \n\t\tsof_apl_ops.send_msg\t= hda_dsp_ipc_send_msg;\n\n\t\t \n\t\tsof_apl_ops.ipc_dump\t= hda_ipc_dump;\n\n\t\tsof_apl_ops.set_power_state = hda_dsp_set_power_state_ipc3;\n\t}\n\n\tif (sdev->pdata->ipc_type == SOF_INTEL_IPC4) {\n\t\tstruct sof_ipc4_fw_data *ipc4_data;\n\n\t\tsdev->private = devm_kzalloc(sdev->dev, sizeof(*ipc4_data), GFP_KERNEL);\n\t\tif (!sdev->private)\n\t\t\treturn -ENOMEM;\n\n\t\tipc4_data = sdev->private;\n\t\tipc4_data->manifest_fw_hdr_offset = SOF_MAN4_FW_HDR_OFFSET;\n\n\t\tipc4_data->mtrace_type = SOF_IPC4_MTRACE_INTEL_CAVS_1_5;\n\n\t\t \n\t\tipc4_data->load_library = hda_dsp_ipc4_load_library;\n\n\t\t \n\t\tsof_apl_ops.irq_thread\t= hda_dsp_ipc4_irq_thread;\n\n\t\t \n\t\tsof_apl_ops.send_msg\t= hda_dsp_ipc4_send_msg;\n\n\t\t \n\t\tsof_apl_ops.ipc_dump\t= hda_ipc4_dump;\n\n\t\tsof_apl_ops.set_power_state = hda_dsp_set_power_state_ipc4;\n\t}\n\n\t \n\thda_set_dai_drv_ops(sdev, &sof_apl_ops);\n\n\t \n\tsof_apl_ops.debug_map\t= apl_dsp_debugfs;\n\tsof_apl_ops.debug_map_count\t= ARRAY_SIZE(apl_dsp_debugfs);\n\n\t \n\tsof_apl_ops.run = hda_dsp_cl_boot_firmware;\n\n\t \n\tsof_apl_ops.post_fw_run = hda_dsp_post_fw_run;\n\n\t \n\tsof_apl_ops.core_get = hda_dsp_core_get;\n\n\treturn 0;\n};\nEXPORT_SYMBOL_NS(sof_apl_ops_init, SND_SOC_SOF_INTEL_HDA_COMMON);\n\nconst struct sof_intel_dsp_desc apl_chip_info = {\n\t \n\t.cores_num = 2,\n\t.init_core_mask = 1,\n\t.host_managed_cores_mask = GENMASK(1, 0),\n\t.ipc_req = HDA_DSP_REG_HIPCI,\n\t.ipc_req_mask = HDA_DSP_REG_HIPCI_BUSY,\n\t.ipc_ack = HDA_DSP_REG_HIPCIE,\n\t.ipc_ack_mask = HDA_DSP_REG_HIPCIE_DONE,\n\t.ipc_ctl = HDA_DSP_REG_HIPCCTL,\n\t.rom_status_reg = HDA_DSP_SRAM_REG_ROM_STATUS,\n\t.rom_init_timeout\t= 150,\n\t.ssp_count = APL_SSP_COUNT,\n\t.ssp_base_offset = APL_SSP_BASE_OFFSET,\n\t.d0i3_offset = SOF_HDA_VS_D0I3C,\n\t.quirks = SOF_INTEL_PROCEN_FMT_QUIRK,\n\t.check_ipc_irq\t= hda_dsp_check_ipc_irq,\n\t.cl_init = cl_dsp_init,\n\t.power_down_dsp = hda_power_down_dsp,\n\t.disable_interrupts = hda_dsp_disable_interrupts,\n\t.hw_ip_version = SOF_INTEL_CAVS_1_5_PLUS,\n};\nEXPORT_SYMBOL_NS(apl_chip_info, SND_SOC_SOF_INTEL_HDA_COMMON);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}