{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642251902406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642251902406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 14:05:02 2022 " "Processing started: Sat Jan 15 14:05:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642251902406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251902406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251902406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642251902735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642251902735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251910268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-Behavioral " "Found design unit 1: io-Behavioral" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251910268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASH-Behavioral " "Found design unit 1: FLASH-Behavioral" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASH " "Found entity 1: FLASH" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251910268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910290 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251910290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910290 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642251910290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251910290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642251910346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_C " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_C\"" {  } { { "../src/cpu.vhd" "ALU_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642251910346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycles alu.vhd(1287) " "VHDL Process Statement warning at alu.vhd(1287): signal \"cycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642251910425 "|cpu|alu:ALU_C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLASH_OUT alu.vhd(1288) " "VHDL Process Statement warning at alu.vhd(1288): signal \"FLASH_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642251910425 "|cpu|alu:ALU_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH alu:ALU_C\|FLASH:FLASH_C " "Elaborating entity \"FLASH\" for hierarchy \"alu:ALU_C\|FLASH:FLASH_C\"" {  } { { "../src/alu.vhd" "FLASH_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642251911238 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLASH flash.vhd(79) " "VHDL Signal Declaration warning at flash.vhd(79): used explicit default value for signal \"FLASH\" because signal was never assigned a value" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642251911269 "|cpu|alu:ALU_C|FLASH:FLASH_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram alu:ALU_C\|ram:RAM_C " "Elaborating entity \"ram\" for hierarchy \"alu:ALU_C\|ram:RAM_C\"" {  } { { "../src/alu.vhd" "RAM_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642251911269 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[7\] RAM_GPIO_IN\[31\] ram.vhd(60) " "Net \"RAM\[3844\]\[7\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[31\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[31\] ram.vhd(19) " "\"RAM_GPIO_IN\[31\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[6\] RAM_GPIO_IN\[30\] ram.vhd(60) " "Net \"RAM\[3844\]\[6\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[30\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[30\] ram.vhd(19) " "\"RAM_GPIO_IN\[30\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[5\] RAM_GPIO_IN\[29\] ram.vhd(60) " "Net \"RAM\[3844\]\[5\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[29\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[29\] ram.vhd(19) " "\"RAM_GPIO_IN\[29\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[4\] RAM_GPIO_IN\[28\] ram.vhd(60) " "Net \"RAM\[3844\]\[4\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[28\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[28\] ram.vhd(19) " "\"RAM_GPIO_IN\[28\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[3\] RAM_GPIO_IN\[27\] ram.vhd(60) " "Net \"RAM\[3844\]\[3\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[27\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[27\] ram.vhd(19) " "\"RAM_GPIO_IN\[27\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[2\] RAM_GPIO_IN\[26\] ram.vhd(60) " "Net \"RAM\[3844\]\[2\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[26\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[26\] ram.vhd(19) " "\"RAM_GPIO_IN\[26\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[1\] RAM_GPIO_IN\[25\] ram.vhd(60) " "Net \"RAM\[3844\]\[1\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[25\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[25\] ram.vhd(19) " "\"RAM_GPIO_IN\[25\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3844\]\[0\] RAM_GPIO_IN\[24\] ram.vhd(60) " "Net \"RAM\[3844\]\[0\]\" at ram.vhd(60) is already driven by input port \"RAM_GPIO_IN\[24\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 60 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[24\] ram.vhd(19) " "\"RAM_GPIO_IN\[24\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3845\]\[7\] RAM_GPIO_IN\[23\] ram.vhd(61) " "Net \"RAM\[3845\]\[7\]\" at ram.vhd(61) is already driven by input port \"RAM_GPIO_IN\[23\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 61 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "RAM_GPIO_IN\[23\] ram.vhd(19) " "\"RAM_GPIO_IN\[23\]\" was declared at ram.vhd(19)" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 19 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "RAM\[3845\]\[6\] RAM_GPIO_IN\[22\] ram.vhd(61) " "Net \"RAM\[3845\]\[6\]\" at ram.vhd(61) is already driven by input port \"RAM_GPIO_IN\[22\]\", and cannot be driven by another signal" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 61 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1642251912928 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "alu:ALU_C\|ram:RAM_C " "Can't elaborate user hierarchy \"alu:ALU_C\|ram:RAM_C\"" {  } { { "../src/alu.vhd" "RAM_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 107 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642251913084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642251913193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 15 14:05:13 2022 " "Processing ended: Sat Jan 15 14:05:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642251913193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642251913193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642251913193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251913193 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642251913802 ""}
