// Seed: 2012771420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1 ** id_3;
  assign id_2 = id_4 << id_3;
  assign id_5 = id_1 && 1'd0;
endmodule
module module_1;
  integer id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    output tri id_15,
    output tri1 id_16,
    output supply0 id_17,
    output wor id_18
);
  assign id_2  = id_6;
  assign id_15 = id_4;
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2
);
  supply1 id_4;
  id_5(
      1, 1, {1, "", 1, 1 < id_1, 1'b0}, id_4 == ""
  );
  wire id_6;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
