ram_2port_512x32_4096x4.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/ram_2port_512x32_4096x4/sim/ram_2port_512x32_4096x4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
