Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Feb 27 10:10:03 2017
| Host         : WK73 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Arty_Z7_20_wrapper_methodology_drc_routed.rpt -rpx Arty_Z7_20_wrapper_methodology_drc_routed.rpx
| Design       : Arty_Z7_20_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 49         |
| XDCB-1    | Warning  | Runtime intensive exceptions                    | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X27Y44 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on hdmi_hpd_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[10] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[11] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[12] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[13] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[8] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[9] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[10] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[11] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[12] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[13] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[14] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[15] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[8] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[9] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on TMDS_clk_n relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on TMDS_clk_p relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_n[0] relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_n[1] relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_n[2] relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_p[0] relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_p[1] relative to clock(s) VIRTUAL_I 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on TMDS_data_p[2] relative to clock(s) VIRTUAL_I 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 1810 design objects. 
set_max_delay -datapath_only -from [get_clocks -of [get_ports -scoped_to_current_instance s_axi_aclk]] -to [all_registers -clock [get_clocks -of [get_...
c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_v_tc_0_0/Arty_Z7_20_v_tc_0_0_clocks.xdc (Line: 6)
Related violations: <none>


