// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x8_SubBytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        state,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [127:0] state;
output  [127:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] sboxhw_V_address0;
reg    sboxhw_V_ce0;
wire   [7:0] sboxhw_V_q0;
wire   [7:0] sboxhw_V_address1;
reg    sboxhw_V_ce1;
wire   [7:0] sboxhw_V_q1;
wire   [7:0] sboxhw_V_address2;
reg    sboxhw_V_ce2;
wire   [7:0] sboxhw_V_q2;
wire   [7:0] sboxhw_V_address3;
reg    sboxhw_V_ce3;
wire   [7:0] sboxhw_V_q3;
wire   [7:0] sboxhw_V_address4;
reg    sboxhw_V_ce4;
wire   [7:0] sboxhw_V_q4;
wire   [7:0] sboxhw_V_address5;
reg    sboxhw_V_ce5;
wire   [7:0] sboxhw_V_q5;
wire   [7:0] sboxhw_V_address6;
reg    sboxhw_V_ce6;
wire   [7:0] sboxhw_V_q6;
wire   [7:0] sboxhw_V_address7;
reg    sboxhw_V_ce7;
wire   [7:0] sboxhw_V_q7;
wire   [7:0] sboxhw_V_address8;
reg    sboxhw_V_ce8;
wire   [7:0] sboxhw_V_q8;
wire   [7:0] sboxhw_V_address9;
reg    sboxhw_V_ce9;
wire   [7:0] sboxhw_V_q9;
wire   [7:0] sboxhw_V_address10;
reg    sboxhw_V_ce10;
wire   [7:0] sboxhw_V_q10;
wire   [7:0] sboxhw_V_address11;
reg    sboxhw_V_ce11;
wire   [7:0] sboxhw_V_q11;
wire   [7:0] sboxhw_V_address12;
reg    sboxhw_V_ce12;
wire   [7:0] sboxhw_V_q12;
wire   [7:0] sboxhw_V_address13;
reg    sboxhw_V_ce13;
wire   [7:0] sboxhw_V_q13;
wire   [7:0] sboxhw_V_address14;
reg    sboxhw_V_ce14;
wire   [7:0] sboxhw_V_q14;
wire   [7:0] sboxhw_V_address15;
reg    sboxhw_V_ce15;
wire   [7:0] sboxhw_V_q15;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln668_fu_275_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln668_8_fu_290_p1;
wire   [63:0] zext_ln668_9_fu_305_p1;
wire   [63:0] zext_ln668_10_fu_320_p1;
wire   [63:0] zext_ln668_11_fu_335_p1;
wire   [63:0] zext_ln668_12_fu_350_p1;
wire   [63:0] zext_ln668_13_fu_365_p1;
wire   [63:0] zext_ln668_14_fu_380_p1;
wire   [63:0] zext_ln668_15_fu_395_p1;
wire   [63:0] zext_ln668_16_fu_410_p1;
wire   [63:0] zext_ln668_17_fu_425_p1;
wire   [63:0] zext_ln668_18_fu_440_p1;
wire   [63:0] zext_ln668_19_fu_455_p1;
wire   [63:0] zext_ln668_20_fu_470_p1;
wire   [63:0] zext_ln668_21_fu_485_p1;
wire   [63:0] zext_ln668_22_fu_500_p1;
wire   [7:0] trunc_ln668_fu_271_p1;
wire   [7:0] tmp_s_fu_280_p4;
wire   [7:0] tmp_49_fu_295_p4;
wire   [7:0] tmp_50_fu_310_p4;
wire   [7:0] tmp_51_fu_325_p4;
wire   [7:0] tmp_52_fu_340_p4;
wire   [7:0] tmp_53_fu_355_p4;
wire   [7:0] tmp_54_fu_370_p4;
wire   [7:0] tmp_55_fu_385_p4;
wire   [7:0] tmp_56_fu_400_p4;
wire   [7:0] tmp_57_fu_415_p4;
wire   [7:0] tmp_58_fu_430_p4;
wire   [7:0] tmp_59_fu_445_p4;
wire   [7:0] tmp_60_fu_460_p4;
wire   [7:0] tmp_61_fu_475_p4;
wire   [7:0] tmp_62_fu_490_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

GCM_AE_HW_1x8_SubBytes_sboxhw_V_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sboxhw_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sboxhw_V_address0),
    .ce0(sboxhw_V_ce0),
    .q0(sboxhw_V_q0),
    .address1(sboxhw_V_address1),
    .ce1(sboxhw_V_ce1),
    .q1(sboxhw_V_q1),
    .address2(sboxhw_V_address2),
    .ce2(sboxhw_V_ce2),
    .q2(sboxhw_V_q2),
    .address3(sboxhw_V_address3),
    .ce3(sboxhw_V_ce3),
    .q3(sboxhw_V_q3),
    .address4(sboxhw_V_address4),
    .ce4(sboxhw_V_ce4),
    .q4(sboxhw_V_q4),
    .address5(sboxhw_V_address5),
    .ce5(sboxhw_V_ce5),
    .q5(sboxhw_V_q5),
    .address6(sboxhw_V_address6),
    .ce6(sboxhw_V_ce6),
    .q6(sboxhw_V_q6),
    .address7(sboxhw_V_address7),
    .ce7(sboxhw_V_ce7),
    .q7(sboxhw_V_q7),
    .address8(sboxhw_V_address8),
    .ce8(sboxhw_V_ce8),
    .q8(sboxhw_V_q8),
    .address9(sboxhw_V_address9),
    .ce9(sboxhw_V_ce9),
    .q9(sboxhw_V_q9),
    .address10(sboxhw_V_address10),
    .ce10(sboxhw_V_ce10),
    .q10(sboxhw_V_q10),
    .address11(sboxhw_V_address11),
    .ce11(sboxhw_V_ce11),
    .q11(sboxhw_V_q11),
    .address12(sboxhw_V_address12),
    .ce12(sboxhw_V_ce12),
    .q12(sboxhw_V_q12),
    .address13(sboxhw_V_address13),
    .ce13(sboxhw_V_ce13),
    .q13(sboxhw_V_q13),
    .address14(sboxhw_V_address14),
    .ce14(sboxhw_V_ce14),
    .q14(sboxhw_V_q14),
    .address15(sboxhw_V_address15),
    .ce15(sboxhw_V_ce15),
    .q15(sboxhw_V_q15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce0 = 1'b1;
    end else begin
        sboxhw_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce1 = 1'b1;
    end else begin
        sboxhw_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce10 = 1'b1;
    end else begin
        sboxhw_V_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce11 = 1'b1;
    end else begin
        sboxhw_V_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce12 = 1'b1;
    end else begin
        sboxhw_V_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce13 = 1'b1;
    end else begin
        sboxhw_V_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce14 = 1'b1;
    end else begin
        sboxhw_V_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce15 = 1'b1;
    end else begin
        sboxhw_V_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce2 = 1'b1;
    end else begin
        sboxhw_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce3 = 1'b1;
    end else begin
        sboxhw_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce4 = 1'b1;
    end else begin
        sboxhw_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce5 = 1'b1;
    end else begin
        sboxhw_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce6 = 1'b1;
    end else begin
        sboxhw_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce7 = 1'b1;
    end else begin
        sboxhw_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce8 = 1'b1;
    end else begin
        sboxhw_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_V_ce9 = 1'b1;
    end else begin
        sboxhw_V_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{sboxhw_V_q0}, {sboxhw_V_q1}}, {sboxhw_V_q2}}, {sboxhw_V_q3}}, {sboxhw_V_q4}}, {sboxhw_V_q5}}, {sboxhw_V_q6}}, {sboxhw_V_q7}}, {sboxhw_V_q8}}, {sboxhw_V_q9}}, {sboxhw_V_q10}}, {sboxhw_V_q11}}, {sboxhw_V_q12}}, {sboxhw_V_q13}}, {sboxhw_V_q14}}, {sboxhw_V_q15}};

assign sboxhw_V_address0 = zext_ln668_22_fu_500_p1;

assign sboxhw_V_address1 = zext_ln668_21_fu_485_p1;

assign sboxhw_V_address10 = zext_ln668_12_fu_350_p1;

assign sboxhw_V_address11 = zext_ln668_11_fu_335_p1;

assign sboxhw_V_address12 = zext_ln668_10_fu_320_p1;

assign sboxhw_V_address13 = zext_ln668_9_fu_305_p1;

assign sboxhw_V_address14 = zext_ln668_8_fu_290_p1;

assign sboxhw_V_address15 = zext_ln668_fu_275_p1;

assign sboxhw_V_address2 = zext_ln668_20_fu_470_p1;

assign sboxhw_V_address3 = zext_ln668_19_fu_455_p1;

assign sboxhw_V_address4 = zext_ln668_18_fu_440_p1;

assign sboxhw_V_address5 = zext_ln668_17_fu_425_p1;

assign sboxhw_V_address6 = zext_ln668_16_fu_410_p1;

assign sboxhw_V_address7 = zext_ln668_15_fu_395_p1;

assign sboxhw_V_address8 = zext_ln668_14_fu_380_p1;

assign sboxhw_V_address9 = zext_ln668_13_fu_365_p1;

assign tmp_49_fu_295_p4 = {{state[23:16]}};

assign tmp_50_fu_310_p4 = {{state[31:24]}};

assign tmp_51_fu_325_p4 = {{state[39:32]}};

assign tmp_52_fu_340_p4 = {{state[47:40]}};

assign tmp_53_fu_355_p4 = {{state[55:48]}};

assign tmp_54_fu_370_p4 = {{state[63:56]}};

assign tmp_55_fu_385_p4 = {{state[71:64]}};

assign tmp_56_fu_400_p4 = {{state[79:72]}};

assign tmp_57_fu_415_p4 = {{state[87:80]}};

assign tmp_58_fu_430_p4 = {{state[95:88]}};

assign tmp_59_fu_445_p4 = {{state[103:96]}};

assign tmp_60_fu_460_p4 = {{state[111:104]}};

assign tmp_61_fu_475_p4 = {{state[119:112]}};

assign tmp_62_fu_490_p4 = {{state[127:120]}};

assign tmp_s_fu_280_p4 = {{state[15:8]}};

assign trunc_ln668_fu_271_p1 = state[7:0];

assign zext_ln668_10_fu_320_p1 = tmp_50_fu_310_p4;

assign zext_ln668_11_fu_335_p1 = tmp_51_fu_325_p4;

assign zext_ln668_12_fu_350_p1 = tmp_52_fu_340_p4;

assign zext_ln668_13_fu_365_p1 = tmp_53_fu_355_p4;

assign zext_ln668_14_fu_380_p1 = tmp_54_fu_370_p4;

assign zext_ln668_15_fu_395_p1 = tmp_55_fu_385_p4;

assign zext_ln668_16_fu_410_p1 = tmp_56_fu_400_p4;

assign zext_ln668_17_fu_425_p1 = tmp_57_fu_415_p4;

assign zext_ln668_18_fu_440_p1 = tmp_58_fu_430_p4;

assign zext_ln668_19_fu_455_p1 = tmp_59_fu_445_p4;

assign zext_ln668_20_fu_470_p1 = tmp_60_fu_460_p4;

assign zext_ln668_21_fu_485_p1 = tmp_61_fu_475_p4;

assign zext_ln668_22_fu_500_p1 = tmp_62_fu_490_p4;

assign zext_ln668_8_fu_290_p1 = tmp_s_fu_280_p4;

assign zext_ln668_9_fu_305_p1 = tmp_49_fu_295_p4;

assign zext_ln668_fu_275_p1 = trunc_ln668_fu_271_p1;

endmodule //GCM_AE_HW_1x8_SubBytes
