<root><simulation><result_generated_time />2023-05-12 16:53:45<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />53/56</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [128, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 4), ('K', 8)], [('C', 8)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OX', 2), ('OY', 2), ('C', 8)]], [], []]<O />[[[('C', 4)], [('C', 8)]], [[('K', 8)], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 3)], [('K', 2), ('K', 6), ('OY', 7), ('C', 2)], []]<I />[[('OX', 7), ('C', 2), ('C', 3), ('K', 2), ('K', 6)], [('OY', 7), ('C', 2)], []]<O />[[('OX', 7), ('C', 2), ('C', 3)], [('K', 2), ('K', 6), ('OY', 7), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 7, 7, 1], 'I': [8.0, 12.0, 1.0, 1.0], 'O': [32.0, 6, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 294912, 294912], 'I': [336, 602112, 602112], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.09, 0.01, 0.0], 'I': [0.66, 0.02, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.03, 0.0], 'I': [0.66, 0.03, 0.0], 'O': [0.11, 0.03, 0.0]}<effective_mem_size_bit />{'W': [24, 147456, 294912], 'I': [336, 301056, 602112], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [128, 128, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[258048, 258048], [258048, 36864], [36864, 0]]<I />[[903168, 75264], [75264, 75264], [75264, 0]]<O />[[(206976, 225792), (37632, 18816)], [(18816, 37632), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(206976, 225792), (37632, 18816)], [(18816, 37632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[32256, 32256], [4032, 576], [144, 0]]<I />[[112896, 9408], [1176, 1176], [294, 0]]<O />[[(25872, 28224), (4704, 2352)], [(294, 588), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([25872, 28224], [4704, 2352]), ([294, 588], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />0</mac_count></basic_info><energy><total_energy />15796196.2<mem_energy_breakdown><W />[22.6, 478.0, 191.8]<I />[41.4, 233.1, 391.6]<O />[21.4, 116.5, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />0.0<total />15794602.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7524<utilization_without_data_loading />0.9282<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7524<mac_utilize_temporal_without_data_loading />0.9282</mac_array_utilization><latency><latency_cycle_with_data_loading />9378<latency_cycle_without_data_loading />7602<ideal_computing_cycle />7056<data_loading><load_cycle_total />1776<load_cycle_individual />{'W': [24, 576, 0], 'I': [84, 1176, 0]}<load_cycle_combined />{'W': 576, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />546<mem_stall_cycle_individual />{'W': [[-7055], [-6847, -3006], [-7056, -7056]], 'I': [[-7055], [-481, 546], [-7056, -7056]], 'O': [[-7056], [-6888, -6384], [-6762, -6982]]}<mem_stall_cycle_shared />{'W': [[-7055], [-6847, 546], [0, 0]], 'I': [[-7055], [-481, 546], [0, 0]], 'O': [[-7056], [-6888, -6384], [-6762, -6982]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 294912, 294912], 'I': [336, 602112, 602112], 'O': [56, 150528, 150528], 'O_partial': [56, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [12288, 294912, 294912], 'I': [43008, 602112, 602112], 'O': [1792, 150528, 150528]}<loop_cycles_each_level />{'W': [42, 7056, 7056], 'I': [504, 7056, 7056], 'O': [42, 7056, 7056]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [12, 1, 1], 'O': [6, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.7], [85.3, 85.3], [85.3, 85.3]], 'O': [[8.0, 1.3], [42.7, 21.3], [21.3, 21.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [1024.0, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [256.0, 42.7], [42.7, 21.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [292.6, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [1024.0, 85.3], [85.3, 0]], 'O': [[8.0, 1.3], [42.7, 21.3], [21.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1380.6, 169.8], [127.1, 21.3]], 'I': [[8.0, 8.0], [1380.6, 169.8], [127.1, 21.3]], 'O': [[8.0, 1.3], [1380.6, 169.8], [127.1, 21.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7056], [42, 42, 168], [7056, 7056, 1]], 'I': [[1, 1, 7056], [42, 504, 14], [7056, 7056, 1]], 'O': [[1, 1, 7056], [42, 42, 168], [7056, 7056, 1]]}<trans_time_real />{'W': [[0, 1, 7056], [[1, 42, 168], [24, 42, 168]], [[576, 7056, 1], [144, 7056, 1]]], 'I': [[0, 1, 7056], [[5, 504, 14], [84, 504, 14]], [[1176, 7056, 1], [294, 7056, 1]]], 'O': [[0, 1, 7056], [[1, 42, 168], [4, 42, 168]], [[294, 7056, 1], [74, 7056, 1]]]}<single_stall_cycle />{'W': [[-1], [-41, -18], [-6480, -6912]], 'I': [[-1], [-37, 42], [-5880, -6762]], 'O': [[-1], [-41, -38], [-6762, -6982]]}<single_stall_count />{'W': [7055, 167, 0], 'I': [7055, 13, 0], 'O': [7056, 168, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4008, 0], 'I': [546, 0], 'O': [672, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1830, -7056], [-6384, -6762]], 1: [[-7056, -7056], [-6762, -7056]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>