// Seed: 627887670
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output uwire id_2,
    input wand id_3
);
  generate
    if (1 + -1'b0) begin : LABEL_0
      logic id_5;
      ;
    end
  endgenerate
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1
);
  integer id_3;
  ;
  wire [1 : -1] id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  wire id_5;
  ;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    output wand id_5,
    output uwire id_6
);
  wire id_8;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
