--
--	Conversion of RTE_Electronic_Clock.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Nov 07 21:28:32 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SEVEN_A_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpFB_0__SEVEN_A_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_A_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_A_net_0 : bit;
TERMINAL Net_147 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_A_net_0 : bit;
SIGNAL tmpOE__SEVEN_B_net_0 : bit;
SIGNAL Net_150 : bit;
SIGNAL tmpFB_0__SEVEN_B_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_B_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_B_net_0 : bit;
TERMINAL Net_149 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_B_net_0 : bit;
SIGNAL tmpOE__SEVEN_C_net_0 : bit;
SIGNAL Net_152 : bit;
SIGNAL tmpFB_0__SEVEN_C_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_C_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_C_net_0 : bit;
TERMINAL Net_151 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_C_net_0 : bit;
SIGNAL tmpOE__SEVEN_D_net_0 : bit;
SIGNAL Net_154 : bit;
SIGNAL tmpFB_0__SEVEN_D_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_D_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_D_net_0 : bit;
TERMINAL Net_153 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_D_net_0 : bit;
SIGNAL tmpOE__SEVEN_E_net_0 : bit;
SIGNAL Net_156 : bit;
SIGNAL tmpFB_0__SEVEN_E_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_E_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_E_net_0 : bit;
TERMINAL Net_155 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_E_net_0 : bit;
SIGNAL tmpOE__SEVEN_F_net_0 : bit;
SIGNAL Net_158 : bit;
SIGNAL tmpFB_0__SEVEN_F_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_F_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_F_net_0 : bit;
TERMINAL Net_157 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_F_net_0 : bit;
SIGNAL tmpOE__SEVEN_G_net_0 : bit;
SIGNAL Net_160 : bit;
SIGNAL tmpFB_0__SEVEN_G_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_G_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_G_net_0 : bit;
TERMINAL Net_159 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_G_net_0 : bit;
SIGNAL tmpOE__SEVEN_DP_net_0 : bit;
SIGNAL Net_162 : bit;
SIGNAL tmpFB_0__SEVEN_DP_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_DP_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_DP_net_0 : bit;
TERMINAL Net_161 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_DP_net_0 : bit;
SIGNAL tmpOE__SEVEN_SELECT_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_SELECT_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_SELECT_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_SELECT_net_0 : bit;
TERMINAL Net_163 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_SELECT_net_0 : bit;
SIGNAL \SEVEN_reg:clk\ : bit;
SIGNAL \SEVEN_reg:rst\ : bit;
SIGNAL \SEVEN_reg:control_out_0\ : bit;
SIGNAL \SEVEN_reg:control_out_1\ : bit;
SIGNAL \SEVEN_reg:control_out_2\ : bit;
SIGNAL \SEVEN_reg:control_out_3\ : bit;
SIGNAL \SEVEN_reg:control_out_4\ : bit;
SIGNAL \SEVEN_reg:control_out_5\ : bit;
SIGNAL \SEVEN_reg:control_out_6\ : bit;
SIGNAL \SEVEN_reg:control_out_7\ : bit;
SIGNAL \SEVEN_reg:control_7\ : bit;
SIGNAL \SEVEN_reg:control_6\ : bit;
SIGNAL \SEVEN_reg:control_5\ : bit;
SIGNAL \SEVEN_reg:control_4\ : bit;
SIGNAL \SEVEN_reg:control_3\ : bit;
SIGNAL \SEVEN_reg:control_2\ : bit;
SIGNAL \SEVEN_reg:control_1\ : bit;
SIGNAL \SEVEN_reg:control_0\ : bit;
SIGNAL tmpOE__BUTTON_1_net_0 : bit;
SIGNAL Net_664 : bit;
SIGNAL tmpIO_0__BUTTON_1_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_1_net_0 : bit;
TERMINAL Net_166 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_1_net_0 : bit;
SIGNAL Net_666 : bit;
SIGNAL tmpOE__BUTTON_2_net_0 : bit;
SIGNAL Net_665 : bit;
SIGNAL tmpIO_0__BUTTON_2_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_2_net_0 : bit;
TERMINAL Net_167 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_2_net_0 : bit;
SIGNAL tmpOE__BUTTON_3_net_0 : bit;
SIGNAL Net_667 : bit;
SIGNAL tmpIO_0__BUTTON_3_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_3_net_0 : bit;
TERMINAL Net_168 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_3_net_0 : bit;
SIGNAL tmpOE__BUTTON_4_net_0 : bit;
SIGNAL Net_668 : bit;
SIGNAL tmpIO_0__BUTTON_4_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_4_net_0 : bit;
TERMINAL Net_169 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_4_net_0 : bit;
SIGNAL tmpOE__LED_yellow_net_0 : bit;
SIGNAL tmpFB_0__LED_yellow_net_0 : bit;
SIGNAL tmpIO_0__LED_yellow_net_0 : bit;
TERMINAL tmpSIOVREF__LED_yellow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_yellow_net_0 : bit;
SIGNAL tmpOE__LED_green_net_0 : bit;
SIGNAL tmpFB_0__LED_green_net_0 : bit;
SIGNAL tmpIO_0__LED_green_net_0 : bit;
TERMINAL tmpSIOVREF__LED_green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_green_net_0 : bit;
SIGNAL tmpOE__LED_red_net_0 : bit;
SIGNAL tmpFB_0__LED_red_net_0 : bit;
SIGNAL tmpIO_0__LED_red_net_0 : bit;
TERMINAL tmpSIOVREF__LED_red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_red_net_0 : bit;
SIGNAL \UART_LOG:Net_9\ : bit;
SIGNAL \UART_LOG:Net_61\ : bit;
SIGNAL \UART_LOG:BUART:clock_op\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\ : bit;
SIGNAL \UART_LOG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_LOG:BUART:reset_sr\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_171 : bit;
SIGNAL \UART_LOG:BUART:txn\ : bit;
SIGNAL Net_177 : bit;
SIGNAL \UART_LOG:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_178 : bit;
SIGNAL \UART_LOG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:counter_load_not\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_7\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_6\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_5\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_4\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_3\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_2\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_1\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_3\ : bit;
SIGNAL Net_173 : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_LOG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_LOG:BUART:pollingrange\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\ : bit;
SIGNAL Net_176 : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_172 : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__DEBUG_RX_net_0 : bit;
SIGNAL tmpIO_0__DEBUG_RX_net_0 : bit;
TERMINAL tmpSIOVREF__DEBUG_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DEBUG_RX_net_0 : bit;
SIGNAL tmpOE__DEBUG_TX_net_0 : bit;
SIGNAL tmpFB_0__DEBUG_TX_net_0 : bit;
SIGNAL tmpIO_0__DEBUG_TX_net_0 : bit;
TERMINAL tmpSIOVREF__DEBUG_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DEBUG_TX_net_0 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2605 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_red:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_red:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_red:Net_101\ : bit;
SIGNAL \RGB_PWM_red:Net_96\ : bit;
SIGNAL Net_185 : bit;
SIGNAL Net_186 : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODIN7_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODIN7_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_403 : bit;
SIGNAL Net_187 : bit;
SIGNAL \RGB_PWM_red:Net_55\ : bit;
SIGNAL Net_184 : bit;
SIGNAL \RGB_PWM_red:Net_113\ : bit;
SIGNAL \RGB_PWM_red:Net_107\ : bit;
SIGNAL \RGB_PWM_red:Net_114\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_green:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_green:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_green:Net_101\ : bit;
SIGNAL \RGB_PWM_green:Net_96\ : bit;
SIGNAL Net_198 : bit;
SIGNAL Net_199 : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODIN8_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODIN8_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_481 : bit;
SIGNAL Net_200 : bit;
SIGNAL \RGB_PWM_green:Net_55\ : bit;
SIGNAL Net_197 : bit;
SIGNAL \RGB_PWM_green:Net_113\ : bit;
SIGNAL \RGB_PWM_green:Net_107\ : bit;
SIGNAL \RGB_PWM_green:Net_114\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:km_run\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:control_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCapture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:capt_rising\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:capt_falling\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:hwCapture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:hwEnable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_last\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_rise\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_fall\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_out\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_enable\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_kill\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:km_tc\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:db_tc\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_sel\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cs_addr_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:final_capture\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_eq\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1_less\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_eq\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2_less\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:fifo_nempty\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:fifo_full\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RGB_PWM_blue:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RGB_PWM_blue:PWMUDB:compare1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:compare2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i_reg\ : bit;
SIGNAL \RGB_PWM_blue:Net_101\ : bit;
SIGNAL \RGB_PWM_blue:Net_96\ : bit;
SIGNAL Net_210 : bit;
SIGNAL Net_211 : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_temp\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:cmp2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODIN9_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODIN9_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_429 : bit;
SIGNAL Net_212 : bit;
SIGNAL \RGB_PWM_blue:Net_55\ : bit;
SIGNAL Net_209 : bit;
SIGNAL \RGB_PWM_blue:Net_113\ : bit;
SIGNAL \RGB_PWM_blue:Net_107\ : bit;
SIGNAL \RGB_PWM_blue:Net_114\ : bit;
SIGNAL tmpOE__RGB_R_net_0 : bit;
SIGNAL tmpFB_0__RGB_R_net_0 : bit;
SIGNAL tmpIO_0__RGB_R_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_R_net_0 : bit;
SIGNAL tmpOE__RGB_G_net_0 : bit;
SIGNAL tmpFB_0__RGB_G_net_0 : bit;
SIGNAL tmpIO_0__RGB_G_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_G_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_G_net_0 : bit;
SIGNAL tmpOE__RGB_B_net_0 : bit;
SIGNAL tmpFB_0__RGB_B_net_0 : bit;
SIGNAL tmpIO_0__RGB_B_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_B_net_0 : bit;
SIGNAL \Buttons_Status:status_0\ : bit;
SIGNAL \Buttons_Status:status_1\ : bit;
SIGNAL \Buttons_Status:status_2\ : bit;
SIGNAL \Buttons_Status:status_3\ : bit;
SIGNAL \Buttons_Status:status_4\ : bit;
SIGNAL \Buttons_Status:status_5\ : bit;
SIGNAL \Buttons_Status:status_6\ : bit;
SIGNAL \Buttons_Status:status_7\ : bit;
SIGNAL tmpOE__Joystrick_Horizontal_net_0 : bit;
SIGNAL tmpFB_0__Joystrick_Horizontal_net_0 : bit;
TERMINAL Net_1410 : bit;
SIGNAL tmpIO_0__Joystrick_Horizontal_net_0 : bit;
TERMINAL tmpSIOVREF__Joystrick_Horizontal_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Joystrick_Horizontal_net_0 : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \JOYSTICK_ADC_XY:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:clock\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:ch_addr_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1504 : bit;
TERMINAL Net_1503 : bit;
TERMINAL Net_1502 : bit;
TERMINAL Net_1501 : bit;
TERMINAL Net_1500 : bit;
TERMINAL Net_1499 : bit;
TERMINAL Net_1498 : bit;
TERMINAL Net_1497 : bit;
TERMINAL Net_1496 : bit;
TERMINAL Net_1495 : bit;
TERMINAL Net_1494 : bit;
TERMINAL Net_1493 : bit;
TERMINAL Net_1492 : bit;
TERMINAL Net_1491 : bit;
TERMINAL Net_1490 : bit;
TERMINAL Net_1489 : bit;
TERMINAL Net_1488 : bit;
TERMINAL Net_1486 : bit;
TERMINAL Net_1484 : bit;
TERMINAL Net_1483 : bit;
TERMINAL Net_1481 : bit;
TERMINAL Net_1479 : bit;
TERMINAL Net_1478 : bit;
TERMINAL Net_1476 : bit;
TERMINAL Net_1474 : bit;
TERMINAL Net_1473 : bit;
TERMINAL Net_1471 : bit;
TERMINAL Net_1469 : bit;
TERMINAL Net_1468 : bit;
TERMINAL Net_1466 : bit;
TERMINAL Net_1464 : bit;
TERMINAL Net_1463 : bit;
TERMINAL Net_1461 : bit;
TERMINAL Net_1459 : bit;
TERMINAL Net_1458 : bit;
TERMINAL Net_1456 : bit;
TERMINAL Net_1454 : bit;
TERMINAL Net_1453 : bit;
TERMINAL Net_1451 : bit;
TERMINAL Net_1449 : bit;
TERMINAL Net_1448 : bit;
TERMINAL Net_1446 : bit;
TERMINAL Net_1444 : bit;
TERMINAL Net_1443 : bit;
TERMINAL Net_1441 : bit;
TERMINAL Net_1439 : bit;
TERMINAL Net_1438 : bit;
TERMINAL Net_1436 : bit;
TERMINAL Net_1434 : bit;
TERMINAL Net_1433 : bit;
TERMINAL Net_1431 : bit;
TERMINAL Net_1429 : bit;
TERMINAL Net_1428 : bit;
TERMINAL Net_1426 : bit;
TERMINAL Net_1424 : bit;
TERMINAL Net_1423 : bit;
TERMINAL Net_1421 : bit;
TERMINAL Net_1419 : bit;
TERMINAL Net_1418 : bit;
TERMINAL Net_1416 : bit;
TERMINAL Net_1414 : bit;
TERMINAL Net_1413 : bit;
TERMINAL Net_1411 : bit;
TERMINAL \JOYSTICK_ADC_XY:V_single\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_248\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_235\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vp_ctl_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vp_ctl_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vn_ctl_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vn_ctl_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vp_ctl_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vp_ctl_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vn_ctl_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:vn_ctl_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_188\ : bit;
TERMINAL \JOYSTICK_ADC_XY:Net_2803\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_126\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_215\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_257\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:soc\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_252\ : bit;
SIGNAL Net_1408 : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_11\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_10\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_9\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_8\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_7\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_6\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_207_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3830\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_210\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:tmpOE__Bypass_net_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_149\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_209\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_255\ : bit;
TERMINAL \JOYSTICK_ADC_XY:SAR:Net_368\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_221\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_383\ : bit;
SIGNAL \JOYSTICK_ADC_XY:SAR:Net_385\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3710\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3935\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_1409 : bit;
SIGNAL \JOYSTICK_ADC_XY:soc_out\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3874\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3698\ : bit;
SIGNAL \JOYSTICK_ADC_XY:nrq\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3905\ : bit;
SIGNAL \JOYSTICK_ADC_XY:Net_3867\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN1_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODIN2_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \JOYSTICK_ADC_XY:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \JOYSTICK_ADC_XY:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \JOYSTICK_ADC_XY:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \JOYSTICK_ADC_XY:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \JOYSTICK_ADC_XY:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \JOYSTICK_ADC_XY:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Joystrick_Vertical_net_0 : bit;
SIGNAL tmpFB_0__Joystrick_Vertical_net_0 : bit;
SIGNAL tmpIO_0__Joystrick_Vertical_net_0 : bit;
TERMINAL tmpSIOVREF__Joystrick_Vertical_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Joystrick_Vertical_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL Net_1539 : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_438 : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_1540 : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_1544 : bit;
SIGNAL Net_1542 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_144 : bit;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL tmpIO_0__SCL_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL tmpOE__SI_net_0 : bit;
SIGNAL tmpFB_0__SI_net_0 : bit;
SIGNAL tmpIO_0__SI_net_0 : bit;
TERMINAL tmpSIOVREF__SI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SI_net_0 : bit;
SIGNAL tmpOE__CS_net_0 : bit;
SIGNAL tmpFB_0__CS_net_0 : bit;
SIGNAL tmpIO_0__CS_net_0 : bit;
TERMINAL tmpSIOVREF__CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_net_0 : bit;
SIGNAL tmpOE__RS_net_0 : bit;
SIGNAL tmpFB_0__RS_net_0 : bit;
SIGNAL tmpIO_0__RS_net_0 : bit;
TERMINAL tmpSIOVREF__RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS_net_0 : bit;
SIGNAL tmpOE__RST_net_0 : bit;
SIGNAL tmpFB_0__RST_net_0 : bit;
SIGNAL tmpIO_0__RST_net_0 : bit;
TERMINAL tmpSIOVREF__RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RST_net_0 : bit;
SIGNAL tmpOE__AAA_net_0 : bit;
SIGNAL tmpFB_0__AAA_net_0 : bit;
SIGNAL tmpIO_0__AAA_net_0 : bit;
TERMINAL tmpSIOVREF__AAA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AAA_net_0 : bit;
SIGNAL \UART_LOG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:txn\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_173D : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:trig_last\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_438D : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_1540D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SEVEN_A_net_0 <=  ('1') ;

Net_666 <= (Net_668
	OR Net_667
	OR Net_665
	OR Net_664);

Net_171 <= (not \UART_LOG:BUART:txn\);

\UART_LOG:BUART:counter_load_not\ <= ((not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR \UART_LOG:BUART:tx_state_0\
	OR \UART_LOG:BUART:tx_state_1\);

\UART_LOG:BUART:tx_status_0\ <= ((not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_status_2\ <= (not \UART_LOG:BUART:tx_fifo_notfull\);

Net_173D <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_1\));

\UART_LOG:BUART:tx_bitclk\\D\ <= ((not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk_enable_pre\));

\UART_LOG:BUART:tx_mark\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_mark\));

\UART_LOG:BUART:tx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_fifo_empty\ and not \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:txn\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_parity_bit\\D\ <= ((not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_parity_bit\)
	OR (not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_parity_bit\)
	OR \UART_LOG:BUART:tx_parity_bit\);

\UART_LOG:BUART:rx_counter_load\ <= ((not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

\UART_LOG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_LOG:BUART:rx_state_2\
	OR not \UART_LOG:BUART:rx_state_3\
	OR \UART_LOG:BUART:rx_state_0\
	OR \UART_LOG:BUART:rx_state_1\);

\UART_LOG:BUART:pollcount_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_1\ and Net_176 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_176 and \UART_LOG:BUART:pollcount_1\));

\UART_LOG:BUART:pollcount_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and Net_176)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_176 and \UART_LOG:BUART:pollcount_0\));

\UART_LOG:BUART:rx_postpoll\ <= ((Net_176 and \UART_LOG:BUART:pollcount_0\)
	OR \UART_LOG:BUART:pollcount_1\);

\UART_LOG:BUART:rx_status_4\ <= ((\UART_LOG:BUART:rx_load_fifo\ and \UART_LOG:BUART:rx_fifofull\));

\UART_LOG:BUART:rx_status_5\ <= ((\UART_LOG:BUART:rx_fifonotempty\ and \UART_LOG:BUART:rx_state_stop1_reg\));

\UART_LOG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not Net_176 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_load_fifo\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\));

\UART_LOG:BUART:rx_state_3\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\));

\UART_LOG:BUART:rx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not Net_176 and \UART_LOG:BUART:rx_last\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\));

\UART_LOG:BUART:rx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not Net_176 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_6\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_last\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and Net_176));

\UART_LOG:BUART:rx_address_detected\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_address_detected\));

\RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_red:PWMUDB:tc_i\);

\RGB_PWM_red:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_1\));

\RGB_PWM_red:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:tc_i\)
	OR (not \RGB_PWM_red:PWMUDB:tc_i\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

\RGB_PWM_red:PWMUDB:tc_i_reg\\D\ <= ((\RGB_PWM_red:PWMUDB:runmode_enable\ and \RGB_PWM_red:PWMUDB:tc_i\));

\RGB_PWM_red:PWMUDB:pwm_i\ <= ((\RGB_PWM_red:PWMUDB:runmode_enable\ and \RGB_PWM_red:PWMUDB:cmp1_less\));

\RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_green:PWMUDB:tc_i\);

\RGB_PWM_green:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_1\));

\RGB_PWM_green:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:tc_i\)
	OR (not \RGB_PWM_green:PWMUDB:tc_i\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

\RGB_PWM_green:PWMUDB:tc_i_reg\\D\ <= ((\RGB_PWM_green:PWMUDB:runmode_enable\ and \RGB_PWM_green:PWMUDB:tc_i\));

\RGB_PWM_green:PWMUDB:pwm_i\ <= ((\RGB_PWM_green:PWMUDB:runmode_enable\ and \RGB_PWM_green:PWMUDB:cmp1_less\));

\RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\ <= (not \RGB_PWM_blue:PWMUDB:tc_i\);

\RGB_PWM_blue:PWMUDB:dith_count_1\\D\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_0\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_1\));

\RGB_PWM_blue:PWMUDB:dith_count_0\\D\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:tc_i\)
	OR (not \RGB_PWM_blue:PWMUDB:tc_i\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

\RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ <= ((\RGB_PWM_blue:PWMUDB:runmode_enable\ and \RGB_PWM_blue:PWMUDB:tc_i\));

\RGB_PWM_blue:PWMUDB:pwm_i\ <= ((\RGB_PWM_blue:PWMUDB:runmode_enable\ and \RGB_PWM_blue:PWMUDB:cmp1_less\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ <= (\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
	OR Net_1408);

\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1409 and \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \JOYSTICK_ADC_XY:Net_3935\);

\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\ <= ((not \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ and \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\));

\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\));

\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\));

\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\));

\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\));

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_4\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\));

Net_438D <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and Net_438)
	OR (\SPIM:BSPIM:state_2\ and Net_438)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and Net_1539 and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and Net_1539 and \SPIM:BSPIM:state_0\));

Net_1540D <= (\SPIM:BSPIM:state_0\
	OR not \SPIM:BSPIM:state_1\
	OR \SPIM:BSPIM:state_2\);

SEVEN_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6562b9d1-79c4-4c40-a81d-73e40f10a33a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_148,
		fb=>(tmpFB_0__SEVEN_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_A_net_0),
		siovref=>(tmpSIOVREF__SEVEN_A_net_0),
		annotation=>Net_147,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_A_net_0);
SEVEN_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6372462a-b21d-4805-a168-6de3ad38ba84",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_150,
		fb=>(tmpFB_0__SEVEN_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_B_net_0),
		siovref=>(tmpSIOVREF__SEVEN_B_net_0),
		annotation=>Net_149,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_B_net_0);
SEVEN_C:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc08c65-f27f-48dd-886d-24a226f5c384",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_152,
		fb=>(tmpFB_0__SEVEN_C_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_C_net_0),
		siovref=>(tmpSIOVREF__SEVEN_C_net_0),
		annotation=>Net_151,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_C_net_0);
SEVEN_D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b10e6841-a4c9-4e1c-b3da-a48c38482c04",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_154,
		fb=>(tmpFB_0__SEVEN_D_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_D_net_0),
		siovref=>(tmpSIOVREF__SEVEN_D_net_0),
		annotation=>Net_153,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_D_net_0);
SEVEN_E:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec1bda07-8a1e-4498-9541-28cd72be4daa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_156,
		fb=>(tmpFB_0__SEVEN_E_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_E_net_0),
		siovref=>(tmpSIOVREF__SEVEN_E_net_0),
		annotation=>Net_155,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_E_net_0);
SEVEN_F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a5970c4-55c1-41b5-84de-de45d84c1ed7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_158,
		fb=>(tmpFB_0__SEVEN_F_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_F_net_0),
		siovref=>(tmpSIOVREF__SEVEN_F_net_0),
		annotation=>Net_157,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_F_net_0);
SEVEN_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ed4a92f-c505-435d-8dfb-67086a32f1d5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_160,
		fb=>(tmpFB_0__SEVEN_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_G_net_0),
		siovref=>(tmpSIOVREF__SEVEN_G_net_0),
		annotation=>Net_159,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_G_net_0);
SEVEN_DP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78d3306c-37d9-4a52-a776-85790553f45f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_162,
		fb=>(tmpFB_0__SEVEN_DP_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_DP_net_0),
		siovref=>(tmpSIOVREF__SEVEN_DP_net_0),
		annotation=>Net_161,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_DP_net_0);
SEVEN_SELECT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fbbaab2-e23e-45fa-ac76-a81d3bb950b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SEVEN_SELECT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_SELECT_net_0),
		siovref=>(tmpSIOVREF__SEVEN_SELECT_net_0),
		annotation=>Net_163,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_SELECT_net_0);
\SEVEN_reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_148, Net_150, Net_152, Net_154,
			Net_156, Net_158, Net_160, Net_162));
BUTTON_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>Net_664,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_1_net_0),
		siovref=>(tmpSIOVREF__BUTTON_1_net_0),
		annotation=>Net_166,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_1_net_0);
isr_Button:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_666);
BUTTON_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2121597-f748-4b12-be46-64270886c0fe",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>Net_665,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_2_net_0),
		siovref=>(tmpSIOVREF__BUTTON_2_net_0),
		annotation=>Net_167,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_2_net_0);
BUTTON_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c215e20-ec46-4923-bd60-ebfd7968bc21",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>Net_667,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_3_net_0),
		siovref=>(tmpSIOVREF__BUTTON_3_net_0),
		annotation=>Net_168,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_3_net_0);
BUTTON_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fc451da8-9be4-4c23-a28c-284281ccab6b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>Net_668,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_4_net_0),
		siovref=>(tmpSIOVREF__BUTTON_4_net_0),
		annotation=>Net_169,
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_4_net_0);
LED_yellow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"478e6c41-f318-4c2e-97d0-982aed9f0487",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_yellow_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_yellow_net_0),
		siovref=>(tmpSIOVREF__LED_yellow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_yellow_net_0);
LED_green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2309b72-1ea9-48b5-9cfa-1bfea2f4ad5d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_green_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_green_net_0),
		siovref=>(tmpSIOVREF__LED_green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_green_net_0);
LED_red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_red_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_red_net_0),
		siovref=>(tmpSIOVREF__LED_red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_red_net_0);
\UART_LOG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_LOG:Net_9\,
		dig_domain_out=>open);
\UART_LOG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_LOG:Net_9\,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\UART_LOG:BUART:clock_op\);
\UART_LOG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:tx_state_1\, \UART_LOG:BUART:tx_state_0\, \UART_LOG:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_LOG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_LOG:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_LOG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_LOG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_LOG:BUART:sc_out_7\, \UART_LOG:BUART:sc_out_6\, \UART_LOG:BUART:sc_out_5\, \UART_LOG:BUART:sc_out_4\,
			\UART_LOG:BUART:sc_out_3\, \UART_LOG:BUART:sc_out_2\, \UART_LOG:BUART:sc_out_1\, \UART_LOG:BUART:sc_out_0\));
\UART_LOG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_LOG:BUART:tx_fifo_notfull\,
			\UART_LOG:BUART:tx_status_2\, \UART_LOG:BUART:tx_fifo_empty\, \UART_LOG:BUART:tx_status_0\),
		interrupt=>\UART_LOG:BUART:tx_interrupt_out\);
\UART_LOG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:rx_state_1\, \UART_LOG:BUART:rx_state_0\, \UART_LOG:BUART:rx_bitclk_enable\),
		route_si=>\UART_LOG:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_LOG:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_LOG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_LOG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_LOG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_LOG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_LOG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_LOG:BUART:clock_op\,
		reset=>\UART_LOG:BUART:reset_reg\,
		load=>\UART_LOG:BUART:rx_counter_load\,
		enable=>tmpOE__SEVEN_A_net_0,
		count=>(\UART_LOG:BUART:rx_count_6\, \UART_LOG:BUART:rx_count_5\, \UART_LOG:BUART:rx_count_4\, \UART_LOG:BUART:rx_count_3\,
			\UART_LOG:BUART:rx_count_2\, \UART_LOG:BUART:rx_count_1\, \UART_LOG:BUART:rx_count_0\),
		tc=>\UART_LOG:BUART:rx_count7_tc\);
\UART_LOG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, \UART_LOG:BUART:rx_status_5\, \UART_LOG:BUART:rx_status_4\, \UART_LOG:BUART:rx_status_3\,
			\UART_LOG:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_LOG:BUART:rx_interrupt_out\);
DEBUG_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>Net_176,
		analog=>(open),
		io=>(tmpIO_0__DEBUG_RX_net_0),
		siovref=>(tmpSIOVREF__DEBUG_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DEBUG_RX_net_0);
DEBUG_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_171,
		fb=>(tmpFB_0__DEBUG_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__DEBUG_TX_net_0),
		siovref=>(tmpSIOVREF__DEBUG_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DEBUG_TX_net_0);
\RGB_PWM_red:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2605,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_red:PWMUDB:control_7\, \RGB_PWM_red:PWMUDB:control_6\, \RGB_PWM_red:PWMUDB:control_5\, \RGB_PWM_red:PWMUDB:control_4\,
			\RGB_PWM_red:PWMUDB:control_3\, \RGB_PWM_red:PWMUDB:control_2\, \RGB_PWM_red:PWMUDB:control_1\, \RGB_PWM_red:PWMUDB:control_0\));
\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_red:PWMUDB:tc_i\, \RGB_PWM_red:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_red:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_red:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_red:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_red:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_red:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_red:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_red:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_red:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"457ffeec-36ba-469e-b0b8-aaab8821ec08",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2605,
		dig_domain_out=>open);
\RGB_PWM_green:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2605,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_green:PWMUDB:control_7\, \RGB_PWM_green:PWMUDB:control_6\, \RGB_PWM_green:PWMUDB:control_5\, \RGB_PWM_green:PWMUDB:control_4\,
			\RGB_PWM_green:PWMUDB:control_3\, \RGB_PWM_green:PWMUDB:control_2\, \RGB_PWM_green:PWMUDB:control_1\, \RGB_PWM_green:PWMUDB:control_0\));
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_green:PWMUDB:tc_i\, \RGB_PWM_green:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_green:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_green:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_green:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_green:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_green:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_green:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_green:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\RGB_PWM_blue:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2605,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\);
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		control=>(\RGB_PWM_blue:PWMUDB:control_7\, \RGB_PWM_blue:PWMUDB:control_6\, \RGB_PWM_blue:PWMUDB:control_5\, \RGB_PWM_blue:PWMUDB:control_4\,
			\RGB_PWM_blue:PWMUDB:control_3\, \RGB_PWM_blue:PWMUDB:control_2\, \RGB_PWM_blue:PWMUDB:control_1\, \RGB_PWM_blue:PWMUDB:control_0\));
\RGB_PWM_blue:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\RGB_PWM_blue:PWMUDB:tc_i\, \RGB_PWM_blue:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RGB_PWM_blue:PWMUDB:cmp1_eq\,
		cl0=>\RGB_PWM_blue:PWMUDB:cmp1_less\,
		z0=>\RGB_PWM_blue:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\RGB_PWM_blue:PWMUDB:cmp2_eq\,
		cl1=>\RGB_PWM_blue:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\RGB_PWM_blue:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\RGB_PWM_blue:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\RGB_PWM_blue:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
RGB_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ecfa82db-e1c2-4f07-bbfd-edac2dd29812",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_403,
		fb=>(tmpFB_0__RGB_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_R_net_0),
		siovref=>(tmpSIOVREF__RGB_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_R_net_0);
RGB_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3708c246-47f0-47d9-9e0b-a5204757bb79",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_481,
		fb=>(tmpFB_0__RGB_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_G_net_0),
		siovref=>(tmpSIOVREF__RGB_G_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_G_net_0);
RGB_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5371ed39-4382-4e32-a06a-f0fab4403dcf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_429,
		fb=>(tmpFB_0__RGB_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_B_net_0),
		siovref=>(tmpSIOVREF__RGB_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_B_net_0);
\Buttons_Status:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_666,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_665, Net_664));
Joystrick_Horizontal:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Joystrick_Horizontal_net_0),
		analog=>Net_1410,
		io=>(tmpIO_0__Joystrick_Horizontal_net_0),
		siovref=>(tmpSIOVREF__Joystrick_Horizontal_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Joystrick_Horizontal_net_0);
\JOYSTICK_ADC_XY:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1504, Net_1503, Net_1502, Net_1501,
			Net_1500, Net_1499, Net_1498, Net_1497,
			Net_1496, Net_1495, Net_1494, Net_1493,
			Net_1492, Net_1491, Net_1490, Net_1489,
			Net_1488, Net_1486, Net_1484, Net_1483,
			Net_1481, Net_1479, Net_1478, Net_1476,
			Net_1474, Net_1473, Net_1471, Net_1469,
			Net_1468, Net_1466, Net_1464, Net_1463,
			Net_1461, Net_1459, Net_1458, Net_1456,
			Net_1454, Net_1453, Net_1451, Net_1449,
			Net_1448, Net_1446, Net_1444, Net_1443,
			Net_1441, Net_1439, Net_1438, Net_1436,
			Net_1434, Net_1433, Net_1431, Net_1429,
			Net_1428, Net_1426, Net_1424, Net_1423,
			Net_1421, Net_1419, Net_1418, Net_1416,
			Net_1414, Net_1413, Net_1411, Net_1410),
		hw_ctrl_en=>(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\,
			\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\JOYSTICK_ADC_XY:V_single\);
\JOYSTICK_ADC_XY:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\JOYSTICK_ADC_XY:SAR:Net_248\,
		signal2=>\JOYSTICK_ADC_XY:SAR:Net_235\);
\JOYSTICK_ADC_XY:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\JOYSTICK_ADC_XY:Net_2803\,
		vminus=>\JOYSTICK_ADC_XY:SAR:Net_126\,
		ext_pin=>\JOYSTICK_ADC_XY:SAR:Net_215\,
		vrefhi_out=>\JOYSTICK_ADC_XY:SAR:Net_257\,
		vref=>\JOYSTICK_ADC_XY:SAR:Net_248\,
		clock=>\JOYSTICK_ADC_XY:clock\,
		pump_clock=>\JOYSTICK_ADC_XY:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\JOYSTICK_ADC_XY:SAR:Net_252\,
		next_out=>Net_1408,
		data_out=>(\JOYSTICK_ADC_XY:SAR:Net_207_11\, \JOYSTICK_ADC_XY:SAR:Net_207_10\, \JOYSTICK_ADC_XY:SAR:Net_207_9\, \JOYSTICK_ADC_XY:SAR:Net_207_8\,
			\JOYSTICK_ADC_XY:SAR:Net_207_7\, \JOYSTICK_ADC_XY:SAR:Net_207_6\, \JOYSTICK_ADC_XY:SAR:Net_207_5\, \JOYSTICK_ADC_XY:SAR:Net_207_4\,
			\JOYSTICK_ADC_XY:SAR:Net_207_3\, \JOYSTICK_ADC_XY:SAR:Net_207_2\, \JOYSTICK_ADC_XY:SAR:Net_207_1\, \JOYSTICK_ADC_XY:SAR:Net_207_0\),
		eof_udb=>\JOYSTICK_ADC_XY:Net_3830\);
\JOYSTICK_ADC_XY:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\JOYSTICK_ADC_XY:SAR:Net_215\,
		signal2=>\JOYSTICK_ADC_XY:SAR:Net_210\);
\JOYSTICK_ADC_XY:SAR:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"144aefa9-cd10-4c0e-a928-8e1bd5c63e7b/dea208d9-07b0-438b-a5e0-ac5d207f2658/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(\JOYSTICK_ADC_XY:SAR:tmpFB_0__Bypass_net_0\),
		analog=>\JOYSTICK_ADC_XY:SAR:Net_210\,
		io=>(\JOYSTICK_ADC_XY:SAR:tmpIO_0__Bypass_net_0\),
		siovref=>(\JOYSTICK_ADC_XY:SAR:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>\JOYSTICK_ADC_XY:SAR:tmpINTERRUPT_0__Bypass_net_0\);
\JOYSTICK_ADC_XY:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\JOYSTICK_ADC_XY:SAR:Net_126\,
		signal2=>\JOYSTICK_ADC_XY:SAR:Net_149\);
\JOYSTICK_ADC_XY:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\JOYSTICK_ADC_XY:SAR:Net_209\);
\JOYSTICK_ADC_XY:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\JOYSTICK_ADC_XY:SAR:Net_257\,
		signal2=>\JOYSTICK_ADC_XY:SAR:Net_149\);
\JOYSTICK_ADC_XY:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\JOYSTICK_ADC_XY:SAR:Net_255\);
\JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\JOYSTICK_ADC_XY:SAR:Net_235\);
\JOYSTICK_ADC_XY:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\JOYSTICK_ADC_XY:SAR:Net_368\);
\JOYSTICK_ADC_XY:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\JOYSTICK_ADC_XY:Net_2803\,
		signal2=>\JOYSTICK_ADC_XY:V_single\);
\JOYSTICK_ADC_XY:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\JOYSTICK_ADC_XY:clock\,
		enable=>\JOYSTICK_ADC_XY:bSAR_SEQ:enable\,
		clock_out=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\);
\JOYSTICK_ADC_XY:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\JOYSTICK_ADC_XY:clock\,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_ctrl\);
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_ctrl\,
		control=>(\JOYSTICK_ADC_XY:bSAR_SEQ:control_7\, \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\, \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\, \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\,
			\JOYSTICK_ADC_XY:bSAR_SEQ:control_3\, \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\, \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\, \JOYSTICK_ADC_XY:bSAR_SEQ:enable\));
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\,
		enable=>\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\,
		count=>(\JOYSTICK_ADC_XY:bSAR_SEQ:count_6\, \JOYSTICK_ADC_XY:ch_addr_5\, \JOYSTICK_ADC_XY:ch_addr_4\, \JOYSTICK_ADC_XY:ch_addr_3\,
			\JOYSTICK_ADC_XY:ch_addr_2\, \JOYSTICK_ADC_XY:ch_addr_1\, \JOYSTICK_ADC_XY:ch_addr_0\),
		tc=>\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\);
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1409));
\JOYSTICK_ADC_XY:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"144aefa9-cd10-4c0e-a928-8e1bd5c63e7b/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"535735715.142891",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\JOYSTICK_ADC_XY:clock\,
		dig_domain_out=>open);
\JOYSTICK_ADC_XY:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\JOYSTICK_ADC_XY:Net_3830\,
		trq=>zero,
		nrq=>\JOYSTICK_ADC_XY:Net_3698\);
\JOYSTICK_ADC_XY:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\JOYSTICK_ADC_XY:Net_3698\,
		trq=>zero,
		nrq=>\JOYSTICK_ADC_XY:nrq\);
\JOYSTICK_ADC_XY:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"144aefa9-cd10-4c0e-a928-8e1bd5c63e7b/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\JOYSTICK_ADC_XY:Net_3710\,
		dig_domain_out=>open);
\JOYSTICK_ADC_XY:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1409);
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\JOYSTICK_ADC_XY:Net_3710\,
		sc_in=>\JOYSTICK_ADC_XY:nrq\,
		sc_out=>\JOYSTICK_ADC_XY:Net_3935\);
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_1\);
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_1\);
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_0\);
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_0\);
Joystrick_Vertical:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b735d789-1e3d-4a11-b56b-2b8d347f8dfe",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Joystrick_Vertical_net_0),
		analog=>Net_1411,
		io=>(tmpIO_0__Joystrick_Vertical_net_0),
		siovref=>(tmpSIOVREF__Joystrick_Vertical_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Joystrick_Vertical_net_0);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_20,
		enable=>tmpOE__SEVEN_A_net_0,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_1544);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_1542);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>tmpOE__SEVEN_A_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"28ef8055-3193-4009-b881-82e1c05deaf5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_1540,
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCL_net_0),
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
SI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf2b48a4-3b34-4cf4-9b49-c0a6ca3c6d59",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_1539,
		fb=>(tmpFB_0__SI_net_0),
		analog=>(open),
		io=>(tmpIO_0__SI_net_0),
		siovref=>(tmpSIOVREF__SI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SI_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3633cf37-d204-4dd7-a65b-1b1550409e41",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_20,
		dig_domain_out=>open);
CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"58562d30-41f9-4cd9-b4e4-0871b2c6291b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>Net_438,
		fb=>(tmpFB_0__CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_net_0),
		siovref=>(tmpSIOVREF__CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_net_0);
RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44df4625-67dc-4f73-b49b-572edcd09deb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS_net_0),
		siovref=>(tmpSIOVREF__RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS_net_0);
RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"806a7649-a8df-48c4-8403-fd0b0e3dca5e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__RST_net_0),
		siovref=>(tmpSIOVREF__RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RST_net_0);
AAA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12b25d6d-a1c9-4b3b-b5d4-c16afeea821e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SEVEN_A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__AAA_net_0),
		analog=>(open),
		io=>(tmpIO_0__AAA_net_0),
		siovref=>(tmpSIOVREF__AAA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SEVEN_A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SEVEN_A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AAA_net_0);
\UART_LOG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:reset_reg\);
\UART_LOG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:txn\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:txn\);
\UART_LOG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_1\);
\UART_LOG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_0\);
\UART_LOG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_2\);
Net_173:cy_dff
	PORT MAP(d=>Net_173D,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>Net_173);
\UART_LOG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_bitclk\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_bitclk\);
\UART_LOG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_ctrl_mark_last\);
\UART_LOG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_mark\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_mark\);
\UART_LOG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_parity_bit\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_parity_bit\);
\UART_LOG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_1\);
\UART_LOG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_0\);
\UART_LOG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_load_fifo\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_load_fifo\);
\UART_LOG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_3\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_3\);
\UART_LOG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_2\);
\UART_LOG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_bitclk_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_bitclk_enable\);
\UART_LOG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_stop1_reg\);
\UART_LOG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_1\);
\UART_LOG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_0\);
\UART_LOG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_status\);
\UART_LOG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_2\);
\UART_LOG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_3\);
\UART_LOG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_addr_match_status\);
\UART_LOG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_markspace_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_pre\);
\UART_LOG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_error_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_error_pre\);
\UART_LOG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_break_status\);
\UART_LOG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_address_detected\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_address_detected\);
\UART_LOG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_last\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_last\);
\UART_LOG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_bit\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_bit\);
\RGB_PWM_red:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:min_kill_reg\);
\RGB_PWM_red:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:prevCapture\);
\RGB_PWM_red:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:trig_last\);
\RGB_PWM_red:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:runmode_enable\);
\RGB_PWM_red:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:sc_kill_tmp\);
\RGB_PWM_red:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:ltch_kill_reg\);
\RGB_PWM_red:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:dith_count_1\);
\RGB_PWM_red:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:dith_count_0\);
\RGB_PWM_red:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_403);
\RGB_PWM_red:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:pwm1_i_reg\);
\RGB_PWM_red:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:pwm2_i_reg\);
\RGB_PWM_red:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_red:PWMUDB:tc_i_reg\\D\,
		clk=>\RGB_PWM_red:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_red:PWMUDB:tc_i_reg\);
\RGB_PWM_green:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:min_kill_reg\);
\RGB_PWM_green:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:prevCapture\);
\RGB_PWM_green:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:trig_last\);
\RGB_PWM_green:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:runmode_enable\);
\RGB_PWM_green:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:sc_kill_tmp\);
\RGB_PWM_green:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:ltch_kill_reg\);
\RGB_PWM_green:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:dith_count_1\);
\RGB_PWM_green:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:dith_count_0\);
\RGB_PWM_green:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_481);
\RGB_PWM_green:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:pwm1_i_reg\);
\RGB_PWM_green:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:pwm2_i_reg\);
\RGB_PWM_green:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_green:PWMUDB:tc_i_reg\\D\,
		clk=>\RGB_PWM_green:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_green:PWMUDB:tc_i_reg\);
\RGB_PWM_blue:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:min_kill_reg\);
\RGB_PWM_blue:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:prevCapture\);
\RGB_PWM_blue:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:trig_last\);
\RGB_PWM_blue:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:runmode_enable\);
\RGB_PWM_blue:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:sc_kill_tmp\\D\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:sc_kill_tmp\);
\RGB_PWM_blue:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SEVEN_A_net_0,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:ltch_kill_reg\);
\RGB_PWM_blue:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:dith_count_1\);
\RGB_PWM_blue:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:dith_count_0\);
\RGB_PWM_blue:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:pwm_i\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_429);
\RGB_PWM_blue:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:pwm1_i_reg\);
\RGB_PWM_blue:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:pwm2_i_reg\);
\RGB_PWM_blue:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\RGB_PWM_blue:PWMUDB:tc_i_reg\\D\,
		clk=>\RGB_PWM_blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\RGB_PWM_blue:PWMUDB:tc_i_reg\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_5\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_4\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_3\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_2\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_1\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:ch_addr_0\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\);
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\JOYSTICK_ADC_XY:clock\,
		q=>\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\);
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\,
		clk=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\,
		q=>Net_1409);
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\JOYSTICK_ADC_XY:Net_3710\,
		q=>\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\);
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\JOYSTICK_ADC_XY:bSAR_SEQ:clk_fin\,
		q=>\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_1539);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
Net_438:cy_dff
	PORT MAP(d=>Net_438D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_438);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
Net_1540:cy_dff
	PORT MAP(d=>Net_1540D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_1540);

END R_T_L;
