
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 862e84eb, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Running command `ghdl --std=08 --no-formal neorv32_UPduino_top; synth_ice40 -dsp -json UPduino_v3_impl_1.json' --

1. Executing GHDL.
neorv32_UPduino_top.vhd:77:3:warning: instance "hsosc_inst" of component "sb_hfosc" is not bound [-Wbinding]
  HSOSC_inst : SB_HFOSC
  ^
neorv32_UPduino_top.vhd:57:14:warning: (in default configuration of neorv32_upduino_top(neorv32_upduino_top_rtl))
neorv32_UPduino_top.vhd:100:3:warning: instance "pll_inst" of component "sb_pll40_core" is not bound [-Wbinding]
  Pll_inst : SB_PLL40_CORE
  ^
neorv32_UPduino_top.vhd:57:14:warning: (in default configuration of neorv32_upduino_top(neorv32_upduino_top_rtl))
../osflow/devices/ice40/neorv32_imem.ice40up_spram.vhd:111:3:warning: instance "imem_spram_lo_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_lo_inst : SB_SPRAM256KA
  ^
../osflow/devices/ice40/neorv32_imem.ice40up_spram.vhd:66:14:warning: (in default configuration of neorv32_imem(neorv32_imem_rtl))
../osflow/devices/ice40/neorv32_imem.ice40up_spram.vhd:125:3:warning: instance "imem_spram_hi_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_hi_inst : SB_SPRAM256KA
  ^
../osflow/devices/ice40/neorv32_imem.ice40up_spram.vhd:66:14:warning: (in default configuration of neorv32_imem(neorv32_imem_rtl))
../osflow/devices/ice40/neorv32_dmem.ice40up_spram.vhd:109:3:warning: instance "imem_spram_lo_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_lo_inst : SB_SPRAM256KA
  ^
../osflow/devices/ice40/neorv32_dmem.ice40up_spram.vhd:65:14:warning: (in default configuration of neorv32_dmem(neorv32_dmem_rtl))
../osflow/devices/ice40/neorv32_dmem.ice40up_spram.vhd:123:3:warning: instance "imem_spram_hi_inst" of component "sb_spram256ka" is not bound [-Wbinding]
  imem_spram_hi_inst : SB_SPRAM256KA
  ^
../osflow/devices/ice40/neorv32_dmem.ice40up_spram.vhd:65:14:warning: (in default configuration of neorv32_dmem(neorv32_dmem_rtl))
neorv32_UPduino_top.vhd:196:3:warning: instance "rgb_inst" of component "sb_rgba_drv" is not bound [-Wbinding]
  RGB_inst: SB_RGBA_DRV
  ^
neorv32_UPduino_top.vhd:57:14:warning: (in default configuration of neorv32_upduino_top(neorv32_upduino_top_rtl))
../../rtl/core/neorv32_top.vhd:335:3:(assertion note): NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 PWM WDT 
../../rtl/core/neorv32_top.vhd:357:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).
../../rtl/core/neorv32_top.vhd:268:17:warning: no assignment for offsets 104:107 of signal "i_cache"
  signal cpu_i, i_cache, cpu_d, p_bus : bus_interface_t;
                ^
../../rtl/core/neorv32_top.vhd:192:5:warning: no assignment for port "twi_sda_io"
    twi_sda_io     : inout std_logic := 'U'; -- twi serial data line
    ^
../../rtl/core/neorv32_top.vhd:193:5:warning: no assignment for port "twi_scl_io"
    twi_scl_io     : inout std_logic := 'U'; -- twi serial clock line
    ^
../../rtl/core/neorv32_cpu.vhd:164:3:(assertion note): NEORV32 CPU ISA Configuration (MARCH): RV32IMAC_Zicsr
../../rtl/core/neorv32_cpu.vhd:183:3:(assertion note): NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default, might reduce area). Set package constant <dedicated_reset_c> = TRUE to configure a DEFINED reset value for all CPU registers.
../../rtl/core/neorv32_cpu.vhd:192:3:(assertion warning): NEORV32 CPU CONFIG WARNING! Implementing CPU <cycle> and <instret> CSRs with reduced size (34-bit instead of 64-bit). This is not RISC-V compliant and might have unintended SW side effects.
../../rtl/core/neorv32_boot_rom.vhd:79:3:(assertion note): NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).
../../rtl/core/neorv32_boot_rom.vhd:96:25:note: found ROM "n1358", width: 32 bits, depth: 1024
        rdata <= mem_rom(to_integer(unsigned(addr)));
                        ^
../../rtl/core/neorv32_cpu_regfile.vhd:75:10:note: found RAM "reg_file", width: 32 bits, depth: 32
  signal reg_file     : reg_file_t;
         ^
../../rtl/core/neorv32_fifo.vhd:84:10:warning: no assignment for offsets 76:109 of signal "fifo"
  signal fifo : fifo_t;
         ^
Importing module neorv32_UPduino_top.
Importing module SB_HFOSC.
Importing module SB_PLL40_CORE.
Importing module neorv32_top_18000000_0_34_2_0_65536_0_40_65536_65536_4_64_1_255_0_0_1_1_0_3_32_32_1_5af338eb0c59f2e393ebbae1b03afea75f9ba7eb.
Importing module SB_RGBA_DRV.
Importing module neorv32_cpu_0_34_2_0_65536_0_40_0ccc8ca6129e4236bf116029573b752088a37d2b.
Importing module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Importing module neorv32_bus_keeper_65536_65536_eee447edc79fea1ca7c7d34e463261cda4ba339e.
Importing module neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Importing module neorv32_dmem_65536_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Importing module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Importing module neorv32_gpio.
Importing module neorv32_wdt.
Importing module neorv32_mtime.
Importing module neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Importing module neorv32_pwm_3.
Importing module neorv32_sysinfo_18000000_65536_65536_4_64_1_3_0_900f616e083c5d5e9e833048fa4cd6042e43e429.
Importing module neorv32_cpu_control_0_34_2_0_65536_0_40_f620f2ef1b66f798e11f4eb050c87f79af57e9d3.
Importing module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Importing module neorv32_cpu_alu_c5a0a2529d2deb60fec041b4fbd722a2ebe31702.
Importing module neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326.
Importing module SB_SPRAM256KA.
Importing module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Importing module neorv32_cpu_decompressor.
Importing module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Importing module neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Replacing existing blackbox module `\SB_PLL40_CORE' at /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Replacing existing blackbox module `\SB_SPRAM256KA' at /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2532.1-2593.10.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Replacing existing blackbox module `\SB_HFOSC' at /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Replacing existing blackbox module `\SB_RGBA_DRV' at /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2624.1-2638.10.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546
root of   0 design levels: neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
root of   0 design levels: neorv32_cpu_decompressor
root of   0 design levels: neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29
root of   0 design levels: neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326
root of   1 design levels: neorv32_cpu_alu_c5a0a2529d2deb60fec041b4fbd722a2ebe31702
root of   0 design levels: neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
root of   1 design levels: neorv32_cpu_control_0_34_2_0_65536_0_40_f620f2ef1b66f798e11f4eb050c87f79af57e9d3
root of   0 design levels: neorv32_sysinfo_18000000_65536_65536_4_64_1_3_0_900f616e083c5d5e9e833048fa4cd6042e43e429
root of   0 design levels: neorv32_pwm_3       
root of   0 design levels: neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
root of   0 design levels: neorv32_mtime       
root of   0 design levels: neorv32_wdt         
root of   0 design levels: neorv32_gpio        
root of   0 design levels: neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
root of   1 design levels: neorv32_dmem_65536_34d7de1b571aa545cf571b84dc4b40d1f42fed39
root of   1 design levels: neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
root of   0 design levels: neorv32_bus_keeper_65536_65536_eee447edc79fea1ca7c7d34e463261cda4ba339e
root of   0 design levels: neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
root of   2 design levels: neorv32_cpu_0_34_2_0_65536_0_40_0ccc8ca6129e4236bf116029573b752088a37d2b
root of   3 design levels: neorv32_top_18000000_0_34_2_0_65536_0_40_65536_65536_4_64_1_255_0_0_1_1_0_3_32_32_1_5af338eb0c59f2e393ebbae1b03afea75f9ba7eb
root of   4 design levels: neorv32_UPduino_top 
Automatically selected neorv32_UPduino_top as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \neorv32_UPduino_top
Used module:     \neorv32_top_18000000_0_34_2_0_65536_0_40_65536_65536_4_64_1_255_0_0_1_1_0_3_32_32_1_5af338eb0c59f2e393ebbae1b03afea75f9ba7eb
Used module:         \neorv32_sysinfo_18000000_65536_65536_4_64_1_3_0_900f616e083c5d5e9e833048fa4cd6042e43e429
Used module:         \neorv32_pwm_3
Used module:         \neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_65536_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_65536_65536_eee447edc79fea1ca7c7d34e463261cda4ba339e
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_34_2_0_65536_0_40_0ccc8ca6129e4236bf116029573b752088a37d2b
Used module:             \neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326
Used module:             \neorv32_cpu_alu_c5a0a2529d2deb60fec041b4fbd722a2ebe31702
Used module:                 \neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_34_2_0_65536_0_40_f620f2ef1b66f798e11f4eb050c87f79af57e9d3
Used module:                 \neorv32_cpu_decompressor
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29

2.2.3. Analyzing design hierarchy..
Top module:  \neorv32_UPduino_top
Used module:     \neorv32_top_18000000_0_34_2_0_65536_0_40_65536_65536_4_64_1_255_0_0_1_1_0_3_32_32_1_5af338eb0c59f2e393ebbae1b03afea75f9ba7eb
Used module:         \neorv32_sysinfo_18000000_65536_65536_4_64_1_3_0_900f616e083c5d5e9e833048fa4cd6042e43e429
Used module:         \neorv32_pwm_3
Used module:         \neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7
Used module:         \neorv32_mtime
Used module:         \neorv32_wdt
Used module:         \neorv32_gpio
Used module:         \neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77
Used module:         \neorv32_dmem_65536_34d7de1b571aa545cf571b84dc4b40d1f42fed39
Used module:         \neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3
Used module:         \neorv32_bus_keeper_65536_65536_eee447edc79fea1ca7c7d34e463261cda4ba339e
Used module:         \neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546
Used module:         \neorv32_cpu_0_34_2_0_65536_0_40_0ccc8ca6129e4236bf116029573b752088a37d2b
Used module:             \neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326
Used module:             \neorv32_cpu_alu_c5a0a2529d2deb60fec041b4fbd722a2ebe31702
Used module:                 \neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546
Used module:                 \neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f
Used module:             \neorv32_cpu_control_0_34_2_0_65536_0_40_f620f2ef1b66f798e11f4eb050c87f79af57e9d3
Used module:                 \neorv32_cpu_decompressor
Used module:                 \neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$3187 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$3176 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$3173 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$3170 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$3167 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$3164 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$3149 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$3138 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$3135 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$3132 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$3129 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$3126 in module SB_DFFSR.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3197'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3186'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3182'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3169'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3166'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3163'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3161'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3159'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3155'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3148'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3144'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3137'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3134'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3131'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3128'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3125'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3123'.
  Set init value: \Q = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$3173'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$3167'.
Found async reset \S in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156'.
Found async reset \R in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145'.
Found async reset \S in `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$3135'.
Found async reset \R in `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$3129'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3197'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3193'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$3187'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3186'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3182'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$3176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3175'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$3173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3172'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$3170'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3169'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$3167'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3166'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$3164'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3163'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$3162'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3161'.
Creating decoders for process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$3160'.
Creating decoders for process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3159'.
Creating decoders for process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3155'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$3149'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3148'.
Creating decoders for process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3144'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$3138'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3137'.
Creating decoders for process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$3135'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3134'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$3132'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3131'.
Creating decoders for process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$3129'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3128'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$3126'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3125'.
Creating decoders for process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$3124'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3123'.
Creating decoders for process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$3122'.

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194'.
  created $adff cell `$procdff$3378' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$3187'.
  created $dff cell `$procdff$3379' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183'.
  created $adff cell `$procdff$3380' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$3176'.
  created $dff cell `$procdff$3381' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$3173'.
  created $adff cell `$procdff$3382' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$3170'.
  created $dff cell `$procdff$3383' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$3167'.
  created $adff cell `$procdff$3384' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$3164'.
  created $dff cell `$procdff$3385' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$3162'.
  created $dff cell `$procdff$3386' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$3160'.
  created $dff cell `$procdff$3387' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156'.
  created $adff cell `$procdff$3388' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$3149'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145'.
  created $adff cell `$procdff$3390' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$3138'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$3135'.
  created $adff cell `$procdff$3392' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$3132'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$3129'.
  created $adff cell `$procdff$3394' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$3126'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$3124'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$3122'.
  created $dff cell `$procdff$3397' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3197'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194'.
Removing empty process `SB_DFFNES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$3194'.
Removing empty process `SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3193'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$3187'.
Removing empty process `SB_DFFNESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$3187'.
Removing empty process `SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3186'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183'.
Removing empty process `SB_DFFNER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$3183'.
Removing empty process `SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3182'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$3176'.
Removing empty process `SB_DFFNESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$3176'.
Removing empty process `SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3175'.
Removing empty process `SB_DFFNS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$3173'.
Removing empty process `SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3172'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$3170'.
Removing empty process `SB_DFFNSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$3170'.
Removing empty process `SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3169'.
Removing empty process `SB_DFFNR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$3167'.
Removing empty process `SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3166'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$3164'.
Removing empty process `SB_DFFNSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$3164'.
Removing empty process `SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3163'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$3162'.
Removing empty process `SB_DFFNE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$3162'.
Removing empty process `SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3161'.
Removing empty process `SB_DFFN.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$3160'.
Removing empty process `SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3159'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156'.
Removing empty process `SB_DFFES.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$3156'.
Removing empty process `SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3155'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$3149'.
Removing empty process `SB_DFFESS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$3149'.
Removing empty process `SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3148'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145'.
Removing empty process `SB_DFFER.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$3145'.
Removing empty process `SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3144'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$3138'.
Removing empty process `SB_DFFESR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$3138'.
Removing empty process `SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3137'.
Removing empty process `SB_DFFS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$3135'.
Removing empty process `SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3134'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$3132'.
Removing empty process `SB_DFFSS.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$3132'.
Removing empty process `SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3131'.
Removing empty process `SB_DFFR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$3129'.
Removing empty process `SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3128'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$3126'.
Removing empty process `SB_DFFSR.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$3126'.
Removing empty process `SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3125'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$3124'.
Removing empty process `SB_DFFE.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$3124'.
Removing empty process `SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$3123'.
Removing empty process `SB_DFF.$proc$/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$3122'.
Cleaned up 18 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module neorv32_cpu_cp_muldiv_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_cp_shifter_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_cpu_decompressor.
Deleting now unused module neorv32_fifo_2_34_1489f923c4dca729178b3e3233458550d8dddf29.
Deleting now unused module neorv32_cpu_bus_0_65536_9159cb8bcee7fcb95582f140960cdae72788d326.
Deleting now unused module neorv32_cpu_alu_c5a0a2529d2deb60fec041b4fbd722a2ebe31702.
Deleting now unused module neorv32_cpu_regfile_5ba93c9db0cff93f52b521d7420e43f6eda2784f.
Deleting now unused module neorv32_cpu_control_0_34_2_0_65536_0_40_f620f2ef1b66f798e11f4eb050c87f79af57e9d3.
Deleting now unused module neorv32_sysinfo_18000000_65536_65536_4_64_1_3_0_900f616e083c5d5e9e833048fa4cd6042e43e429.
Deleting now unused module neorv32_pwm_3.
Deleting now unused module neorv32_uart_bf8b4530d8d246dd74ac53a13471bba17941dff7.
Deleting now unused module neorv32_mtime.
Deleting now unused module neorv32_wdt.
Deleting now unused module neorv32_gpio.
Deleting now unused module neorv32_boot_rom_8aaa057a3ce108fd664b4f820549d0c7a5c85d77.
Deleting now unused module neorv32_dmem_65536_34d7de1b571aa545cf571b84dc4b40d1f42fed39.
Deleting now unused module neorv32_imem_65536_91a7f356ca6ce41b6122bd41e60c1f2eb8f0f0e3.
Deleting now unused module neorv32_bus_keeper_65536_65536_eee447edc79fea1ca7c7d34e463261cda4ba339e.
Deleting now unused module neorv32_busswitch_3f29546453678b855931c174a97d6c0894b8f546.
Deleting now unused module neorv32_cpu_0_34_2_0_65536_0_40_0ccc8ca6129e4236bf116029573b752088a37d2b.
Deleting now unused module neorv32_top_18000000_0_34_2_0_65536_0_40_65536_65536_4_64_1_255_0_0_1_1_0_3_32_32_1_5af338eb0c59f2e393ebbae1b03afea75f9ba7eb.
<suppressed ~21 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~389 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 133 unused cells and 404 unused wires.
<suppressed ~154 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_UPduino_top...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~1524 debug messages>
Removed a total of 508 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7739: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2582 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2741: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2015 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2763: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2015 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2944: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$837 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$803 } -> { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$837 1'0 }
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2938: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$803 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2915: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$804 -> 1'1
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2912: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$804 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2880: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$804 -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2877: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$804 -> 1'0
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5123: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5114: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1796 -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_bus_keeper_inst.1211: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'1
      Replacing known input bits on port A of cell neorv32_inst.neorv32_bus_keeper_inst.1187: \neorv32_inst.neorv32_bus_keeper_inst.control [0] -> 1'0
      Replacing known input bits on port B of cell neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1478: $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$416 [2] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2773: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2015
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2774: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2015
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2775: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2015
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2777: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$775
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2944: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$803
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2945: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$835
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2948: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$835
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3107: { $auto$opt_reduce.cc:134:opt_mux$3401 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$850 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3110: { $auto$opt_reduce.cc:134:opt_mux$3405 $auto$opt_reduce.cc:134:opt_mux$3403 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3113: $auto$opt_reduce.cc:134:opt_mux$3407
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3118: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$855 $auto$opt_reduce.cc:134:opt_mux$3409 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$851 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3123: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$856 $auto$opt_reduce.cc:134:opt_mux$3411 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3128: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$856 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$854 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1087: { $auto$opt_reduce.cc:134:opt_mux$3415 $auto$opt_reduce.cc:134:opt_mux$3413 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1094: { $auto$opt_reduce.cc:134:opt_mux$3419 $auto$opt_reduce.cc:134:opt_mux$3417 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$284 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1096: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$294 $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$288 $auto$opt_reduce.cc:134:opt_mux$3421 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_busswitch_inst.1098: { $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$288 $auto$opt_reduce.cc:134:opt_mux$3423 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3697: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1029 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1026 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1025 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1018 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$854 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3699: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3701: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$854 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3702: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3703: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3704: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$854 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3705: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3707: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1025 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$854 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3709: { $auto$opt_reduce.cc:134:opt_mux$3425 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3711: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1018
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3713: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1002
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3714: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1029
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3734: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1046
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3735: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1047
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3736: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1044
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3737: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1045
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3859: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$962 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3860: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1101 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1087 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1053 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$885 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$884 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808 $auto$opt_reduce.cc:134:opt_mux$3427 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3861: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3862: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3863: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3864: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$962 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3865: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1053 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$962 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3866: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3867: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$884
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3868: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$885
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3870: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3871: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1053
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3872: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1053
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3874: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1101
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3876: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1101 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3878: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$946
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3879: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3880: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3881: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881 $auto$opt_reduce.cc:134:opt_mux$3429 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3882: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3884: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3886: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$849 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3888: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3890: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3892: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3894: $auto$opt_reduce.cc:134:opt_mux$3431
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3896: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1079
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3898: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3900: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1101
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3902: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3918: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3919: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$881
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3921: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$808
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4596: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1536 $auto$opt_reduce.cc:134:opt_mux$3439 $auto$opt_reduce.cc:134:opt_mux$3437 $auto$opt_reduce.cc:134:opt_mux$3435 $auto$opt_reduce.cc:134:opt_mux$3433 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7222: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2393 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2391 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2389 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7235: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2363 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2397 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.$auto$ghdl.cc:762:import_module$2396 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4840: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$856 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1029 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1026 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1024 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$851 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$850 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1014 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1001 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1562 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9129: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2862 $auto$opt_reduce.cc:134:opt_mux$3441 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2813 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9131: { $auto$opt_reduce.cc:134:opt_mux$3443 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2813 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9135: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858 $auto$opt_reduce.cc:134:opt_mux$3445 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9138: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858 $auto$opt_reduce.cc:134:opt_mux$3447 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9140: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858 $auto$opt_reduce.cc:134:opt_mux$3449 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9142: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858 $auto$opt_reduce.cc:134:opt_mux$3451 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9144: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858 $auto$opt_reduce.cc:134:opt_mux$3453 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9148: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2864 $auto$opt_reduce.cc:134:opt_mux$3455 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7365: { }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7368: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2407
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7371: $auto$opt_reduce.cc:134:opt_mux$3457
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7409: $auto$opt_reduce.cc:134:opt_mux$3459
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6504: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2188 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2182 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1537 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $auto$opt_reduce.cc:134:opt_mux$3461 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6520: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1541 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2188 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2182 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6534: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1537 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1152 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6548: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1149 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6562: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1541 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6574: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6586: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1547 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6598: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1149 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6610: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1152 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6622: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6634: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6646: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1149 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6658: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1152 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1149 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6670: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6682: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6694: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6706: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6718: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6730: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6742: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6754: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6766: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1152 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6778: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6790: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6802: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6814: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6826: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6838: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6850: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1152 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6862: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1535 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1534 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2185 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2179 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1168 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1169 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1164 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1162 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1160 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1156 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1154 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8134: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8146: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8149: { $auto$opt_reduce.cc:134:opt_mux$3463 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8152: { $auto$opt_reduce.cc:134:opt_mux$3465 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8156: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8168: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8171: { $auto$opt_reduce.cc:134:opt_mux$3467 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8174: { $auto$opt_reduce.cc:134:opt_mux$3469 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8177: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8431: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2677
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8484: $auto$opt_reduce.cc:134:opt_mux$3471
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8486: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2684 $auto$opt_reduce.cc:134:opt_mux$3473 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8488: $auto$opt_reduce.cc:134:opt_mux$3475
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8490: $auto$opt_reduce.cc:134:opt_mux$3477
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8492: $auto$opt_reduce.cc:134:opt_mux$3479
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8494: $auto$opt_reduce.cc:134:opt_mux$3481
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8496: $auto$opt_reduce.cc:134:opt_mux$3483
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8500: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2684
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8504: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2684 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2683 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8522: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2638 $auto$opt_reduce.cc:134:opt_mux$3485 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8525: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3491 $auto$opt_reduce.cc:134:opt_mux$3489 $auto$opt_reduce.cc:134:opt_mux$3487 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8533: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3495 $auto$opt_reduce.cc:134:opt_mux$3493 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2662 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8541: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3499 $auto$opt_reduce.cc:134:opt_mux$3497 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8546: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2643 $auto$opt_reduce.cc:134:opt_mux$3501 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8551: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3505 $auto$opt_reduce.cc:134:opt_mux$3503 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8557: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3509 $auto$opt_reduce.cc:134:opt_mux$3507 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8565: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3511 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8573: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3513 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8581: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3515 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8589: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3519 $auto$opt_reduce.cc:134:opt_mux$3517 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8597: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3523 $auto$opt_reduce.cc:134:opt_mux$3521 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8607: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3529 $auto$opt_reduce.cc:134:opt_mux$3527 $auto$opt_reduce.cc:134:opt_mux$3525 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8613: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $auto$opt_reduce.cc:134:opt_mux$3531 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8749: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3533 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8754: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3535 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8759: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3537 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8764: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3539 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8767: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3541 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8770: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3543 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8775: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3545 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8780: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3547 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8784: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3549 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8788: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3551 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8792: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3553 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8796: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3555 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8800: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8804: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8808: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413: { $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$384 $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$383 $auto$opt_reduce.cc:134:opt_mux$3557 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2437: { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$671 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$670 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2454: { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$671 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$670 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2471: $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$671
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 164 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2209 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 16 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 17 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 18 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 19 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 0 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 1 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 2 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 3 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 4 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 5 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 6 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 7 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 8 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 9 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 10 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 11 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 12 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 13 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 14 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 15 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 16 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 17 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 18 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 19 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 20 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 21 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 22 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 23 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 24 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 25 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 26 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 27 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 30 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 31 on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1426 ($dff) from module neorv32_UPduino_top.
Removing never-active ARST on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7858 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 2 on neorv32_inst.258 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 3 on neorv32_inst.258 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 4 on neorv32_inst.258 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 6 on neorv32_inst.258 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 7 on neorv32_inst.258 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5872 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 23 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 24 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 25 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top.
Setting constant 1-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 20 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5150 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 21 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5150 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5149 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 2 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 3 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 4 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 6 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 7 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 8 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 9 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 10 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 11 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 12 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 13 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 14 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 15 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 27 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 28 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 29 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 30 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 31 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 32 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 33 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 36 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 39 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 40 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 41 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 43 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 49 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 50 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 51 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 52 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 53 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 54 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 55 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 56 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 57 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 58 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 59 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 60 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 61 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 62 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 63 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 64 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 65 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 66 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 67 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 68 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 69 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 70 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 71 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 72 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 73 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 74 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 75 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 359 unused cells and 918 unused wires.
<suppressed ~365 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~22 debug messages>

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~267 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4596: { $auto$opt_reduce.cc:134:opt_mux$3559 $auto$opt_reduce.cc:134:opt_mux$3433 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8127: { $auto$opt_reduce.cc:134:opt_mux$3561 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8741: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$3563 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$3558: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1170 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1515 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1520 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1525 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1530 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1536 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1548 }
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 4 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2209 ($dff) from module neorv32_UPduino_top.

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 3 unused cells and 24 unused wires.
<suppressed ~4 debug messages>

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~3 debug messages>

2.10.16. Rerunning OPT passes. (Maybe there is more to do..)

2.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

2.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.10.20. Executing OPT_DFF pass (perform DFF optimizations).

2.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.10.23. Rerunning OPT passes. (Maybe there is more to do..)

2.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

2.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.10.27. Executing OPT_DFF pass (perform DFF optimizations).

2.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.10.30. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$889 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking neorv32_UPduino_top.neorv32_inst.neorv32_sysinfo_inst:777 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking neorv32_UPduino_top.neorv32_inst:55 as FSM state register:
    Users of register don't seem to benefit from recoding.

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1582 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$416 [2] $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$432 $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$415 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:676 }, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:674 [8] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:674 [5:0] }, rval = 7'0000000).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1582 ($dff) from module neorv32_UPduino_top (D = 25'0000000000000000000000000, Q = { \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:674 [31:9] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:674 [7:6] }).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$3565 ($dffe) from module neorv32_UPduino_top.
Adding SRST signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1517 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$419, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt, rval = 21'000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3566 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$418, Q = \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1499 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$414 [2], Q = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$416 [2]).
Adding EN signal on neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1498 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$413, Q = { $flatten\neorv32_inst.\neorv32_wdt_inst_true.neorv32_wdt_inst.$auto$ghdl.cc:762:import_module$415 [4:1] \neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst:676 }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2164 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$618, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$632).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2163 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$617, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$631).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2162 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$627 [0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$513, rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2162 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$626 [2:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$630 [2:1], rval = 2'00).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2162 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$616, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$630 [18:3]).
Adding EN signal on $auto$opt_dff.cc:702:run$3593 ($sdff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$630 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$513 }, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$630 [2:1]).
Adding EN signal on $auto$opt_dff.cc:702:run$3588 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$627 [0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$513).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2161 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$608 [25], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [32], rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2161 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [0] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [20:12] }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [20:12] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$590 }).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2161 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$615 [10:0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [31:21]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2161 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$613, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [10:7]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2161 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$612, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [5]).
Adding EN signal on $auto$opt_dff.cc:702:run$3605 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$588 [11], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [32]).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$567, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [29], rval = 1'0).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$560 [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.firq_i [3], rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [26:15], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [28:17]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [4:0], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [6:2]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [14:5], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [16:7]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1996 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$562, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [0]).
Adding EN signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1857 ($dff) from module neorv32_UPduino_top (D = { 3'000 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [28] 1'0 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [26:20] 7'0000000 \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [12:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl).
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$3657 ($dffe) from module neorv32_UPduino_top.
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$524 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$522 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$521 [7] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$519 }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [31] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [28:27] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [7:0] }, rval = 11'00000000000).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$518 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$634 }, Q = \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [30:29], rval = 2'00).
Adding SRST signal on neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1854 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [12:8] }, Q = { \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [26:20] \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst:718 [12:8] }, rval = 12'000000000000).
Adding SRST signal on neorv32_inst.neorv32_sysinfo_inst.2662 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753, Q = \neorv32_inst.neorv32_sysinfo_inst:777, rval = 0).
Adding SRST signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2536 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$709, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_cnt, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3668 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$708, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_cnt).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2489 ($dff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [3:1], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.prsc).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2487 ($dff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [0], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.enable).
Adding EN signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2485 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [15:8] \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [23:16] }, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch).
Adding SRST signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2482 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [7:0] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [15:8] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_ch [23:20] }, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [23:4], rval = 20'00000000000000000000).
Adding SRST signal on neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2482 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$697 [27:20] $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$696 $flatten\neorv32_inst.\neorv32_pwm_inst_true.neorv32_pwm_inst.$auto$ghdl.cc:762:import_module$695 }, Q = { \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [31:24] \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [3:0] }, rval = 12'000000000000).
Adding SRST signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1699 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_mtime_inst_true.neorv32_mtime_inst.$auto$ghdl.cc:762:import_module$489, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst:692, rval = 0).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1672 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_hi).
Adding EN signal on neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1670 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtimecmp_lo).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1431 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_hi).
Adding EN signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1429 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.data_i [31:8] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] }, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.dout_lo).
Adding SRST signal on neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1424 ($dff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_gpio_inst_true.neorv32_gpio_inst.$auto$ghdl.cc:762:import_module$392, Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662, rval = 0).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7919 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2624 [33:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7919 ($dff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.be_instr_i \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.wdata_i [32] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2624 [67:34]).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7858 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2607 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2604 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2609, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$3687 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2603, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2609 [1:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$3687 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2606, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\instr_prefetch_buffer.$auto$ghdl.cc:762:import_module$2609 [3:2]).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6871 ($dff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2285 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2284 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2283 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2282 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2281 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2280 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2279 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2278 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2277 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2276 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2275 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2274 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2273 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2272 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2271 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2270 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2269 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2268 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2267 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2266 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2265 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2264 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2263 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2262 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2261 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2260 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2259 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2258 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2257 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2256 }, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i, rval = 0).
Adding SRST signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6870 ($dff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.csr_acc_valid, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2053, rval = 1'0).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5850 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1998, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2004 [2:1]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5849 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1991, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2003).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5848 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1985, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2002 [2:1]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5847 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1978, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2001).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5722 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1951, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [101:70]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5722 ($adff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31:2] 2'00 }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [69:38]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5722 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [133:102]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5722 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1959 [37:32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [37:32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5722 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1959 [31:0], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [31:0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3713 ($adffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$3713 ($adffe) from module neorv32_UPduino_top.
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1964 [27:26]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31:16] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [11] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [3] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1964 [22:4]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1956, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1964 [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5154 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1906, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5151 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1788, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3269 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1109, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$896).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3268 ($adff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$893 [0] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$895 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3268 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1108, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [73]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3267 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$888, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$894).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3266 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$878, Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$893 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3263 ($adff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [32], Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$891 [32]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3263 ($adff) from module neorv32_UPduino_top (D = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [63] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [28] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [61:57] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.ctrl_i [51:49] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [70:64] }, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$891 [31:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3262 ($adff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.cmd_issue [31:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [63] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.ctrl_i [28] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [61:57] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [10:1] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.ctrl_i [51:49] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.ctrl_i [15:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.ctrl_i [70:64] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3261 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1103, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$889).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2829 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$842, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$805).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2828 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$802, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$804).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2720 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$765, Q = { \neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [31:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768 [0] }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7710 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2566, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.exclusive_lock).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7650 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2541 [1:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_arbiter [1:0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7388 ($adff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.d_bus_rdata_i, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdi).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7331 ($adff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.rs2, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7297 ($adff) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mar).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8964 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2795, Q = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2797 [36:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2785 }).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8963 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2784, Q = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_shifter_inst.$auto$ghdl.cc:762:import_module$2796 [0]).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9301 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2929, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.quotient).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9300 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2928, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.remainder).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9243 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2908, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.mul_product).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9185 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2872, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_res_corr).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9184 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2871, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.opy_is_zero).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9183 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2870, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_opy).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9182 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2869, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.div_opx).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9180 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2867, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cp_op_ff).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9179 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2866, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cnt).
Adding EN signal on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9178 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2865, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.state).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1031 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$296, Q = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$279).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1009 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$265, Q = \neorv32_inst.neorv32_busswitch_inst.cb_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1008 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$264, Q = \neorv32_inst.neorv32_busswitch_inst.cb_rd_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1007 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$257, Q = \neorv32_inst.neorv32_busswitch_inst.ca_wr_req_buf).
Adding EN signal on neorv32_inst.neorv32_busswitch_inst.1006 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$256, Q = \neorv32_inst.neorv32_busswitch_inst.ca_rd_req_buf).
Adding EN signal on neorv32_inst.255 ($adff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.$auto$ghdl.cc:762:import_module$51, Q = \neorv32_inst.clk_div).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 57 unused cells and 57 unused wires.
<suppressed ~58 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~46 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~269 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$3792: { $auto$opt_dff.cc:217:make_patterns_logic$3785 $auto$opt_dff.cc:217:make_patterns_logic$3787 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9129: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2862 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2813 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9131: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2813
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9138: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9140: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9142: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9144: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2858
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 7 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 2 unused cells and 29 unused wires.
<suppressed ~3 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~272 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.12.23. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3804 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3795 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3781 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3763 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3755 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3753 ($ne).
Removed top 2 bits (of 23) from FF cell neorv32_UPduino_top.$auto$opt_dff.cc:764:run$3749 ($adffe).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3746 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3738 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3720 ($ne).
Removed top 9 bits (of 32) from mux cell neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$761 ($mux).
Removed top 7 bits (of 32) from mux cell neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$762 ($mux).
Removed top 7 bits (of 32) from mux cell neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$763 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2262 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2471 ($mux).
Removed top 7 bits (of 8) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2506 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1831 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1860 ($mux).
Removed top 1 bits (of 11) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1927 ($mux).
Removed top 10 bits (of 11) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1932 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1941 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1947 ($sub).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1951 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1967 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2019 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2024 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2026 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2035 ($sub).
Removed top 11 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2041 ($sub).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2096 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2098 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2100 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2102 ($mux).
Removed top 1 bits (of 12) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2121 ($mux).
Removed top 2 bits (of 3) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2148 ($mux).
Removed top 31 bits (of 32) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1657 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1679 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1679 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1476 ($mux).
Removed top 1 bits (of 3) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1484 ($mux).
Removed top 20 bits (of 21) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1511 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1406 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_bus_keeper_inst.1223 ($sub).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.978 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.988 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.992 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1060 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1062 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1066 ($eq).
Removed top 1 bits (of 3) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1072 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1073 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_busswitch_inst.1075 ($eq).
Removed top 2 bits (of 32) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8074 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8097 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8099 ($eq).
Removed top 2 bits (of 5) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8177 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8203 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8275 ($eq).
Removed top 3 bits (of 32) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8358 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8422 ($eq).
Removed top 1 bits (of 7) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8431 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8451 ($eq).
Removed top 1 bits (of 7) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8509 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8615 ($eq).
Removed top 2 bits (of 7) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8703 ($mux).
Removed top 4 bits (of 5) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8706 ($mux).
Removed top 11 bits (of 12) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8710 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8728 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8735 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8808 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7840 ($add).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7848 ($add).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3653 ($ne).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3646 ($ne).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3637 ($ne).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5916 ($eq).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5906 ($eq).
Removed top 12 bits (of 14) from FF cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5872 ($adff).
Removed top 1 bits (of 33) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5860 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5860 ($add).
Removed top 1 bits (of 33) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5855 ($add).
Removed top 32 bits (of 33) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5855 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5819 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5817 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5802 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5787 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5785 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5770 ($mux).
Removed top 1 bits (of 2) from FF cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5721 ($adff).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5666 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5655 ($mux).
Removed top 5 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5649 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5645 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5642 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5639 ($eq).
Removed top 4 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5637 ($eq).
Removed top 5 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5635 ($eq).
Removed top 6 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5629 ($eq).
Removed top 2 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5599 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5594 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5591 ($mux).
Removed top 2 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5586 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5583 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5578 ($eq).
Removed top 2 bits (of 8) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5569 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5555 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5530 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5527 ($mux).
Removed top 2 bits (of 8) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5519 ($eq).
Removed top 4 bits (of 7) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5339 ($mux).
Removed top 2 bits (of 23) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5124 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5121 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5110 ($mux).
Removed top 3 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4810 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4801 ($eq).
Removed top 1 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4635 ($ne).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.4568 ($eq).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.$auto$opt_dff.cc:218:make_patterns_logic$3617 ($ne).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3997 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3995 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3989 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3986 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3983 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3980 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3977 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3974 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3971 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3968 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3966 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3957 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3845 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3791 ($mux).
Removed top 3 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3789 ($mux).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3775 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3771 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3735 ($mux).
Removed top 2 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3734 ($mux).
Removed top 3 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3730 ($eq).
Removed top 2 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3727 ($eq).
Removed top 11 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3724 ($eq).
Removed top 3 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3689 ($mux).
Removed top 3 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3683 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3667 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3651 ($eq).
Removed top 3 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3648 ($eq).
Removed top 1 bits (of 2) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3628 ($mux).
Removed top 2 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3621 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3619 ($eq).
Removed top 1 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3615 ($mux).
Removed top 1 bits (of 2) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3596 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3538 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3526 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3512 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3501 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3499 ($mux).
Removed top 1 bits (of 4) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3498 ($mux).
Removed top 6 bits (of 7) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3426 ($eq).
Removed top 1 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3422 ($and).
Removed top 29 bits (of 32) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3276 ($mux).
Removed top 29 bits (of 32) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3224 ($add).
Removed top 2 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3221 ($eq).
Removed top 2 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3216 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3204 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3071 ($eq).
Removed top 2 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3045 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3043 ($eq).
Removed top 1 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3005 ($eq).
Removed top 1 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2970 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2945 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2926 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2925 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2881 ($mux).
Removed top 3 bits (of 4) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2851 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2773 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2765 ($mux).
Removed top 29 bits (of 32) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2756 ($add).
Removed top 1 bits (of 3) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9006 ($mux).
Removed top 4 bits (of 5) from mux cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9009 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9010 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9011 ($mux).
Removed top 31 bits (of 32) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9101 ($sub).
Removed top 31 bits (of 32) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9106 ($sub).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9109 ($eq).
Removed top 4 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9111 ($sub).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9115 ($mux).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9117 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9119 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9131 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9138 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9140 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9142 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9144 ($mux).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9194 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9196 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9236 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9288 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9289 ($mux).
Removed top 1 bits (of 33) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9309 ($sub).
Removed top 1 bits (of 33) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9309 ($sub).
Removed top 31 bits (of 32) from port A of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9314 ($sub).
Removed top 2 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9326 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9328 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9331 ($eq).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8913 ($mux).
Removed top 4 bits (of 5) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8936 ($sub).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8950 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7229 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7214 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7165 ($eq).
Removed top 32 bits (of 33) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7084 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7703 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7642 ($mux).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7342 ($eq).
Removed top 1 bits (of 2) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7309 ($eq).
Removed top 1 bits (of 3) from port B of cell neorv32_UPduino_top.neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2240 ($eq).
Removed top 23 bits (of 32) from port B of cell neorv32_UPduino_top.neorv32_inst.499 ($or).
Removed top 11 bits (of 12) from port B of cell neorv32_UPduino_top.neorv32_inst.205 ($add).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2107 ($mux).
Removed cell neorv32_UPduino_top.neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2147 ($mux).
Removed top 1 bits (of 3) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$291.
Removed top 1 bits (of 3) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_alu_inst.\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.$auto$ghdl.cc:762:import_module$2809.
Removed top 1 bits (of 2) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1003.
Removed top 3 bits (of 4) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1028.
Removed top 2 bits (of 4) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1049.
Removed top 3 bits (of 4) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1073.
Removed top 2 bits (of 23) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1784.
Removed top 2 bits (of 23) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1788.
Removed top 1 bits (of 11) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1791.
Removed top 2 bits (of 22) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1792.
Removed top 2 bits (of 23) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1793.
Removed top 4 bits (of 7) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1836.
Removed top 1 bits (of 2) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1954.
Removed top 2 bits (of 30) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1964.
Removed top 29 bits (of 32) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$900.
Removed top 1 bits (of 4) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$951.
Removed top 1 bits (of 2) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$990.
Removed top 1 bits (of 4) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$998.
Removed top 2 bits (of 32) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2635.
Removed top 2 bits (of 5) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2659.
Removed top 1 bits (of 7) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2681.
Removed top 1 bits (of 7) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2695.
Removed top 2 bits (of 7) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2733.
Removed top 11 bits (of 12) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2736.
Removed top 9 bits (of 32) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1002:import_module$759.
Removed top 7 bits (of 32) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$760.
Removed top 7 bits (of 32) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$752.
Removed top 1 bits (of 11) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$550.
Removed top 10 bits (of 11) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$552.
Removed top 1 bits (of 15) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$557.
Removed top 1 bits (of 26) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$608.
Removed top 1 bits (of 12) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$615.
Removed top 2 bits (of 3) from wire neorv32_UPduino_top.$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$627.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 28 unused cells and 133 unused wires.
<suppressed ~29 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.21. Executing WREDUCE pass (reducing word size of cells).

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.22.2. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

2.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.23. Executing OPT_EXPR pass (perform const folding).

2.24. Executing WREDUCE pass (reducing word size of cells).

2.25. Executing ICE40_DSP pass (map multipliers).

2.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module neorv32_UPduino_top:
  creating $macc model for neorv32_inst.205 ($add).
  creating $macc model for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1356 ($sub).
  creating $macc model for neorv32_inst.neorv32_bus_keeper_inst.1223 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7082 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7084 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9101 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9106 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9111 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9251 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9257 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9309 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9314 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8936 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2756 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3224 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5785 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5817 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5855 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5860 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7840 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7848 ($add).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7910 ($sub).
  creating $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7927 ($sub).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1657 ($add).
  creating $macc model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1679 ($add).
  creating $macc model for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2506 ($add).
  creating $macc model for neorv32_inst.neorv32_sysinfo_inst.2653 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1941 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1947 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2035 ($sub).
  creating $macc model for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2041 ($sub).
  creating $macc model for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1511 ($add).
  merging $macc model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7082 into neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7084.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2041.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2035.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1947.
  creating $alu model for $macc neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1941.
  creating $alu model for $macc neorv32_inst.neorv32_sysinfo_inst.2653.
  creating $alu model for $macc neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2506.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1679.
  creating $alu model for $macc neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1657.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7927.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7910.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7848.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7840.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5860.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5855.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5817.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5785.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3224.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2756.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8936.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9314.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9309.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9257.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9251.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9111.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9106.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9101.
  creating $alu model for $macc neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7084.
  creating $alu model for $macc neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1511.
  creating $alu model for $macc neorv32_inst.neorv32_bus_keeper_inst.1223.
  creating $alu model for $macc neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1356.
  creating $alu model for $macc neorv32_inst.205.
  creating $alu model for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7041 ($lt): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1716 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1720 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2511 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2518 ($ge): new $alu
  creating $alu model for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2525 ($ge): new $alu
  creating $alu cell for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2525: $auto$alumacc.cc:485:replace_alu$3923
  creating $alu cell for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2518: $auto$alumacc.cc:485:replace_alu$3936
  creating $alu cell for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2511: $auto$alumacc.cc:485:replace_alu$3949
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1720: $auto$alumacc.cc:485:replace_alu$3962
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1716: $auto$alumacc.cc:485:replace_alu$3975
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7041: $auto$alumacc.cc:485:replace_alu$3988
  creating $alu cell for neorv32_inst.205: $auto$alumacc.cc:485:replace_alu$4001
  creating $alu cell for neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1356: $auto$alumacc.cc:485:replace_alu$4004
  creating $alu cell for neorv32_inst.neorv32_bus_keeper_inst.1223: $auto$alumacc.cc:485:replace_alu$4007
  creating $alu cell for neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.1511: $auto$alumacc.cc:485:replace_alu$4010
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.7084: $auto$alumacc.cc:485:replace_alu$4013
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9101: $auto$alumacc.cc:485:replace_alu$4016
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9106: $auto$alumacc.cc:485:replace_alu$4019
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9111: $auto$alumacc.cc:485:replace_alu$4022
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9251: $auto$alumacc.cc:485:replace_alu$4025
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9257: $auto$alumacc.cc:485:replace_alu$4028
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9309: $auto$alumacc.cc:485:replace_alu$4031
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.9314: $auto$alumacc.cc:485:replace_alu$4034
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_shifter_inst.8936: $auto$alumacc.cc:485:replace_alu$4037
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2756: $auto$alumacc.cc:485:replace_alu$4040
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3224: $auto$alumacc.cc:485:replace_alu$4043
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5785: $auto$alumacc.cc:485:replace_alu$4046
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5817: $auto$alumacc.cc:485:replace_alu$4049
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5855: $auto$alumacc.cc:485:replace_alu$4052
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5860: $auto$alumacc.cc:485:replace_alu$4055
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7840: $auto$alumacc.cc:485:replace_alu$4058
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7848: $auto$alumacc.cc:485:replace_alu$4061
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7910: $auto$alumacc.cc:485:replace_alu$4064
  creating $alu cell for neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer.7927: $auto$alumacc.cc:485:replace_alu$4067
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1657: $auto$alumacc.cc:485:replace_alu$4070
  creating $alu cell for neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.1679: $auto$alumacc.cc:485:replace_alu$4073
  creating $alu cell for neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2506: $auto$alumacc.cc:485:replace_alu$4076
  creating $alu cell for neorv32_inst.neorv32_sysinfo_inst.2653: $auto$alumacc.cc:485:replace_alu$4079
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1941: $auto$alumacc.cc:485:replace_alu$4082
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1947: $auto$alumacc.cc:485:replace_alu$4085
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2035: $auto$alumacc.cc:485:replace_alu$4088
  creating $alu cell for neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.2041: $auto$alumacc.cc:485:replace_alu$4091
  created 37 $alu and 0 $macc cells.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~2 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~246 debug messages>

2.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2946: $auto$opt_reduce.cc:134:opt_mux$4095
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3860: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1101 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1087 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1086 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1076 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1053 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1043 $auto$opt_reduce.cc:134:opt_mux$4099 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$2019 $auto$opt_reduce.cc:134:opt_mux$4097 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8613: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2700 $auto$opt_reduce.cc:134:opt_mux$4101 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8796: $auto$opt_reduce.cc:134:opt_mux$3463
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8800: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8804: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2640 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8864: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2715 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2660 }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8868: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2715
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4096: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$946 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1067 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1070 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4100: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2662 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2661 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2643 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2642 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2639 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2638 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 10 changes.

2.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3872 ($adffe) from module neorv32_UPduino_top.
Adding SRST signal on $auto$opt_dff.cc:764:run$3640 ($dffe) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3912 [3:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [5:3], rval = 3'101).
Adding SRST signal on $auto$opt_dff.cc:764:run$3623 ($dffe) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$579, Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [5], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$3620 ($dffe) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3913 [3:1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$629 [10:8], rval = 3'101).
Adding SRST signal on $auto$opt_dff.cc:764:run$3600 ($dffe) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$602 $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$604 [7:0] }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$604 [7:0] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$630 [10:3] }, rval = 16'0000000000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$3587 ($dffe) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$605 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$601 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$631 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$605 [1] }, rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$3580 ($dffe) from module neorv32_UPduino_top (D = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$606 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$600 }, Q = { $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$632 [1] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$606 [1] }, rval = 2'00).
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$3678 ($sdff) from module neorv32_UPduino_top.
Adding SRST signal on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755 [31:25], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [31:25], rval = 7'0000000).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3658 ($sdff) from module neorv32_UPduino_top.

2.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 8 unused cells and 17 unused wires.
<suppressed ~9 debug messages>

2.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~5 debug messages>

2.27.9. Rerunning OPT passes. (Maybe there is more to do..)

2.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

2.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.27.16. Rerunning OPT passes. (Maybe there is more to do..)

2.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

2.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.27.20. Executing OPT_DFF pass (perform DFF optimizations).

2.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.27.23. Finished OPT passes. (There is nothing left to do.)

2.28. Executing MEMORY pass.

2.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.28.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.28.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.28.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.28.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046 by address:

2.28.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.28.7. Executing MEMORY_COLLECT pass (generating $mem cells).

2.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.30. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing neorv32_UPduino_top.neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369:
  Properties: ports=1 bits=32768 rports=1 wports=0 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.1369.7.0.0
Processing neorv32_UPduino_top.neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \neorv32_inst.clk_i.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: neorv32_inst.neorv32_cpu_inst.neorv32_cpu_regfile_inst.7046.1.0.1

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.31.2. Continuing TECHMAP pass.
Using template $paramod$fc43990824022bcbeea162efd2e276f49ec1da71\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$892b4d5b41ef05a9d68090c726bdc4e97f4f7d90\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2b89f9400eb093fe1a04eff7e144607f7bc7b126\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$af3979f1cb72807d13279f98457c4c3e6f0a1f87\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$2d3e3efe251d5f09eba16cf83204745a1a22cb9a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7d9edf5f60500686c1b76d8ead3395320b9ab546\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e65559bc530d98414d1c127e88d9b8882dd73112\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$dfd95eff781ef4104cc682636cbed02ab17afaae\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$695f174a1256e83b35bda60290f71d68fe2859e2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$87fbafc3a0967a0c21b2fada238b801fe69b3bd3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e5aae4574f0f2301b4d96ea2ec72b0606c671ba5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$74e86a1473a276d7f5e0aabab902bd3b9ea7e933\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$38e2626fb34c54428c1b256c0cdb2f49a8c161e6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$9d9857300bb56c02a6a0200162d97c7f9e5e828f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$db8d1e12500ba0209e248bb73fe9f9ab7d9c3efe\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d694e672942adb4dace369acf88d1d89405234c4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e07cfb2c25574f275808d47172e797bc44a1a7dc\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~619 debug messages>

2.32. Executing ICE40_BRAMINIT pass.

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~270 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$3807 ($adffe) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$765 [1:0], Q = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.fetch_pc_i [1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$768 [0] }).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 7 unused cells and 419 unused wires.
<suppressed ~10 debug messages>

2.33.5. Rerunning OPT passes. (Removed registers in this run.)

2.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~1 debug messages>

2.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.33.8. Executing OPT_DFF pass (perform DFF optimizations).

2.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.33.10. Finished fast OPT passes.

2.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.35. Executing OPT pass (performing simple optimizations).

2.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

2.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1004:import_module$761:
      Old ports: A=23'11001110000000000001101, B=23'00000000000000000000000, Y=$auto$wreduce.cc:454:run$3907 [22:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$3907 [0]
      New connections: $auto$wreduce.cc:454:run$3907 [22:1] = { $auto$wreduce.cc:454:run$3907 [0] $auto$wreduce.cc:454:run$3907 [0] 2'00 $auto$wreduce.cc:454:run$3907 [0] $auto$wreduce.cc:454:run$3907 [0] $auto$wreduce.cc:454:run$3907 [0] 12'000000000000 $auto$wreduce.cc:454:run$3907 [0] $auto$wreduce.cc:454:run$3907 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$757:
      Old ports: A=0, B=32'10000000000000000000000000000000, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755 [31]
      New connections: $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755 [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1005:import_module$762:
      Old ports: A=25'1000100101010100010000000, B=25'0000000011100111001000000, Y=$auto$wreduce.cc:454:run$3908 [24:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$3908 [7:6]
      New connections: { $auto$wreduce.cc:454:run$3908 [24:8] $auto$wreduce.cc:454:run$3908 [5:0] } = { $auto$wreduce.cc:454:run$3908 [7] 3'000 $auto$wreduce.cc:454:run$3908 [7] 2'00 $auto$wreduce.cc:454:run$3908 [7:6] 1'1 $auto$wreduce.cc:454:run$3908 [6] $auto$wreduce.cc:454:run$3908 [7] 2'01 $auto$wreduce.cc:454:run$3908 [6] $auto$wreduce.cc:454:run$3908 [6] 7'0000000 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1048:
      Old ports: A=4'0xxx, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280
      New ports: A=3'0xx, B=3'110, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1072:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$3883 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3883 [1]
      New connections: $auto$wreduce.cc:454:run$3883 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.7359:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423
      New ports: A=2'01, B=2'10, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_bus_inst.$auto$ghdl.cc:762:import_module$2423 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2878:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2955 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [33:32] 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 }, B={ 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [31:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2955 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 }, B={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [31:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [32:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [34:33] = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [33:32]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3190:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$894 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$878
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$894 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.addsub_res [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$878 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$878 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3276:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$3897 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$3897 [2:1]
      New connections: $auto$wreduce.cc:454:run$3897 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3498:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:454:run$3898 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$3898 [1:0]
      New connections: $auto$wreduce.cc:454:run$3898 [2] = $auto$wreduce.cc:454:run$3898 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3615:
      Old ports: A=3'001, B=3'110, Y=$auto$wreduce.cc:454:run$3900 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$3900 [1:0]
      New connections: $auto$wreduce.cc:454:run$3900 [2] = $auto$wreduce.cc:454:run$3900 [1]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3655:
      Old ports: A=4'0000, B=4'1001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012
      New ports: A=1'0, B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012 [3:1] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012 [0] 2'00 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3713:
      Old ports: A=2'00, B={ 1'0 $auto$wreduce.cc:454:run$3899 [0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$3899 [0], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 [1] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3734:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$3887 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3887 [0]
      New connections: $auto$wreduce.cc:454:run$3887 [1] = $auto$wreduce.cc:454:run$3887 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3850:
      Old ports: A=4'0001, B=4'0000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1098
      New ports: A=1'1, B=1'0, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1098 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1098 [3:1] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5339:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$3894 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3894 [0]
      New connections: $auto$wreduce.cc:454:run$3894 [2:1] = { $auto$wreduce.cc:454:run$3894 [0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5340:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$3894 [2:0] }, B=7'0000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837
      New ports: A=$auto$wreduce.cc:454:run$3894 [2:0], B=3'111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5621:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$895 [31:1] 1'0 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1938
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$895 [31:1], B=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.pc2_i [31:1], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1938 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1938 [0] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8074:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [10:7] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] 12'000001000001 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] 7'0010011 }, B=30'000000000000000000000000000000, Y=$auto$wreduce.cc:454:run$3901 [29:0]
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [10:7] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12:11] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] 1'1 }, B=12'000000000000, Y={ $auto$wreduce.cc:454:run$3901 [29:22] $auto$wreduce.cc:454:run$3901 [9:7] $auto$wreduce.cc:454:run$3901 [0] }
      New connections: { $auto$wreduce.cc:454:run$3901 [21:10] $auto$wreduce.cc:454:run$3901 [6:1] } = { 5'00000 $auto$wreduce.cc:454:run$3901 [0] 5'00000 $auto$wreduce.cc:454:run$3901 [0] 2'00 $auto$wreduce.cc:454:run$3901 [0] 2'00 $auto$wreduce.cc:454:run$3901 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8358:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110111 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:3] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] 24'000000010000000100010011 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [28:0]
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 1'1 }, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:3] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [5] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [6] 12'010000000100 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [28:24] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [23:18] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [6:3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [1:0] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [17] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [2] 4'1011 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8431:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:454:run$3903 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3903 [5]
      New connections: $auto$wreduce.cc:454:run$3903 [4:0] = 5'00000
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8486:
      Old ports: A=3'000, B=6'111101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2686
      New ports: A=2'00, B=4'1101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2686 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2686 [2] = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2686 [0]
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8504:
      Old ports: A=6'000000, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] 6'010000 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693
      New ports: A=2'00, B={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [12] 2'10 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [3:1] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8509:
      Old ports: A=6'010011, B=6'110011, Y=$auto$wreduce.cc:454:run$3904 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$3904 [5]
      New connections: $auto$wreduce.cc:454:run$3904 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8682:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110011 }, B=12'000001100111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 2'10 }, B=7'0000001, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [6:5] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [1:0] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] 4'1011 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8703:
      Old ports: A=5'00111, B=5'10011, Y=$auto$wreduce.cc:454:run$3905 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$3905 [4] $auto$wreduce.cc:454:run$3905 [2] }
      New connections: { $auto$wreduce.cc:454:run$3905 [3] $auto$wreduce.cc:454:run$3905 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8719:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 7'0110011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2734 [0] 2'11 $auto$wreduce.cc:454:run$3905 [4:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 6'010011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2734 [0] 1'1 $auto$wreduce.cc:454:run$3905 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [5] = 1'1
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8732:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [11:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [14:12] = 3'000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1927:
      Old ports: A={ 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$549 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }, Y=$auto$wreduce.cc:454:run$3910 [9:0]
      New ports: A=1'1, B=$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$549, Y=$auto$wreduce.cc:454:run$3910 [9]
      New connections: $auto$wreduce.cc:454:run$3910 [8:0] = { \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_bus_inst.mdo [7:0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.1974:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$558 1'1 $auto$wreduce.cc:454:run$3912 [13:0] }, B={ \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [11:0] 1'1 $auto$wreduce.cc:454:run$3910 [9:1] $auto$wreduce.cc:454:run$3911 [0] 3'101 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [23] }, Y=$flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564
      New ports: A={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$558 $auto$wreduce.cc:454:run$3912 [13:0] }, B={ \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [11:0] $auto$wreduce.cc:454:run$3910 [9:1] $auto$wreduce.cc:454:run$3911 [0] 3'101 \neorv32_inst.neorv32_uart0_inst_true.neorv32_uart0_inst.ctrl [23] }, Y={ $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [26:15] $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [13:0] }
      New connections: $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$564 [14] = 1'1
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$758:
      Old ports: A=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755, B=65536, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751
      New ports: A={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1003:import_module$755 [31] 1'0 }, B=2'01, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [16] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [30:17] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [15:0] } = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:1006:import_module$763:
      Old ports: A=$auto$wreduce.cc:454:run$3908 [24:0], B={ 2'00 $auto$wreduce.cc:454:run$3907 [22:0] }, Y=$auto$wreduce.cc:454:run$3909 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$3908 [7:6] 1'1 $auto$wreduce.cc:454:run$3908 [7:6] 1'0 }, B={ $auto$wreduce.cc:454:run$3907 [0] $auto$wreduce.cc:454:run$3907 [0] 3'000 $auto$wreduce.cc:454:run$3907 [0] }, Y={ $auto$wreduce.cc:454:run$3909 [17:16] $auto$wreduce.cc:454:run$3909 [11] $auto$wreduce.cc:454:run$3909 [7:6] $auto$wreduce.cc:454:run$3909 [0] }
      New connections: { $auto$wreduce.cc:454:run$3909 [24:18] $auto$wreduce.cc:454:run$3909 [15:12] $auto$wreduce.cc:454:run$3909 [10:8] $auto$wreduce.cc:454:run$3909 [5:1] } = { $auto$wreduce.cc:454:run$3909 [7] 1'0 $auto$wreduce.cc:454:run$3909 [0] $auto$wreduce.cc:454:run$3909 [0] $auto$wreduce.cc:454:run$3909 [7] 1'0 $auto$wreduce.cc:454:run$3909 [0] $auto$wreduce.cc:454:run$3909 [11] $auto$wreduce.cc:454:run$3909 [6] $auto$wreduce.cc:454:run$3909 [7] 1'0 $auto$wreduce.cc:454:run$3909 [6] $auto$wreduce.cc:454:run$3909 [6] 3'000 $auto$wreduce.cc:454:run$3909 [0] $auto$wreduce.cc:454:run$3909 [0] 1'0 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_busswitch_inst.1050:
      Old ports: A=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280, B=4'1011, Y=$flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$281
      New ports: A={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$280 [0] }, B=3'101, Y={ $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$281 [3:2] $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$281 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$281 [1] = $flatten\neorv32_inst.\neorv32_busswitch_inst.$auto$ghdl.cc:762:import_module$281 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.2884:
      Old ports: A={ 2'00 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [33:32] 1'0 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [31:0] }, B={ 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$817
      New ports: A={ 3'000 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [31:0] }, B={ 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$813 [32:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$817 [36:35] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$817 [32:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$817 [34:33] = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.instr_prefetch_buffer:2788 [33:32]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3656:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012, B=4'1001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1012 [0], B=1'1, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013 [3:1] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1013 [0] 2'00 }
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3902:
      Old ports: A=2'00, B=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1131
      New ports: A=1'0, B=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1041 [0], Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1131 [0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1131 [1] = 1'0
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5340:
      Old ports: A=$auto$wreduce.cc:454:run$3894 [2:0], B=3'111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$3894 [0] }, B=2'11, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [2] = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5341:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837, B=7'0000100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1838
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1837 [2:0], B=3'100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1838 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1838 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5676:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1938 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31:1] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1959
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1795 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1938 [31:1] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [4:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1913 [31:1] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1959 [37:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1959 [0] = 1'0
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8130:
      Old ports: A=7'0000000, B={ 14'01000110000011 $auto$wreduce.cc:454:run$3901 [6:0] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646
      New ports: A=3'000, B={ 7'1010010 $auto$wreduce.cc:454:run$3901 [0] $auto$wreduce.cc:454:run$3901 [0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [5:4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [3:1] } = { 3'000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [0] }
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8146: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8149:
      Old ports: A=3'000, B={ 3'010 $auto$wreduce.cc:454:run$3901 [14:12] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2651
      New ports: A=1'0, B=2'10, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2651 [1]
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2651 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2651 [0] } = 2'00
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8149: $auto$opt_reduce.cc:134:opt_mux$3463
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8152:
      Old ports: A=5'00000, B={ 2'01 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [9:7] $auto$wreduce.cc:454:run$3901 [19:15] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2652
      New ports: A=4'0000, B={ 1'1 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [9:7] 2'00 $auto$wreduce.cc:454:run$3901 [0] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2652 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2652 [4] = 1'0
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8156: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2644
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8511:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2692 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2691 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2690 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2689 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2688 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2687 }, B={ 1'0 $auto$wreduce.cc:454:run$3903 [5:0] 2'01 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2693 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2692 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2691 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2690 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2689 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2688 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2687 }, B={ $auto$wreduce.cc:454:run$3903 [5] 4'0001 \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [4:2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [10] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [6:0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [11] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [9:7] } = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2697 [6] }
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8525:
      Old ports: A=7'0000000, B={ 1'0 $auto$wreduce.cc:454:run$3904 [5:0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [6:0] 21'001001111000111101111 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702
      New ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:454:run$3904 [5] 5'10010 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [2] 2'10 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2669 [2] 19'1001001110001110111 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [6:2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [1] = $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [0]
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8719:
      Old ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 6'010011 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2734 [0] 1'1 $auto$wreduce.cc:454:run$3905 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4:0] }
      New ports: A={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.ci_instr16 [11:7] 3'010 }, B={ 4'0000 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2734 [0] 1'1 $auto$wreduce.cc:454:run$3905 [4] $auto$wreduce.cc:454:run$3905 [2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8732:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [11:0] }
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] 2'11 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [5] = 1'1
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8767:
      Old ports: A=3'000, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [14:12] 6'010001 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2750
      New ports: A=2'00, B=6'001001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2750 [1:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2750 [2] = 1'0
    New ctrl vector for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8767: { $auto$opt_reduce.cc:134:opt_mux$3463 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2636 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5342:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1838, B=7'0000110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1839
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1838 [2:0], B=3'110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1839 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1839 [6:3] = 4'0000
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8732:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] 2'11 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4:0] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [4:0] }
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2730 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2729 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [11:7] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2727 [2] }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2739 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2737 [2] }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [24:15] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [11:6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [2] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_sysinfo_inst.2678:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:454:run$3909 [24:0] }, B=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751, Y=$flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$3909 [17:16] $auto$wreduce.cc:454:run$3909 [11] $auto$wreduce.cc:454:run$3909 [7:6] $auto$wreduce.cc:454:run$3909 [0] }, B={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [31] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$751 [16] 4'0000 }, Y={ $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [31] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [17:16] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [11] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [7:6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [30:18] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [15:12] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [10:8] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [5:1] } = { 6'000000 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [7] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [7] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [11] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [7] 1'0 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [6] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [6] 3'000 $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] $flatten\neorv32_inst.\neorv32_sysinfo_inst.$auto$ghdl.cc:762:import_module$753 [0] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5343:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1839, B=7'0000011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1840
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1839 [2:0], B=3'011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1840 [2:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1840 [6:3] = 4'0000
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8744:
      Old ports: A=7'0000000, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [6] 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [4:0] 21'010001100000110010011 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745
      New ports: A=5'00000, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [6] 1'1 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2741 [2] 16'1010010000100101 }, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [6:4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [0] }
      New connections: { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [3] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [1] } = { 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [0] }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5344:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1840, B=7'0001000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1841
      New ports: A={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1840 [2:0] }, B=4'1000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1841 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1841 [6:4] = 3'000
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.8816:
      Old ports: A=7'0000000, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [6:2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [0] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [5:4] 2'00 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [0] }, Y=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 [6:0]
      New ports: A=6'000000, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [6:4] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2745 [0] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [6:2] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2702 [0] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [5:4] 2'00 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.\neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst.$auto$ghdl.cc:762:import_module$2646 [0] }, Y={ \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 [6:2] \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 [0] }
      New connections: \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 [1] = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.neorv32_cpu_decompressor_inst_true.neorv32_cpu_decompressor_inst:2956 [0]
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5345:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1841, B=7'0001011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1842
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1841 [3:0], B=4'1011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1842 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1842 [6:4] = 3'000
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5346:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1842, B=7'0000000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1843
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1842 [3:0], B=4'0000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1843 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1843 [6:4] = 3'000
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5347:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1843, B=7'0000010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1844
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1843 [3:0], B=4'0010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1844 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1844 [6:4] = 3'000
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5348:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1844, B=7'0000001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1845
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1844 [3:0], B=4'0001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1845 [3:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1845 [6:4] = 3'000
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5351:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1845, B=7'1011111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847
      New ports: A={ 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1845 [3:0] }, B=5'11111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5356:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847, B=7'1011110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1847 [4:0], B=5'11110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5362:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850, B=7'1011101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1850 [4:0], B=5'11101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5368:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853, B=7'1011100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1853 [4:0], B=5'11100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5374:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856, B=7'1011011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1856 [4:0], B=5'11011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5380:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859, B=7'1011010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1859 [4:0], B=5'11010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5386:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862, B=7'1011001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1862 [4:0], B=5'11001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5392:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865, B=7'1011000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1865 [4:0], B=5'11000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5398:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868, B=7'1010111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1868 [4:0], B=5'10111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5404:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871, B=7'1010110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1871 [4:0], B=5'10110, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5410:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874, B=7'1010101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1874 [4:0], B=5'10101, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5416:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877, B=7'1010100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1877 [4:0], B=5'10100, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5422:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880, B=7'1010011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1880 [4:0], B=5'10011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5428:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883, B=7'1010010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1883 [4:0], B=5'10010, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5434:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886, B=7'1010001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1886 [4:0], B=5'10001, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5440:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889, B=7'1010000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1889 [4:0], B=5'10000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892 [4:0]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892 [6:5] = { $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892 [4] 1'0 }
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5446:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892, B=7'1000111, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892 [4] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1892 [4:0] }, B=6'100111, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [5] = 1'0
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5453:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895, B=7'1000011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1895 [4:0] }, B=6'100011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899 [5] = 1'0
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5461:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899, B=7'1001011, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1899 [4:0] }, B=6'101011, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903 [5] = 1'0
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $mux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.5467:
      Old ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903, B=7'1000000, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1906
      New ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1903 [4:0] }, B=6'100000, Y={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1906 [6] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1906 [4:0] }
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1906 [5] = 1'0
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 82 changes.

2.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3909 [17], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [17], rval = 1'0).

2.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~1 debug messages>

2.35.9. Rerunning OPT passes. (Maybe there is more to do..)

2.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

2.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 21 on neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3270 ($adff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3770 ($adffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$3742 ($adffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3732 ($adffe) from module neorv32_UPduino_top.
Setting constant 1-bit at position 9 on $auto$opt_dff.cc:764:run$3649 ($dffe) from module neorv32_UPduino_top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$4116 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$3667 ($sdff) from module neorv32_UPduino_top.

2.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~14 debug messages>

2.35.16. Rerunning OPT passes. (Maybe there is more to do..)

2.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

2.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
    Consolidated identical input bits for $pmux cell \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.3229:
      Old ports: A={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$886 [31:1] 1'0 }, B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [31:1] 1'0 $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [69:40] 2'00 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$888
      New ports: A=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$886 [31:1], B={ $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [31:1] $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$1965 [69:40] 1'0 }, Y=$flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$888 [31:1]
      New connections: $flatten\neorv32_inst.\neorv32_cpu_inst.\neorv32_cpu_control_inst.$auto$ghdl.cc:762:import_module$888 [0] = 1'0
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 1 changes.

2.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.35.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3759 ($adffe) from module neorv32_UPduino_top.
Adding SRST signal on $auto$opt_dff.cc:764:run$3649 ($dffe) from module neorv32_UPduino_top (D = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$549, Q = $auto$wreduce.cc:454:run$3912 [12], rval = 1'1).

2.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.35.23. Rerunning OPT passes. (Maybe there is more to do..)

2.35.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

2.35.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.35.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.35.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$3769 ($adffe) from module neorv32_UPduino_top.

2.35.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.35.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.35.30. Rerunning OPT passes. (Maybe there is more to do..)

2.35.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \neorv32_UPduino_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~202 debug messages>

2.35.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \neorv32_UPduino_top.
Performed a total of 0 changes.

2.35.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.35.34. Executing OPT_DFF pass (perform DFF optimizations).

2.35.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.35.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.35.37. Finished OPT passes. (There is nothing left to do.)

2.36. Executing ICE40_WRAPCARRY pass (wrap carries).

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.37.2. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f977e2b95964473d0ec1cf89364aa3fefc10e38\_80_ice40_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c919145689889b3071b5e9ebc7976635b658110f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$e1315d5acb461a412426e33a80ee551cb676987f\_90_pmux for cells of type $pmux.
Using template $paramod$29b56fed7bdb16c8b09b02aa2858037931055703\_90_pmux for cells of type $pmux.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$4d45682f6d5f8751d24fc75184ef72226da353f7\_90_pmux for cells of type $pmux.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ice40_alu for cells of type $alu.
Using template $paramod$f08cf4b531f7b2bd95251b79857dfb970a6679fc\_90_pmux for cells of type $pmux.
Using template $paramod$c014078428616de547d5c8d6f159d828f2151b7a\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ice40_alu for cells of type $alu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~4016 debug messages>

2.38. Executing OPT pass (performing simple optimizations).

2.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~2951 debug messages>

2.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~3843 debug messages>
Removed a total of 1281 cells.

2.38.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5651 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3909 [14], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5652 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3909 [15], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5655 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3908 [24], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$5657 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = $auto$wreduce.cc:454:run$3907 [22], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [22], rval = 1'0).

2.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 525 unused cells and 4021 unused wires.
<suppressed ~531 debug messages>

2.38.5. Rerunning OPT passes. (Removed registers in this run.)

2.38.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~11 debug messages>

2.38.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.38.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7358 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6862.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7357 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6850.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7356 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6838.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7355 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6826.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7354 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6814.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7353 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6802.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7352 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6790.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7351 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6778.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7350 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6766.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7349 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6754.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7348 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6742.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7347 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6730.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7346 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6718.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7345 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6706.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7344 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6694.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7343 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6682.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7342 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6670.Y_B [2], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7341 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6670.Y_B [1], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7340 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6670.Y_B [0], Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7339 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6658.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7338 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6646.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7337 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6634.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7336 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6622.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7335 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6610.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7334 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6598.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7333 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6586.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7332 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6574.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7331 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6562.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7330 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6548.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7329 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6534.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7328 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6520.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7327 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6504.Y_B, Q = \neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.csr_i [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6485 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [31], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6484 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [30], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6483 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [29], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6482 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [28], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6481 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [27], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6480 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [26], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6479 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [25], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6478 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [24], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6477 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [23], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6476 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [22], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6475 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [21], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6474 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [20], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6473 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [19], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6472 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [18], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6471 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [17], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6470 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [16], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6469 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [15], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6468 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [14], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6467 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [13], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6466 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [12], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6465 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [11], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6464 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [10], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6463 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [9], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6462 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [8], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6461 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [7], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6460 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [6], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6459 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [5], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6458 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [4], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6457 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [3], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6456 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [2], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6455 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [1], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$6454 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst.1413.Y_B [0], Q = \neorv32_inst.neorv32_gpio_inst_true.neorv32_gpio_inst:662 [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4350 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2454.Y_B [2], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4349 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2454.Y_B [1], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4348 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2454.Y_B [0], Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$4347 ($_SDFF_PN0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.2437.Y_B, Q = \neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst:754 [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:702:run$21602 ($_SDFF_PP0_) from module neorv32_UPduino_top (D = \neorv32_inst.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst.addr_i [2], Q = \neorv32_inst.neorv32_sysinfo_inst:777 [14], rval = 1'0).

2.38.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 69 unused cells and 110 unused wires.
<suppressed ~103 debug messages>

2.38.10. Rerunning OPT passes. (Removed registers in this run.)

2.38.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

2.38.13. Executing OPT_DFF pass (perform DFF optimizations).

2.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

2.38.15. Finished fast OPT passes.

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4001.slice[0].carry: CO=\neorv32_inst.clk_div [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4007.slice[0].carry: CO=\neorv32_inst.neorv32_bus_keeper_inst.control [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4010.slice[0].carry: CO=\neorv32_inst.neorv32_wdt_inst_true.neorv32_wdt_inst.wdt_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4016.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3988.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4019.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4019.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4022.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_alu_inst.neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4031.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4031.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4034.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4034.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4037.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4037.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4040.slice[0].carry: CO=\neorv32_inst.neorv32_busswitch_inst.cb_bus_addr_i [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4052.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6504.B [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4052.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4055.slice[0].carry: CO=\neorv32_inst.neorv32_cpu_inst.neorv32_cpu_control_inst.6504.B [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4055.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4073.slice[0].carry: CO=\neorv32_inst.neorv32_mtime_inst_true.neorv32_mtime_inst.mtime_lo [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4073.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4076.slice[0].carry: CO=\neorv32_inst.neorv32_pwm_inst_true.neorv32_pwm_inst.pwm_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4082.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4082.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4085.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4085.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4088.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4088.A [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4091.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4091.A [0]

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~22 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.39.4. Executing OPT_DFF pass (perform DFF optimizations).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.39.10. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$7496 ($_DFFE_PP_) from module neorv32_UPduino_top (D = $auto$simplemap.cc:250:simplemap_eqne$7538 [1], Q = $flatten\neorv32_inst.\neorv32_uart0_inst_true.neorv32_uart0_inst.$auto$ghdl.cc:762:import_module$572 [0], rval = 1'0).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.39.12. Rerunning OPT passes. (Removed registers in this run.)

2.39.13. Running ICE40 specific optimizations.

2.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.39.16. Executing OPT_DFF pass (perform DFF optimizations).

2.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.39.18. Finished OPT passes. (There is nothing left to do.)

2.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.41. Executing TECHMAP pass (map to technology primitives).

2.41.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.41.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~1632 debug messages>

2.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4001.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4007.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4010.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4016.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4019.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4022.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4031.slice[32].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4034.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4037.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4040.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4052.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4052.slice[32].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4055.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4055.slice[32].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4073.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4073.slice[32].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4076.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4082.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4085.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4088.slice[0].carry ($lut).
Mapping neorv32_UPduino_top.$auto$alumacc.cc:485:replace_alu$4091.slice[0].carry ($lut).

2.44. Executing ICE40_OPT pass (performing simple optimizations).

2.44.1. Running ICE40 specific optimizations.

2.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~826 debug messages>

2.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
<suppressed ~4017 debug messages>
Removed a total of 1339 cells.

2.44.4. Executing OPT_DFF pass (perform DFF optimizations).

2.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..
Removed 1 unused cells and 10263 unused wires.
<suppressed ~2 debug messages>

2.44.6. Rerunning OPT passes. (Removed registers in this run.)

2.44.7. Running ICE40 specific optimizations.

2.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.
<suppressed ~1 debug messages>

2.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.44.10. Executing OPT_DFF pass (perform DFF optimizations).

2.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.44.12. Rerunning OPT passes. (Removed registers in this run.)

2.44.13. Running ICE40 specific optimizations.

2.44.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module neorv32_UPduino_top.

2.44.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\neorv32_UPduino_top'.
Removed a total of 0 cells.

2.44.16. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \neorv32_UPduino_top..

2.44.18. Finished OPT passes. (There is nothing left to do.)

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.46. Executing ABC pass (technology mapping using ABC).

2.46.1. Extracting gate netlist of module `\neorv32_UPduino_top' to `<abc-temp-dir>/input.blif'..
Extracted 7721 gates and 9904 wires to a netlist network with 2181 inputs and 1526 outputs.

2.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2070.
ABC: Participating nodes from both networks       =    4555.
ABC: Participating nodes from the first network   =    2085. (  63.82 % of nodes)
ABC: Participating nodes from the second network  =    2470. (  75.60 % of nodes)
ABC: Node pairs (any polarity)                    =    2085. (  63.82 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1779. (  54.45 % of names can be moved)
ABC: Total runtime =     0.20 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3266
ABC RESULTS:        internal signals:     6197
ABC RESULTS:           input signals:     2181
ABC RESULTS:          output signals:     1526
Removing temp directory.

2.47. Executing ICE40_WRAPCARRY pass (wrap carries).

2.48. Executing TECHMAP pass (map to technology primitives).

2.48.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 139 unused cells and 5343 unused wires.

2.49. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3751
  1-LUT              214
  2-LUT              741
  3-LUT             1379
  4-LUT             1417

Eliminating LUTs.
Number of LUTs:     3751
  1-LUT              214
  2-LUT              741
  3-LUT             1379
  4-LUT             1417

Combining LUTs.
Number of LUTs:     3464
  1-LUT              212
  2-LUT              450
  3-LUT             1141
  4-LUT             1661

Eliminated 0 LUTs.
Combined 287 LUTs.
<suppressed ~22160 debug messages>

2.50. Executing TECHMAP pass (map to technology primitives).

2.50.1. Executing Verilog-2005 frontend: /opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.50.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$afca7156d750956e43c757e81eb27e3bf81230ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$9f135fba3de3ba24cef5852dbc0be35267668f2e\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$d7819984cb4e0aeb431d3f819edc05eef9c8d888\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$64b542623c90988571507ab8fe6892dd7691eb51\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$f28478c1d500b9048a1126f7861357e67e18075a\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$3f303fcb83bf91508d655fd562fd9a9360d6edcc\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$68752f1e7b9cdc2582ab3d85e496a8b89c78d2d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$5fe9ed16da9f3a801f737e476f64fc9cc0a4a9f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111100 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$280ba61baf458c87cd08f40a92c985dab3d81672\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$a99deb3b7a908d424033b5248ca2bbef427b95c9\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$9d858ef7324e6f4d73dd80f85b1fc59b2253e55e\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$099ac8b11a70529a8e249a5b1b20b37a0be6d367\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$b61592988ab1e135761653be3cf83c6aa216aa9a\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$57f71a429a5de468266cb6ec0f5d054c9415f3b9\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$fd2847bd008edd03070f42355fdb14fda0191818\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$2de296c0f54c5ef532710b049108d6056e6152c5\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$5ef60ff0e4599aab50e4580f997e95eef99f80dc\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$12c7f1171b139e4f4e6443ddc13932509cabbc36\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$9341e4171caaa01d182da9fd1117938ba9d6c7f9\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$f88da366d66c62e122bc8d99bbda9a9a4676cf40\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$04dea05f0b4be3b71908d51e35425824a6f2be08\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6041 debug messages>
Removed 0 unused cells and 7673 unused wires.

2.51. Executing AUTONAME pass.
Renamed 220963 objects in module neorv32_UPduino_top (154 iterations).
<suppressed ~7851 debug messages>

2.52. Executing HIERARCHY pass (managing design hierarchy).

2.52.1. Analyzing design hierarchy..
Top module:  \neorv32_UPduino_top

2.52.2. Analyzing design hierarchy..
Top module:  \neorv32_UPduino_top
Removed 0 unused modules.

2.53. Printing statistics.

=== neorv32_UPduino_top ===

   Number of wires:               3235
   Number of wire bits:          25442
   Number of public wires:        3235
   Number of public wire bits:   25442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5681
     SB_CARRY                      588
     SB_DFF                         91
     SB_DFFE                       289
     SB_DFFER                      799
     SB_DFFES                       29
     SB_DFFESR                      61
     SB_DFFESS                       5
     SB_DFFR                       169
     SB_DFFS                         6
     SB_DFFSR                      161
     SB_HFOSC                        1
     SB_LUT4                      3464
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    12
     SB_RGBA_DRV                     1
     SB_SPRAM256KA                   4

2.54. Executing CHECK pass (checking for obvious problems).
Checking module neorv32_UPduino_top...
Found and reported 0 problems.

2.55. Executing JSON backend.

End of script. Logfile hash: 47e57d72ff, CPU: user 16.57s system 0.21s, MEM: 214.83 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 862e84eb, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 24% 35x opt_expr (4 sec), 17% 34x opt_clean (3 sec), ...
