\doxysubsubsection{CMSIS SIMD Intrinsics }
\hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics}{}\label{group___c_m_s_i_s___s_i_m_d__intrinsics}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
Collaboration diagram for CMSIS SIMD Intrinsics\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{group___c_m_s_i_s___s_i_m_d__intrinsics}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf56e3c942846b8643cbf8f5208d6a63b}{\+\_\+\+\_\+get\+\_\+\+FPSCR}}
\begin{DoxyCompactList}\small\item\em Get FPSCR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga63b3bbd6ccb6b92ed6c0bbc489529f0f}{\+\_\+\+\_\+set\+\_\+\+FPSCR}}~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+set\+\_\+fpscr
\begin{DoxyCompactList}\small\item\em Set FPSCR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gad2a4e5d85d92189d574854b2fbfff057}{\+\_\+\+\_\+get\+\_\+\+CP}}(cp,  op1,  Rt,  CRn,  CRm,  op2)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga5e4710ddc910c7feee1de7f118b84ad1}{\+\_\+\+\_\+set\+\_\+\+CP}}(cp,  op1,  Rt,  CRn,  CRm,  op2)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga96a3cccabb5bcaf41115a5dfb3fc6723}{\+\_\+\+\_\+get\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf23b5ae27930ef8d9f62a2cf19338003}{\+\_\+\+\_\+set\+\_\+\+CP64}}(cp,  op1,  Rt,  CRm)
\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae84bf4e95944e61937f4ed2453e5ef23}{\+\_\+\+\_\+enable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable IRQ Interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga2299877e4ba3e162ca9dbabd6e0abef6}{\+\_\+\+\_\+disable\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable IRQ Interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gadccd32ddc2337a9a944c2da9c485a81d}{\+\_\+\+\_\+enable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Enable FIQ. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6f1d7bf2b8b84502e8de12f0c288e117}{\+\_\+\+\_\+disable\+\_\+fault\+\_\+irq}} (void)
\begin{DoxyCompactList}\small\item\em Disable FIQ. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}{\+\_\+\+\_\+get\+\_\+\+CPSR}} (void)
\begin{DoxyCompactList}\small\item\em Get CPSR Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd}{\+\_\+\+\_\+set\+\_\+\+CPSR}} (uint32\+\_\+t cpsr)
\begin{DoxyCompactList}\small\item\em Set CPSR Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9}{\+\_\+\+\_\+get\+\_\+mode}} (void)
\begin{DoxyCompactList}\small\item\em Get Mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55}{\+\_\+\+\_\+set\+\_\+mode}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set Mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358}{\+\_\+\+\_\+get\+\_\+\+SP}} (void)
\begin{DoxyCompactList}\small\item\em Get Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41}{\+\_\+\+\_\+set\+\_\+\+SP}} (uint32\+\_\+t stack)
\begin{DoxyCompactList}\small\item\em Set Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869}{\+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr}} (void)
\begin{DoxyCompactList}\small\item\em Get USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9}{\+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr}} (uint32\+\_\+t top\+Of\+Proc\+Stack)
\begin{DoxyCompactList}\small\item\em Set USR/\+SYS Stack Pointer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b}{\+\_\+\+\_\+get\+\_\+\+FPEXC}} (void)
\begin{DoxyCompactList}\small\item\em Get FPEXC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61}{\+\_\+\+\_\+set\+\_\+\+FPEXC}} (uint32\+\_\+t fpexc)
\begin{DoxyCompactList}\small\item\em Set FPEXC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \mbox{\hyperlink{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a}{\+\_\+\+\_\+\+FPU\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Floating Point Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Access to dedicated SIMD instructions 

\label{doc-define-members}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gad2a4e5d85d92189d574854b2fbfff057}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_CP@{\_\_get\_CP}}
\index{\_\_get\_CP@{\_\_get\_CP}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_CP}{\_\_get\_CP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gad2a4e5d85d92189d574854b2fbfff057} 
\#define \+\_\+\+\_\+get\+\_\+\+CP(\begin{DoxyParamCaption}\item[{}]{cp}{, }\item[{}]{op1}{, }\item[{}]{Rt}{, }\item[{}]{CRn}{, }\item[{}]{CRm}{, }\item[{}]{op2}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRC\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ \%0,\ c"{}}\ \#\ CRn\ \textcolor{stringliteral}{"{},\ c"{}}\ \#\ CRm\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op2\ :\ \textcolor{stringliteral}{"{}=r"{}}\ (Rt)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00537}{537}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga96a3cccabb5bcaf41115a5dfb3fc6723}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_CP64@{\_\_get\_CP64}}
\index{\_\_get\_CP64@{\_\_get\_CP64}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_CP64}{\_\_get\_CP64}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga96a3cccabb5bcaf41115a5dfb3fc6723} 
\#define \+\_\+\+\_\+get\+\_\+\+CP64(\begin{DoxyParamCaption}\item[{}]{cp}{, }\item[{}]{op1}{, }\item[{}]{Rt}{, }\item[{}]{CRm}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MRRC\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ \%Q0,\ \%R0,\ c"{}}\ \#\ CRm\ \ :\ \textcolor{stringliteral}{"{}=r"{}}\ (Rt)\ :\ :\ \textcolor{stringliteral}{"{}memory"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00539}{539}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf56e3c942846b8643cbf8f5208d6a63b}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_FPSCR@{\_\_get\_FPSCR}}
\index{\_\_get\_FPSCR@{\_\_get\_FPSCR}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_FPSCR}{\_\_get\_FPSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf56e3c942846b8643cbf8f5208d6a63b} 
\#define \+\_\+\+\_\+get\+\_\+\+FPSCR(\begin{DoxyParamCaption}\item[{}]{void}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\_\_builtin\_arm\_get\_fpscr}

\end{DoxyCode}


Get FPSCR. 

Returns the current value of the Floating Point Status/\+Control register. \begin{DoxyReturn}{Returns}
Floating Point Status/\+Control register value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00416}{416}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga5e4710ddc910c7feee1de7f118b84ad1}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_CP@{\_\_set\_CP}}
\index{\_\_set\_CP@{\_\_set\_CP}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_CP}{\_\_set\_CP}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga5e4710ddc910c7feee1de7f118b84ad1} 
\#define \+\_\+\+\_\+set\+\_\+\+CP(\begin{DoxyParamCaption}\item[{}]{cp}{, }\item[{}]{op1}{, }\item[{}]{Rt}{, }\item[{}]{CRn}{, }\item[{}]{CRm}{, }\item[{}]{op2}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MCR\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ \%0,\ c"{}}\ \#\ CRn\ \textcolor{stringliteral}{"{},\ c"{}}\ \#\ CRm\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op2\ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (Rt)\ :\ \textcolor{stringliteral}{"{}memory"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00538}{538}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf23b5ae27930ef8d9f62a2cf19338003}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_CP64@{\_\_set\_CP64}}
\index{\_\_set\_CP64@{\_\_set\_CP64}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_CP64}{\_\_set\_CP64}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gaf23b5ae27930ef8d9f62a2cf19338003} 
\#define \+\_\+\+\_\+set\+\_\+\+CP64(\begin{DoxyParamCaption}\item[{}]{cp}{, }\item[{}]{op1}{, }\item[{}]{Rt}{, }\item[{}]{CRm}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_a1378040bcf22428955c6e3ce9c2053cd}{\_\_ASM}}\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}MCRR\ p"{}}\ \#\ cp\ \textcolor{stringliteral}{"{},\ "{}}\ \#\ op1\ \textcolor{stringliteral}{"{},\ \%Q0,\ \%R0,\ c"{}}\ \#\ CRm\ \ :\ :\ \textcolor{stringliteral}{"{}r"{}}\ (Rt)\ :\ \textcolor{stringliteral}{"{}memory"{}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00540}{540}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga63b3bbd6ccb6b92ed6c0bbc489529f0f}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_FPSCR@{\_\_set\_FPSCR}}
\index{\_\_set\_FPSCR@{\_\_set\_FPSCR}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_FPSCR}{\_\_set\_FPSCR}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga63b3bbd6ccb6b92ed6c0bbc489529f0f} 
\#define \+\_\+\+\_\+set\+\_\+\+FPSCR~\+\_\+\+\_\+builtin\+\_\+arm\+\_\+set\+\_\+fpscr}



Set FPSCR. 

Assigns the given value to the Floating Point Status/\+Control register. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em fpscr} & Floating Point Status/\+Control value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00423}{423}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.



\label{doc-func-members}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_doc-func-members}
\doxysubsubsubsection{Function Documentation}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6f1d7bf2b8b84502e8de12f0c288e117}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_disable\_fault\_irq@{\_\_disable\_fault\_irq}}
\index{\_\_disable\_fault\_irq@{\_\_disable\_fault\_irq}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_disable\_fault\_irq()}{\_\_disable\_fault\_irq()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6f1d7bf2b8b84502e8de12f0c288e117} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+disable\+\_\+fault\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Disable FIQ. 

Disables FIQ interrupts by setting the F-\/bit in the CPSR. Can only be executed in Privileged modes. 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00406}{406}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga2299877e4ba3e162ca9dbabd6e0abef6}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_disable\_irq@{\_\_disable\_irq}}
\index{\_\_disable\_irq@{\_\_disable\_irq}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_disable\_irq()}{\_\_disable\_irq()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga2299877e4ba3e162ca9dbabd6e0abef6} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+disable\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Disable IRQ Interrupts. 

Disables IRQ interrupts by setting the I-\/bit in the CPSR. Can only be executed in Privileged modes. 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00386}{386}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gadccd32ddc2337a9a944c2da9c485a81d}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_enable\_fault\_irq@{\_\_enable\_fault\_irq}}
\index{\_\_enable\_fault\_irq@{\_\_enable\_fault\_irq}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_enable\_fault\_irq()}{\_\_enable\_fault\_irq()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gadccd32ddc2337a9a944c2da9c485a81d} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+enable\+\_\+fault\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Enable FIQ. 

Enables FIQ interrupts by clearing the F-\/bit in the CPSR. Can only be executed in Privileged modes. 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00396}{396}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gae84bf4e95944e61937f4ed2453e5ef23}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_enable\_irq@{\_\_enable\_irq}}
\index{\_\_enable\_irq@{\_\_enable\_irq}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_enable\_irq()}{\_\_enable\_irq()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gae84bf4e95944e61937f4ed2453e5ef23} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+enable\+\_\+irq (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Enable IRQ Interrupts. 

Enables IRQ interrupts by clearing the I-\/bit in the CPSR. Can only be executed in Privileged modes. 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00376}{376}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_FPU\_Enable@{\_\_FPU\_Enable}}
\index{\_\_FPU\_Enable@{\_\_FPU\_Enable}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_FPU\_Enable()}{\_\_FPU\_Enable()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gae4ed17a55cb58b09914a29d8fd36e77a} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \+\_\+\+\_\+\+FPU\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Enable Floating Point Unit. 

Critical section, called from undef handler, so systick is disabled 

Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00548}{548}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_CPSR@{\_\_get\_CPSR}}
\index{\_\_get\_CPSR@{\_\_get\_CPSR}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_CPSR()}{\_\_get\_CPSR()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Get CPSR Register. 

\begin{DoxyReturn}{Returns}
CPSR Register value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00428}{428}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=259pt]{group___c_m_s_i_s___s_i_m_d__intrinsics_gaa4bddbd2091b8fb234ae43d290e69e78_icgraph}
\end{center}
\end{figure}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_FPEXC@{\_\_get\_FPEXC}}
\index{\_\_get\_FPEXC@{\_\_get\_FPEXC}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_FPEXC()}{\_\_get\_FPEXC()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga45f4ac1d5ed0077abd44b37afb547d9b} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Get FPEXC. 

\begin{DoxyReturn}{Returns}
Floating Point Exception Control register value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00512}{512}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_mode@{\_\_get\_mode}}
\index{\_\_get\_mode@{\_\_get\_mode}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_mode()}{\_\_get\_mode()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+get\+\_\+mode (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Get Mode. 

\begin{DoxyReturn}{Returns}
Processor Mode 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00446}{446}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=259pt]{group___c_m_s_i_s___s_i_m_d__intrinsics_ga4cf62691d82a3f3a0d844ae94718a5a9_cgraph}
\end{center}
\end{figure}
\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_SP@{\_\_get\_SP}}
\index{\_\_get\_SP@{\_\_get\_SP}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_SP()}{\_\_get\_SP()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gaebea89632181454327b3dc0cf29ec358} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Get Stack Pointer. 

\begin{DoxyReturn}{Returns}
Stack Pointer value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00462}{462}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_get\_SP\_usr@{\_\_get\_SP\_usr}}
\index{\_\_get\_SP\_usr@{\_\_get\_SP\_usr}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_get\_SP\_usr()}{\_\_get\_SP\_usr()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7009688fca7a35b5e3ba6cf11cc74869} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \+\_\+\+\_\+get\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Get USR/\+SYS Stack Pointer. 

\begin{DoxyReturn}{Returns}
USR/\+SYS Stack Pointer value 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00480}{480}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_CPSR@{\_\_set\_CPSR}}
\index{\_\_set\_CPSR@{\_\_set\_CPSR}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_CPSR()}{\_\_set\_CPSR()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga48f0cfea7413b74bd90986762383c1cd} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+set\+\_\+\+CPSR (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{cpsr}{}\end{DoxyParamCaption})}



Set CPSR Register. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em cpsr} & CPSR value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00438}{438}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_FPEXC@{\_\_set\_FPEXC}}
\index{\_\_set\_FPEXC@{\_\_set\_FPEXC}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_FPEXC()}{\_\_set\_FPEXC()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga89b4c06df7c7e993d3847870add8bb61} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+set\+\_\+\+FPEXC (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{fpexc}{}\end{DoxyParamCaption})}



Set FPEXC. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em fpexc} & Floating Point Exception Control value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00526}{526}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_mode@{\_\_set\_mode}}
\index{\_\_set\_mode@{\_\_set\_mode}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_mode()}{\_\_set\_mode()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga7ad5710bc622794ffed1d31740f6be55} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+set\+\_\+mode (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mode}{}\end{DoxyParamCaption})}



Set Mode. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em mode} & Mode value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00454}{454}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_SP@{\_\_set\_SP}}
\index{\_\_set\_SP@{\_\_set\_SP}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_SP()}{\_\_set\_SP()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_ga6d25d5770874bf1c824f892739bfdf41} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+set\+\_\+\+SP (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{stack}{}\end{DoxyParamCaption})}



Set Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em stack} & Stack Pointer value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00472}{472}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

\Hypertarget{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9}\index{CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}!\_\_set\_SP\_usr@{\_\_set\_SP\_usr}}
\index{\_\_set\_SP\_usr@{\_\_set\_SP\_usr}!CMSIS SIMD Intrinsics@{CMSIS SIMD Intrinsics}}
\doxysubsubsubsubsection{\texorpdfstring{\_\_set\_SP\_usr()}{\_\_set\_SP\_usr()}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___s_i_m_d__intrinsics_gaabb67304694380b52a86cdc77efdfbf9} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \+\_\+\+\_\+set\+\_\+\+SP\+\_\+usr (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{top\+Of\+Proc\+Stack}{}\end{DoxyParamCaption})}



Set USR/\+SYS Stack Pointer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{in}}  & {\em top\+Of\+Proc\+Stack} & USR/\+SYS Stack Pointer value to set \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source_l00497}{497}} of file \mbox{\hyperlink{_core___a_2_include_2cmsis__armclang_8h_source}{cmsis\+\_\+armclang.\+h}}.

