|TP2
halt <= HALTCtrl:inst1.halt
clk => HALTCtrl:inst1.clk
clk => ifu:IFU.clk
clk => Prog_mem:ROM.clock
clk => latchAluIn:LATCH_aluIn.clk
clk => latchDec:LATCH_DEC.clk
clk => latch32:LATCH_busA.clk
clk => reg_bank:REG_BANK.clk
clk => latch32:LATCH_busC.clk
clk => latch32:LATCH_busB.clk
clk => latch5:LATCH_rd22.clk
clk => latch5:LATCH_rd1.clk
selOutDec[0] <= decoder:DECODER.selOut[0]
selOutDec[1] <= decoder:DECODER.selOut[1]
selOutDec[2] <= decoder:DECODER.selOut[2]
selOutDec[3] <= decoder:DECODER.selOut[3]
selOutDec[4] <= decoder:DECODER.selOut[4]
selOutDec[5] <= decoder:DECODER.selOut[5]
PC[0] <= ifu:IFU.pc[0]
PC[1] <= ifu:IFU.pc[1]
PC[2] <= ifu:IFU.pc[2]
PC[3] <= ifu:IFU.pc[3]
PC[4] <= ifu:IFU.pc[4]
PC[5] <= ifu:IFU.pc[5]
PC[6] <= ifu:IFU.pc[6]
PC[7] <= ifu:IFU.pc[7]
PC[8] <= ifu:IFU.pc[8]
PC[9] <= ifu:IFU.pc[9]
PC[10] <= ifu:IFU.pc[10]
PC[11] <= ifu:IFU.pc[11]
PC[12] <= ifu:IFU.pc[12]
PC[13] <= ifu:IFU.pc[13]
PC[14] <= ifu:IFU.pc[14]
PC[15] <= ifu:IFU.pc[15]
PC[16] <= ifu:IFU.pc[16]
PC[17] <= ifu:IFU.pc[17]
PC[18] <= ifu:IFU.pc[18]
PC[19] <= ifu:IFU.pc[19]
PC[20] <= ifu:IFU.pc[20]
PC[21] <= ifu:IFU.pc[21]
PC[22] <= ifu:IFU.pc[22]
PC[23] <= ifu:IFU.pc[23]
PC[24] <= ifu:IFU.pc[24]
PC[25] <= ifu:IFU.pc[25]
PC[26] <= ifu:IFU.pc[26]
PC[27] <= ifu:IFU.pc[27]
PC[28] <= ifu:IFU.pc[28]
PC[29] <= ifu:IFU.pc[29]
PC[30] <= ifu:IFU.pc[30]
PC[31] <= ifu:IFU.pc[31]
selADec[0] <= decoder:DECODER.selA[0]
selADec[1] <= decoder:DECODER.selA[1]
selADec[2] <= decoder:DECODER.selA[2]
selADec[3] <= decoder:DECODER.selA[3]
selADec[4] <= decoder:DECODER.selA[4]
selADec[5] <= decoder:DECODER.selA[5]
selBDec[0] <= decoder:DECODER.selB[0]
selBDec[1] <= decoder:DECODER.selB[1]
selBDec[2] <= decoder:DECODER.selB[2]
selBDec[3] <= decoder:DECODER.selB[3]
selBDec[4] <= decoder:DECODER.selB[4]
Alu_imm_en <= latchAluIn:LATCH_aluIn.imm_en_
Alu_BusA[0] <= latch32:LATCH_busA.out[0]
Alu_BusA[1] <= latch32:LATCH_busA.out[1]
Alu_BusA[2] <= latch32:LATCH_busA.out[2]
Alu_BusA[3] <= latch32:LATCH_busA.out[3]
Alu_BusA[4] <= latch32:LATCH_busA.out[4]
Alu_BusA[5] <= latch32:LATCH_busA.out[5]
Alu_BusA[6] <= latch32:LATCH_busA.out[6]
Alu_BusA[7] <= latch32:LATCH_busA.out[7]
Alu_BusA[8] <= latch32:LATCH_busA.out[8]
Alu_BusA[9] <= latch32:LATCH_busA.out[9]
Alu_BusA[10] <= latch32:LATCH_busA.out[10]
Alu_BusA[11] <= latch32:LATCH_busA.out[11]
Alu_BusA[12] <= latch32:LATCH_busA.out[12]
Alu_BusA[13] <= latch32:LATCH_busA.out[13]
Alu_BusA[14] <= latch32:LATCH_busA.out[14]
Alu_BusA[15] <= latch32:LATCH_busA.out[15]
Alu_BusA[16] <= latch32:LATCH_busA.out[16]
Alu_BusA[17] <= latch32:LATCH_busA.out[17]
Alu_BusA[18] <= latch32:LATCH_busA.out[18]
Alu_BusA[19] <= latch32:LATCH_busA.out[19]
Alu_BusA[20] <= latch32:LATCH_busA.out[20]
Alu_BusA[21] <= latch32:LATCH_busA.out[21]
Alu_BusA[22] <= latch32:LATCH_busA.out[22]
Alu_BusA[23] <= latch32:LATCH_busA.out[23]
Alu_BusA[24] <= latch32:LATCH_busA.out[24]
Alu_BusA[25] <= latch32:LATCH_busA.out[25]
Alu_BusA[26] <= latch32:LATCH_busA.out[26]
Alu_BusA[27] <= latch32:LATCH_busA.out[27]
Alu_BusA[28] <= latch32:LATCH_busA.out[28]
Alu_BusA[29] <= latch32:LATCH_busA.out[29]
Alu_BusA[30] <= latch32:LATCH_busA.out[30]
Alu_BusA[31] <= latch32:LATCH_busA.out[31]
selOut[0] <= latchDec:LATCH_DEC.selOut_[0]
selOut[1] <= latchDec:LATCH_DEC.selOut_[1]
selOut[2] <= latchDec:LATCH_DEC.selOut_[2]
selOut[3] <= latchDec:LATCH_DEC.selOut_[3]
selOut[4] <= latchDec:LATCH_DEC.selOut_[4]
selOut[5] <= latchDec:LATCH_DEC.selOut_[5]
selA[0] <= latchDec:LATCH_DEC.selA_[0]
selA[1] <= latchDec:LATCH_DEC.selA_[1]
selA[2] <= latchDec:LATCH_DEC.selA_[2]
selA[3] <= latchDec:LATCH_DEC.selA_[3]
selA[4] <= latchDec:LATCH_DEC.selA_[4]
selA[5] <= latchDec:LATCH_DEC.selA_[5]
selB[0] <= latchDec:LATCH_DEC.selB_[0]
selB[1] <= latchDec:LATCH_DEC.selB_[1]
selB[2] <= latchDec:LATCH_DEC.selB_[2]
selB[3] <= latchDec:LATCH_DEC.selB_[3]
selB[4] <= latchDec:LATCH_DEC.selB_[4]
Alu_BusB[0] <= latch32:LATCH_busB.out[0]
Alu_BusB[1] <= latch32:LATCH_busB.out[1]
Alu_BusB[2] <= latch32:LATCH_busB.out[2]
Alu_BusB[3] <= latch32:LATCH_busB.out[3]
Alu_BusB[4] <= latch32:LATCH_busB.out[4]
Alu_BusB[5] <= latch32:LATCH_busB.out[5]
Alu_BusB[6] <= latch32:LATCH_busB.out[6]
Alu_BusB[7] <= latch32:LATCH_busB.out[7]
Alu_BusB[8] <= latch32:LATCH_busB.out[8]
Alu_BusB[9] <= latch32:LATCH_busB.out[9]
Alu_BusB[10] <= latch32:LATCH_busB.out[10]
Alu_BusB[11] <= latch32:LATCH_busB.out[11]
Alu_BusB[12] <= latch32:LATCH_busB.out[12]
Alu_BusB[13] <= latch32:LATCH_busB.out[13]
Alu_BusB[14] <= latch32:LATCH_busB.out[14]
Alu_BusB[15] <= latch32:LATCH_busB.out[15]
Alu_BusB[16] <= latch32:LATCH_busB.out[16]
Alu_BusB[17] <= latch32:LATCH_busB.out[17]
Alu_BusB[18] <= latch32:LATCH_busB.out[18]
Alu_BusB[19] <= latch32:LATCH_busB.out[19]
Alu_BusB[20] <= latch32:LATCH_busB.out[20]
Alu_BusB[21] <= latch32:LATCH_busB.out[21]
Alu_BusB[22] <= latch32:LATCH_busB.out[22]
Alu_BusB[23] <= latch32:LATCH_busB.out[23]
Alu_BusB[24] <= latch32:LATCH_busB.out[24]
Alu_BusB[25] <= latch32:LATCH_busB.out[25]
Alu_BusB[26] <= latch32:LATCH_busB.out[26]
Alu_BusB[27] <= latch32:LATCH_busB.out[27]
Alu_BusB[28] <= latch32:LATCH_busB.out[28]
Alu_BusB[29] <= latch32:LATCH_busB.out[29]
Alu_BusB[30] <= latch32:LATCH_busB.out[30]
Alu_BusB[31] <= latch32:LATCH_busB.out[31]
Alu_BusC[0] <= alu:ALU.out[0]
Alu_BusC[1] <= alu:ALU.out[1]
Alu_BusC[2] <= alu:ALU.out[2]
Alu_BusC[3] <= alu:ALU.out[3]
Alu_BusC[4] <= alu:ALU.out[4]
Alu_BusC[5] <= alu:ALU.out[5]
Alu_BusC[6] <= alu:ALU.out[6]
Alu_BusC[7] <= alu:ALU.out[7]
Alu_BusC[8] <= alu:ALU.out[8]
Alu_BusC[9] <= alu:ALU.out[9]
Alu_BusC[10] <= alu:ALU.out[10]
Alu_BusC[11] <= alu:ALU.out[11]
Alu_BusC[12] <= alu:ALU.out[12]
Alu_BusC[13] <= alu:ALU.out[13]
Alu_BusC[14] <= alu:ALU.out[14]
Alu_BusC[15] <= alu:ALU.out[15]
Alu_BusC[16] <= alu:ALU.out[16]
Alu_BusC[17] <= alu:ALU.out[17]
Alu_BusC[18] <= alu:ALU.out[18]
Alu_BusC[19] <= alu:ALU.out[19]
Alu_BusC[20] <= alu:ALU.out[20]
Alu_BusC[21] <= alu:ALU.out[21]
Alu_BusC[22] <= alu:ALU.out[22]
Alu_BusC[23] <= alu:ALU.out[23]
Alu_BusC[24] <= alu:ALU.out[24]
Alu_BusC[25] <= alu:ALU.out[25]
Alu_BusC[26] <= alu:ALU.out[26]
Alu_BusC[27] <= alu:ALU.out[27]
Alu_BusC[28] <= alu:ALU.out[28]
Alu_BusC[29] <= alu:ALU.out[29]
Alu_BusC[30] <= alu:ALU.out[30]
Alu_BusC[31] <= alu:ALU.out[31]
Alu_ctrl[0] <= latchAluIn:LATCH_aluIn.aluCtrl_[0]
Alu_ctrl[1] <= latchAluIn:LATCH_aluIn.aluCtrl_[1]
Alu_ctrl[2] <= latchAluIn:LATCH_aluIn.aluCtrl_[2]
Alu_ctrl[3] <= latchAluIn:LATCH_aluIn.aluCtrl_[3]
Alu_ctrl[4] <= latchAluIn:LATCH_aluIn.aluCtrl_[4]
Alu_ctrl[5] <= latchAluIn:LATCH_aluIn.aluCtrl_[5]
Alu_ctrl[6] <= latchAluIn:LATCH_aluIn.aluCtrl_[6]
Alu_ctrl[7] <= latchAluIn:LATCH_aluIn.aluCtrl_[7]
Alu_ctrl[8] <= latchAluIn:LATCH_aluIn.aluCtrl_[8]
Alu_ctrl[9] <= latchAluIn:LATCH_aluIn.aluCtrl_[9]
busA[0] <= reg_bank:REG_BANK.outA[0]
busA[1] <= reg_bank:REG_BANK.outA[1]
busA[2] <= reg_bank:REG_BANK.outA[2]
busA[3] <= reg_bank:REG_BANK.outA[3]
busA[4] <= reg_bank:REG_BANK.outA[4]
busA[5] <= reg_bank:REG_BANK.outA[5]
busA[6] <= reg_bank:REG_BANK.outA[6]
busA[7] <= reg_bank:REG_BANK.outA[7]
busA[8] <= reg_bank:REG_BANK.outA[8]
busA[9] <= reg_bank:REG_BANK.outA[9]
busA[10] <= reg_bank:REG_BANK.outA[10]
busA[11] <= reg_bank:REG_BANK.outA[11]
busA[12] <= reg_bank:REG_BANK.outA[12]
busA[13] <= reg_bank:REG_BANK.outA[13]
busA[14] <= reg_bank:REG_BANK.outA[14]
busA[15] <= reg_bank:REG_BANK.outA[15]
busA[16] <= reg_bank:REG_BANK.outA[16]
busA[17] <= reg_bank:REG_BANK.outA[17]
busA[18] <= reg_bank:REG_BANK.outA[18]
busA[19] <= reg_bank:REG_BANK.outA[19]
busA[20] <= reg_bank:REG_BANK.outA[20]
busA[21] <= reg_bank:REG_BANK.outA[21]
busA[22] <= reg_bank:REG_BANK.outA[22]
busA[23] <= reg_bank:REG_BANK.outA[23]
busA[24] <= reg_bank:REG_BANK.outA[24]
busA[25] <= reg_bank:REG_BANK.outA[25]
busA[26] <= reg_bank:REG_BANK.outA[26]
busA[27] <= reg_bank:REG_BANK.outA[27]
busA[28] <= reg_bank:REG_BANK.outA[28]
busA[29] <= reg_bank:REG_BANK.outA[29]
busA[30] <= reg_bank:REG_BANK.outA[30]
busA[31] <= reg_bank:REG_BANK.outA[31]
busB[0] <= reg_bank:REG_BANK.outB[0]
busB[1] <= reg_bank:REG_BANK.outB[1]
busB[2] <= reg_bank:REG_BANK.outB[2]
busB[3] <= reg_bank:REG_BANK.outB[3]
busB[4] <= reg_bank:REG_BANK.outB[4]
busB[5] <= reg_bank:REG_BANK.outB[5]
busB[6] <= reg_bank:REG_BANK.outB[6]
busB[7] <= reg_bank:REG_BANK.outB[7]
busB[8] <= reg_bank:REG_BANK.outB[8]
busB[9] <= reg_bank:REG_BANK.outB[9]
busB[10] <= reg_bank:REG_BANK.outB[10]
busB[11] <= reg_bank:REG_BANK.outB[11]
busB[12] <= reg_bank:REG_BANK.outB[12]
busB[13] <= reg_bank:REG_BANK.outB[13]
busB[14] <= reg_bank:REG_BANK.outB[14]
busB[15] <= reg_bank:REG_BANK.outB[15]
busB[16] <= reg_bank:REG_BANK.outB[16]
busB[17] <= reg_bank:REG_BANK.outB[17]
busB[18] <= reg_bank:REG_BANK.outB[18]
busB[19] <= reg_bank:REG_BANK.outB[19]
busB[20] <= reg_bank:REG_BANK.outB[20]
busB[21] <= reg_bank:REG_BANK.outB[21]
busB[22] <= reg_bank:REG_BANK.outB[22]
busB[23] <= reg_bank:REG_BANK.outB[23]
busB[24] <= reg_bank:REG_BANK.outB[24]
busB[25] <= reg_bank:REG_BANK.outB[25]
busB[26] <= reg_bank:REG_BANK.outB[26]
busB[27] <= reg_bank:REG_BANK.outB[27]
busB[28] <= reg_bank:REG_BANK.outB[28]
busB[29] <= reg_bank:REG_BANK.outB[29]
busB[30] <= reg_bank:REG_BANK.outB[30]
busB[31] <= reg_bank:REG_BANK.outB[31]
busC[0] <= latch32:LATCH_busC.out[0]
busC[1] <= latch32:LATCH_busC.out[1]
busC[2] <= latch32:LATCH_busC.out[2]
busC[3] <= latch32:LATCH_busC.out[3]
busC[4] <= latch32:LATCH_busC.out[4]
busC[5] <= latch32:LATCH_busC.out[5]
busC[6] <= latch32:LATCH_busC.out[6]
busC[7] <= latch32:LATCH_busC.out[7]
busC[8] <= latch32:LATCH_busC.out[8]
busC[9] <= latch32:LATCH_busC.out[9]
busC[10] <= latch32:LATCH_busC.out[10]
busC[11] <= latch32:LATCH_busC.out[11]
busC[12] <= latch32:LATCH_busC.out[12]
busC[13] <= latch32:LATCH_busC.out[13]
busC[14] <= latch32:LATCH_busC.out[14]
busC[15] <= latch32:LATCH_busC.out[15]
busC[16] <= latch32:LATCH_busC.out[16]
busC[17] <= latch32:LATCH_busC.out[17]
busC[18] <= latch32:LATCH_busC.out[18]
busC[19] <= latch32:LATCH_busC.out[19]
busC[20] <= latch32:LATCH_busC.out[20]
busC[21] <= latch32:LATCH_busC.out[21]
busC[22] <= latch32:LATCH_busC.out[22]
busC[23] <= latch32:LATCH_busC.out[23]
busC[24] <= latch32:LATCH_busC.out[24]
busC[25] <= latch32:LATCH_busC.out[25]
busC[26] <= latch32:LATCH_busC.out[26]
busC[27] <= latch32:LATCH_busC.out[27]
busC[28] <= latch32:LATCH_busC.out[28]
busC[29] <= latch32:LATCH_busC.out[29]
busC[30] <= latch32:LATCH_busC.out[30]
busC[31] <= latch32:LATCH_busC.out[31]
imm[0] <= latchAluIn:LATCH_aluIn.imm_[0]
imm[1] <= latchAluIn:LATCH_aluIn.imm_[1]
imm[2] <= latchAluIn:LATCH_aluIn.imm_[2]
imm[3] <= latchAluIn:LATCH_aluIn.imm_[3]
imm[4] <= latchAluIn:LATCH_aluIn.imm_[4]
imm[5] <= latchAluIn:LATCH_aluIn.imm_[5]
imm[6] <= latchAluIn:LATCH_aluIn.imm_[6]
imm[7] <= latchAluIn:LATCH_aluIn.imm_[7]
imm[8] <= latchAluIn:LATCH_aluIn.imm_[8]
imm[9] <= latchAluIn:LATCH_aluIn.imm_[9]
imm[10] <= latchAluIn:LATCH_aluIn.imm_[10]
imm[11] <= latchAluIn:LATCH_aluIn.imm_[11]
imm[12] <= latchAluIn:LATCH_aluIn.imm_[12]
imm[13] <= latchAluIn:LATCH_aluIn.imm_[13]
imm[14] <= latchAluIn:LATCH_aluIn.imm_[14]
imm[15] <= latchAluIn:LATCH_aluIn.imm_[15]
imm[16] <= latchAluIn:LATCH_aluIn.imm_[16]
imm[17] <= latchAluIn:LATCH_aluIn.imm_[17]
imm[18] <= latchAluIn:LATCH_aluIn.imm_[18]
imm[19] <= latchAluIn:LATCH_aluIn.imm_[19]
imm[20] <= latchAluIn:LATCH_aluIn.imm_[20]
imm[21] <= latchAluIn:LATCH_aluIn.imm_[21]
imm[22] <= latchAluIn:LATCH_aluIn.imm_[22]
imm[23] <= latchAluIn:LATCH_aluIn.imm_[23]
imm[24] <= latchAluIn:LATCH_aluIn.imm_[24]
imm[25] <= latchAluIn:LATCH_aluIn.imm_[25]
imm[26] <= latchAluIn:LATCH_aluIn.imm_[26]
imm[27] <= latchAluIn:LATCH_aluIn.imm_[27]
imm[28] <= latchAluIn:LATCH_aluIn.imm_[28]
imm[29] <= latchAluIn:LATCH_aluIn.imm_[29]
imm[30] <= latchAluIn:LATCH_aluIn.imm_[30]
imm[31] <= latchAluIn:LATCH_aluIn.imm_[31]
instruction[0] <= ifu:IFU.instr[0]
instruction[1] <= ifu:IFU.instr[1]
instruction[2] <= ifu:IFU.instr[2]
instruction[3] <= ifu:IFU.instr[3]
instruction[4] <= ifu:IFU.instr[4]
instruction[5] <= ifu:IFU.instr[5]
instruction[6] <= ifu:IFU.instr[6]
instruction[7] <= ifu:IFU.instr[7]
instruction[8] <= ifu:IFU.instr[8]
instruction[9] <= ifu:IFU.instr[9]
instruction[10] <= ifu:IFU.instr[10]
instruction[11] <= ifu:IFU.instr[11]
instruction[12] <= ifu:IFU.instr[12]
instruction[13] <= ifu:IFU.instr[13]
instruction[14] <= ifu:IFU.instr[14]
instruction[15] <= ifu:IFU.instr[15]
instruction[16] <= ifu:IFU.instr[16]
instruction[17] <= ifu:IFU.instr[17]
instruction[18] <= ifu:IFU.instr[18]
instruction[19] <= ifu:IFU.instr[19]
instruction[20] <= ifu:IFU.instr[20]
instruction[21] <= ifu:IFU.instr[21]
instruction[22] <= ifu:IFU.instr[22]
instruction[23] <= ifu:IFU.instr[23]
instruction[24] <= ifu:IFU.instr[24]
instruction[25] <= ifu:IFU.instr[25]
instruction[26] <= ifu:IFU.instr[26]
instruction[27] <= ifu:IFU.instr[27]
instruction[28] <= ifu:IFU.instr[28]
instruction[29] <= ifu:IFU.instr[29]
instruction[30] <= ifu:IFU.instr[30]
instruction[31] <= ifu:IFU.instr[31]
outRam[0] <= ram:RAM.q[0]
outRam[1] <= ram:RAM.q[1]
outRam[2] <= ram:RAM.q[2]
outRam[3] <= ram:RAM.q[3]
outRam[4] <= ram:RAM.q[4]
outRam[5] <= ram:RAM.q[5]
outRam[6] <= ram:RAM.q[6]
outRam[7] <= ram:RAM.q[7]
outRam[8] <= ram:RAM.q[8]
outRam[9] <= ram:RAM.q[9]
outRam[10] <= ram:RAM.q[10]
outRam[11] <= ram:RAM.q[11]
outRam[12] <= ram:RAM.q[12]
outRam[13] <= ram:RAM.q[13]
outRam[14] <= ram:RAM.q[14]
outRam[15] <= ram:RAM.q[15]
outRam[16] <= ram:RAM.q[16]
outRam[17] <= ram:RAM.q[17]
outRam[18] <= ram:RAM.q[18]
outRam[19] <= ram:RAM.q[19]
outRam[20] <= ram:RAM.q[20]
outRam[21] <= ram:RAM.q[21]
outRam[22] <= ram:RAM.q[22]
outRam[23] <= ram:RAM.q[23]
outRam[24] <= ram:RAM.q[24]
outRam[25] <= ram:RAM.q[25]
outRam[26] <= ram:RAM.q[26]
outRam[27] <= ram:RAM.q[27]
outRam[28] <= ram:RAM.q[28]
outRam[29] <= ram:RAM.q[29]
outRam[30] <= ram:RAM.q[30]
outRam[31] <= ram:RAM.q[31]
enwr => ram:RAM.wren
inclock => inst11.IN0
inclock => ram:RAM.outclock
address[0] => ram:RAM.address[0]
address[1] => ram:RAM.address[1]
address[2] => ram:RAM.address[2]
address[3] => ram:RAM.address[3]
address[4] => ram:RAM.address[4]
address[5] => ram:RAM.address[5]
address[6] => ram:RAM.address[6]
address[7] => ram:RAM.address[7]
data[0] => ram:RAM.data[0]
data[1] => ram:RAM.data[1]
data[2] => ram:RAM.data[2]
data[3] => ram:RAM.data[3]
data[4] => ram:RAM.data[4]
data[5] => ram:RAM.data[5]
data[6] => ram:RAM.data[6]
data[7] => ram:RAM.data[7]
data[8] => ram:RAM.data[8]
data[9] => ram:RAM.data[9]
data[10] => ram:RAM.data[10]
data[11] => ram:RAM.data[11]
data[12] => ram:RAM.data[12]
data[13] => ram:RAM.data[13]
data[14] => ram:RAM.data[14]
data[15] => ram:RAM.data[15]
data[16] => ram:RAM.data[16]
data[17] => ram:RAM.data[17]
data[18] => ram:RAM.data[18]
data[19] => ram:RAM.data[19]
data[20] => ram:RAM.data[20]
data[21] => ram:RAM.data[21]
data[22] => ram:RAM.data[22]
data[23] => ram:RAM.data[23]
data[24] => ram:RAM.data[24]
data[25] => ram:RAM.data[25]
data[26] => ram:RAM.data[26]
data[27] => ram:RAM.data[27]
data[28] => ram:RAM.data[28]
data[29] => ram:RAM.data[29]
data[30] => ram:RAM.data[30]
data[31] => ram:RAM.data[31]
rd[0] <= latch5:LATCH_rd22.out[0]
rd[1] <= latch5:LATCH_rd22.out[1]
rd[2] <= latch5:LATCH_rd22.out[2]
rd[3] <= latch5:LATCH_rd22.out[3]
rd[4] <= latch5:LATCH_rd22.out[4]


|TP2|HALTCtrl:inst1
curr_rs1[0] => Equal1.IN5
curr_rs1[1] => Equal1.IN4
curr_rs1[2] => Equal1.IN3
curr_rs1[3] => Equal1.IN2
curr_rs1[4] => Equal1.IN1
curr_rs1[5] => Equal1.IN0
curr_rs2[0] => Equal2.IN5
curr_rs2[1] => Equal2.IN4
curr_rs2[2] => Equal2.IN3
curr_rs2[3] => Equal2.IN2
curr_rs2[4] => Equal2.IN1
curr_rd[0] => prev_rd.DATAA
curr_rd[1] => prev_rd.DATAA
curr_rd[2] => prev_rd.DATAA
curr_rd[3] => prev_rd.DATAA
curr_rd[4] => prev_rd.DATAA
curr_rd[5] => prev_rd.DATAA
clk => prev_rd[0].CLK
clk => prev_rd[1].CLK
clk => prev_rd[2].CLK
clk => prev_rd[3].CLK
clk => prev_rd[4].CLK
clk => prev_rd[5].CLK
clk => halt~reg0.CLK
halt <= halt~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|decoder:DECODER
instruction[0] => Equal0.IN13
instruction[0] => Equal1.IN13
instruction[1] => Equal0.IN12
instruction[1] => Equal1.IN12
instruction[2] => Equal0.IN11
instruction[2] => Equal1.IN11
instruction[3] => Equal0.IN10
instruction[3] => Equal1.IN10
instruction[4] => Equal0.IN9
instruction[4] => Equal1.IN9
instruction[5] => Equal0.IN8
instruction[5] => Equal1.IN8
instruction[6] => Equal0.IN7
instruction[6] => Equal1.IN7
instruction[7] => curr_selOut.DATAA
instruction[8] => curr_selOut.DATAA
instruction[9] => curr_selOut.DATAA
instruction[10] => curr_selOut.DATAA
instruction[11] => curr_selOut.DATAA
instruction[12] => curr_aluCtrl.DATAA
instruction[13] => curr_aluCtrl.DATAA
instruction[14] => curr_aluCtrl.DATAA
instruction[15] => curr_selA.DATAA
instruction[16] => curr_selA.DATAA
instruction[17] => curr_selA.DATAA
instruction[18] => curr_selA.DATAA
instruction[19] => curr_selA.DATAA
instruction[20] => curr_selB.DATAB
instruction[20] => curr_imm.DATAB
instruction[21] => curr_selB.DATAB
instruction[21] => curr_imm.DATAB
instruction[22] => curr_selB.DATAB
instruction[22] => curr_imm.DATAB
instruction[23] => curr_selB.DATAB
instruction[23] => curr_imm.DATAB
instruction[24] => curr_selB.DATAB
instruction[24] => curr_imm.DATAB
instruction[25] => curr_aluCtrl.DATAA
instruction[25] => curr_imm.DATAB
instruction[26] => curr_aluCtrl.DATAA
instruction[26] => curr_imm.DATAB
instruction[27] => curr_aluCtrl.DATAA
instruction[27] => curr_imm.DATAB
instruction[28] => curr_aluCtrl.DATAA
instruction[28] => curr_imm.DATAB
instruction[29] => curr_aluCtrl.DATAA
instruction[29] => curr_imm.DATAB
instruction[30] => curr_aluCtrl.DATAA
instruction[30] => curr_imm.DATAB
instruction[31] => curr_aluCtrl.DATAA
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
instruction[31] => curr_imm.DATAB
aluCtrl[0] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[1] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[2] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[3] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[4] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[5] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[6] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[7] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[8] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl[9] <= curr_aluCtrl.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= curr_imm.DB_MAX_OUTPUT_PORT_TYPE
selA[0] <= curr_selA.DB_MAX_OUTPUT_PORT_TYPE
selA[1] <= curr_selA.DB_MAX_OUTPUT_PORT_TYPE
selA[2] <= curr_selA.DB_MAX_OUTPUT_PORT_TYPE
selA[3] <= curr_selA.DB_MAX_OUTPUT_PORT_TYPE
selA[4] <= curr_selA.DB_MAX_OUTPUT_PORT_TYPE
selA[5] <= <GND>
selB[0] <= curr_selB.DB_MAX_OUTPUT_PORT_TYPE
selB[1] <= curr_selB.DB_MAX_OUTPUT_PORT_TYPE
selB[2] <= curr_selB.DB_MAX_OUTPUT_PORT_TYPE
selB[3] <= curr_selB.DB_MAX_OUTPUT_PORT_TYPE
selB[4] <= curr_selB.DB_MAX_OUTPUT_PORT_TYPE
selOut[0] <= curr_selOut.DB_MAX_OUTPUT_PORT_TYPE
selOut[1] <= curr_selOut.DB_MAX_OUTPUT_PORT_TYPE
selOut[2] <= curr_selOut.DB_MAX_OUTPUT_PORT_TYPE
selOut[3] <= curr_selOut.DB_MAX_OUTPUT_PORT_TYPE
selOut[4] <= curr_selOut.DB_MAX_OUTPUT_PORT_TYPE
selOut[5] <= <GND>
imm_en <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|TP2|ifu:IFU
clk => currPC[0].CLK
clk => currPC[1].CLK
clk => currPC[2].CLK
clk => currPC[3].CLK
clk => currPC[4].CLK
clk => currPC[5].CLK
clk => currPC[6].CLK
clk => currPC[7].CLK
clk => currPC[8].CLK
clk => currPC[9].CLK
clk => currPC[10].CLK
clk => currPC[11].CLK
clk => currPC[12].CLK
clk => currPC[13].CLK
clk => currPC[14].CLK
clk => currPC[15].CLK
clk => currPC[16].CLK
clk => currPC[17].CLK
clk => currPC[18].CLK
clk => currPC[19].CLK
clk => currPC[20].CLK
clk => currPC[21].CLK
clk => currPC[22].CLK
clk => currPC[23].CLK
clk => currPC[24].CLK
clk => currPC[25].CLK
clk => currPC[26].CLK
clk => currPC[27].CLK
clk => currPC[28].CLK
clk => currPC[29].CLK
clk => currPC[30].CLK
clk => currPC[31].CLK
clk => currInstr[0].CLK
clk => currInstr[1].CLK
clk => currInstr[2].CLK
clk => currInstr[3].CLK
clk => currInstr[4].CLK
clk => currInstr[5].CLK
clk => currInstr[6].CLK
clk => currInstr[7].CLK
clk => currInstr[8].CLK
clk => currInstr[9].CLK
clk => currInstr[10].CLK
clk => currInstr[11].CLK
clk => currInstr[12].CLK
clk => currInstr[13].CLK
clk => currInstr[14].CLK
clk => currInstr[15].CLK
clk => currInstr[16].CLK
clk => currInstr[17].CLK
clk => currInstr[18].CLK
clk => currInstr[19].CLK
clk => currInstr[20].CLK
clk => currInstr[21].CLK
clk => currInstr[22].CLK
clk => currInstr[23].CLK
clk => currInstr[24].CLK
clk => currInstr[25].CLK
clk => currInstr[26].CLK
clk => currInstr[27].CLK
clk => currInstr[28].CLK
clk => currInstr[29].CLK
clk => currInstr[30].CLK
clk => currInstr[31].CLK
reset => currPC[0].ACLR
reset => currPC[1].ACLR
reset => currPC[2].ACLR
reset => currPC[3].ACLR
reset => currPC[4].ACLR
reset => currPC[5].ACLR
reset => currPC[6].ACLR
reset => currPC[7].ACLR
reset => currPC[8].ACLR
reset => currPC[9].ACLR
reset => currPC[10].ACLR
reset => currPC[11].ACLR
reset => currPC[12].ACLR
reset => currPC[13].ACLR
reset => currPC[14].ACLR
reset => currPC[15].ACLR
reset => currPC[16].ACLR
reset => currPC[17].ACLR
reset => currPC[18].ACLR
reset => currPC[19].ACLR
reset => currPC[20].ACLR
reset => currPC[21].ACLR
reset => currPC[22].ACLR
reset => currPC[23].ACLR
reset => currPC[24].ACLR
reset => currPC[25].ACLR
reset => currPC[26].ACLR
reset => currPC[27].ACLR
reset => currPC[28].ACLR
reset => currPC[29].ACLR
reset => currPC[30].ACLR
reset => currPC[31].ACLR
reset => currInstr[0].ACLR
reset => currInstr[1].ACLR
reset => currInstr[2].ACLR
reset => currInstr[3].ACLR
reset => currInstr[4].ACLR
reset => currInstr[5].ACLR
reset => currInstr[6].ACLR
reset => currInstr[7].ACLR
reset => currInstr[8].ACLR
reset => currInstr[9].ACLR
reset => currInstr[10].ACLR
reset => currInstr[11].ACLR
reset => currInstr[12].ACLR
reset => currInstr[13].ACLR
reset => currInstr[14].ACLR
reset => currInstr[15].ACLR
reset => currInstr[16].ACLR
reset => currInstr[17].ACLR
reset => currInstr[18].ACLR
reset => currInstr[19].ACLR
reset => currInstr[20].ACLR
reset => currInstr[21].ACLR
reset => currInstr[22].ACLR
reset => currInstr[23].ACLR
reset => currInstr[24].ACLR
reset => currInstr[25].ACLR
reset => currInstr[26].ACLR
reset => currInstr[27].ACLR
reset => currInstr[28].ACLR
reset => currInstr[29].ACLR
reset => currInstr[30].ACLR
reset => currInstr[31].ACLR
mem[0] => currInstr[0].DATAIN
mem[1] => currInstr[1].DATAIN
mem[2] => currInstr[2].DATAIN
mem[3] => currInstr[3].DATAIN
mem[4] => currInstr[4].DATAIN
mem[5] => currInstr[5].DATAIN
mem[6] => currInstr[6].DATAIN
mem[7] => currInstr[7].DATAIN
mem[8] => currInstr[8].DATAIN
mem[9] => currInstr[9].DATAIN
mem[10] => currInstr[10].DATAIN
mem[11] => currInstr[11].DATAIN
mem[12] => currInstr[12].DATAIN
mem[13] => currInstr[13].DATAIN
mem[14] => currInstr[14].DATAIN
mem[15] => currInstr[15].DATAIN
mem[16] => currInstr[16].DATAIN
mem[17] => currInstr[17].DATAIN
mem[18] => currInstr[18].DATAIN
mem[19] => currInstr[19].DATAIN
mem[20] => currInstr[20].DATAIN
mem[21] => currInstr[21].DATAIN
mem[22] => currInstr[22].DATAIN
mem[23] => currInstr[23].DATAIN
mem[24] => currInstr[24].DATAIN
mem[25] => currInstr[25].DATAIN
mem[26] => currInstr[26].DATAIN
mem[27] => currInstr[27].DATAIN
mem[28] => currInstr[28].DATAIN
mem[29] => currInstr[29].DATAIN
mem[30] => currInstr[30].DATAIN
mem[31] => currInstr[31].DATAIN
newPC[0] => currPC.DATAB
newPC[1] => currPC.DATAB
newPC[2] => currPC.DATAB
newPC[3] => currPC.DATAB
newPC[4] => currPC.DATAB
newPC[5] => currPC.DATAB
newPC[6] => currPC.DATAB
newPC[7] => currPC.DATAB
newPC[8] => currPC.DATAB
newPC[9] => currPC.DATAB
newPC[10] => currPC.DATAB
newPC[11] => currPC.DATAB
newPC[12] => currPC.DATAB
newPC[13] => currPC.DATAB
newPC[14] => currPC.DATAB
newPC[15] => currPC.DATAB
newPC[16] => currPC.DATAB
newPC[17] => currPC.DATAB
newPC[18] => currPC.DATAB
newPC[19] => currPC.DATAB
newPC[20] => currPC.DATAB
newPC[21] => currPC.DATAB
newPC[22] => currPC.DATAB
newPC[23] => currPC.DATAB
newPC[24] => currPC.DATAB
newPC[25] => currPC.DATAB
newPC[26] => currPC.DATAB
newPC[27] => currPC.DATAB
newPC[28] => currPC.DATAB
newPC[29] => currPC.DATAB
newPC[30] => currPC.DATAB
newPC[31] => currPC.DATAB
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
setPC => currPC.OUTPUTSELECT
stop => currPC[0].ENA
stop => currInstr[31].ENA
stop => currInstr[30].ENA
stop => currInstr[29].ENA
stop => currInstr[28].ENA
stop => currInstr[27].ENA
stop => currInstr[26].ENA
stop => currInstr[25].ENA
stop => currInstr[24].ENA
stop => currInstr[23].ENA
stop => currInstr[22].ENA
stop => currInstr[21].ENA
stop => currInstr[20].ENA
stop => currInstr[19].ENA
stop => currInstr[18].ENA
stop => currInstr[17].ENA
stop => currInstr[16].ENA
stop => currInstr[15].ENA
stop => currInstr[14].ENA
stop => currInstr[13].ENA
stop => currInstr[12].ENA
stop => currInstr[11].ENA
stop => currInstr[10].ENA
stop => currInstr[9].ENA
stop => currInstr[8].ENA
stop => currInstr[7].ENA
stop => currInstr[6].ENA
stop => currInstr[5].ENA
stop => currInstr[4].ENA
stop => currInstr[3].ENA
stop => currInstr[2].ENA
stop => currInstr[1].ENA
stop => currInstr[0].ENA
stop => currPC[31].ENA
stop => currPC[30].ENA
stop => currPC[29].ENA
stop => currPC[28].ENA
stop => currPC[27].ENA
stop => currPC[26].ENA
stop => currPC[25].ENA
stop => currPC[24].ENA
stop => currPC[23].ENA
stop => currPC[22].ENA
stop => currPC[21].ENA
stop => currPC[20].ENA
stop => currPC[19].ENA
stop => currPC[18].ENA
stop => currPC[17].ENA
stop => currPC[16].ENA
stop => currPC[15].ENA
stop => currPC[14].ENA
stop => currPC[13].ENA
stop => currPC[12].ENA
stop => currPC[11].ENA
stop => currPC[10].ENA
stop => currPC[9].ENA
stop => currPC[8].ENA
stop => currPC[7].ENA
stop => currPC[6].ENA
stop => currPC[5].ENA
stop => currPC[4].ENA
stop => currPC[3].ENA
stop => currPC[2].ENA
stop => currPC[1].ENA
pc[0] <= currPC[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= currPC[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= currPC[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= currPC[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= currPC[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= currPC[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= currPC[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= currPC[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= currPC[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= currPC[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= currPC[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= currPC[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= currPC[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= currPC[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= currPC[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= currPC[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= currPC[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= currPC[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= currPC[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= currPC[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= currPC[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= currPC[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= currPC[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= currPC[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= currPC[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= currPC[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= currPC[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= currPC[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= currPC[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= currPC[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= currPC[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= currPC[31].DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= currInstr[0].DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= currInstr[1].DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= currInstr[2].DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= currInstr[3].DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= currInstr[4].DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= currInstr[5].DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= currInstr[6].DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= currInstr[7].DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= currInstr[8].DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= currInstr[9].DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= currInstr[10].DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= currInstr[11].DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= currInstr[12].DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= currInstr[13].DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= currInstr[14].DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= currInstr[15].DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= currInstr[16].DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= currInstr[17].DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= currInstr[18].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= currInstr[19].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= currInstr[20].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= currInstr[21].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= currInstr[22].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= currInstr[23].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= currInstr[24].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= currInstr[25].DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= currInstr[26].DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= currInstr[27].DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= currInstr[28].DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= currInstr[29].DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= currInstr[30].DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= currInstr[31].DB_MAX_OUTPUT_PORT_TYPE


|TP2|Prog_mem:ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TP2|Prog_mem:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ca1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ca1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ca1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ca1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ca1:auto_generated.address_a[4]
address_a[5] => altsyncram_1ca1:auto_generated.address_a[5]
address_a[6] => altsyncram_1ca1:auto_generated.address_a[6]
address_a[7] => altsyncram_1ca1:auto_generated.address_a[7]
address_a[8] => altsyncram_1ca1:auto_generated.address_a[8]
address_a[9] => altsyncram_1ca1:auto_generated.address_a[9]
address_a[10] => altsyncram_1ca1:auto_generated.address_a[10]
address_a[11] => altsyncram_1ca1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ca1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1ca1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ca1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ca1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ca1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1ca1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1ca1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1ca1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1ca1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1ca1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1ca1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1ca1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1ca1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1ca1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1ca1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1ca1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1ca1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1ca1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1ca1:auto_generated.q_a[16]
q_a[17] <= altsyncram_1ca1:auto_generated.q_a[17]
q_a[18] <= altsyncram_1ca1:auto_generated.q_a[18]
q_a[19] <= altsyncram_1ca1:auto_generated.q_a[19]
q_a[20] <= altsyncram_1ca1:auto_generated.q_a[20]
q_a[21] <= altsyncram_1ca1:auto_generated.q_a[21]
q_a[22] <= altsyncram_1ca1:auto_generated.q_a[22]
q_a[23] <= altsyncram_1ca1:auto_generated.q_a[23]
q_a[24] <= altsyncram_1ca1:auto_generated.q_a[24]
q_a[25] <= altsyncram_1ca1:auto_generated.q_a[25]
q_a[26] <= altsyncram_1ca1:auto_generated.q_a[26]
q_a[27] <= altsyncram_1ca1:auto_generated.q_a[27]
q_a[28] <= altsyncram_1ca1:auto_generated.q_a[28]
q_a[29] <= altsyncram_1ca1:auto_generated.q_a[29]
q_a[30] <= altsyncram_1ca1:auto_generated.q_a[30]
q_a[31] <= altsyncram_1ca1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TP2|Prog_mem:ROM|altsyncram:altsyncram_component|altsyncram_1ca1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|TP2|latchAluIn:LATCH_aluIn
clk => aluCtrl_[0]~reg0.CLK
clk => aluCtrl_[1]~reg0.CLK
clk => aluCtrl_[2]~reg0.CLK
clk => aluCtrl_[3]~reg0.CLK
clk => aluCtrl_[4]~reg0.CLK
clk => aluCtrl_[5]~reg0.CLK
clk => aluCtrl_[6]~reg0.CLK
clk => aluCtrl_[7]~reg0.CLK
clk => aluCtrl_[8]~reg0.CLK
clk => aluCtrl_[9]~reg0.CLK
clk => imm_en_~reg0.CLK
clk => imm_[0]~reg0.CLK
clk => imm_[1]~reg0.CLK
clk => imm_[2]~reg0.CLK
clk => imm_[3]~reg0.CLK
clk => imm_[4]~reg0.CLK
clk => imm_[5]~reg0.CLK
clk => imm_[6]~reg0.CLK
clk => imm_[7]~reg0.CLK
clk => imm_[8]~reg0.CLK
clk => imm_[9]~reg0.CLK
clk => imm_[10]~reg0.CLK
clk => imm_[11]~reg0.CLK
clk => imm_[12]~reg0.CLK
clk => imm_[13]~reg0.CLK
clk => imm_[14]~reg0.CLK
clk => imm_[15]~reg0.CLK
clk => imm_[16]~reg0.CLK
clk => imm_[17]~reg0.CLK
clk => imm_[18]~reg0.CLK
clk => imm_[19]~reg0.CLK
clk => imm_[20]~reg0.CLK
clk => imm_[21]~reg0.CLK
clk => imm_[22]~reg0.CLK
clk => imm_[23]~reg0.CLK
clk => imm_[24]~reg0.CLK
clk => imm_[25]~reg0.CLK
clk => imm_[26]~reg0.CLK
clk => imm_[27]~reg0.CLK
clk => imm_[28]~reg0.CLK
clk => imm_[29]~reg0.CLK
clk => imm_[30]~reg0.CLK
clk => imm_[31]~reg0.CLK
en => aluCtrl_[0]~reg0.ENA
en => aluCtrl_[1]~reg0.ENA
en => aluCtrl_[2]~reg0.ENA
en => aluCtrl_[3]~reg0.ENA
en => aluCtrl_[4]~reg0.ENA
en => aluCtrl_[5]~reg0.ENA
en => aluCtrl_[6]~reg0.ENA
en => aluCtrl_[7]~reg0.ENA
en => aluCtrl_[8]~reg0.ENA
en => aluCtrl_[9]~reg0.ENA
en => imm_en_~reg0.ENA
en => imm_[0]~reg0.ENA
en => imm_[1]~reg0.ENA
en => imm_[2]~reg0.ENA
en => imm_[3]~reg0.ENA
en => imm_[4]~reg0.ENA
en => imm_[5]~reg0.ENA
en => imm_[6]~reg0.ENA
en => imm_[7]~reg0.ENA
en => imm_[8]~reg0.ENA
en => imm_[9]~reg0.ENA
en => imm_[10]~reg0.ENA
en => imm_[11]~reg0.ENA
en => imm_[12]~reg0.ENA
en => imm_[13]~reg0.ENA
en => imm_[14]~reg0.ENA
en => imm_[15]~reg0.ENA
en => imm_[16]~reg0.ENA
en => imm_[17]~reg0.ENA
en => imm_[18]~reg0.ENA
en => imm_[19]~reg0.ENA
en => imm_[20]~reg0.ENA
en => imm_[21]~reg0.ENA
en => imm_[22]~reg0.ENA
en => imm_[23]~reg0.ENA
en => imm_[24]~reg0.ENA
en => imm_[25]~reg0.ENA
en => imm_[26]~reg0.ENA
en => imm_[27]~reg0.ENA
en => imm_[28]~reg0.ENA
en => imm_[29]~reg0.ENA
en => imm_[30]~reg0.ENA
en => imm_[31]~reg0.ENA
aluCtrl[0] => aluCtrl_[0]~reg0.DATAIN
aluCtrl[1] => aluCtrl_[1]~reg0.DATAIN
aluCtrl[2] => aluCtrl_[2]~reg0.DATAIN
aluCtrl[3] => aluCtrl_[3]~reg0.DATAIN
aluCtrl[4] => aluCtrl_[4]~reg0.DATAIN
aluCtrl[5] => aluCtrl_[5]~reg0.DATAIN
aluCtrl[6] => aluCtrl_[6]~reg0.DATAIN
aluCtrl[7] => aluCtrl_[7]~reg0.DATAIN
aluCtrl[8] => aluCtrl_[8]~reg0.DATAIN
aluCtrl[9] => aluCtrl_[9]~reg0.DATAIN
imm_en => imm_en_~reg0.DATAIN
imm[0] => imm_[0]~reg0.DATAIN
imm[1] => imm_[1]~reg0.DATAIN
imm[2] => imm_[2]~reg0.DATAIN
imm[3] => imm_[3]~reg0.DATAIN
imm[4] => imm_[4]~reg0.DATAIN
imm[5] => imm_[5]~reg0.DATAIN
imm[6] => imm_[6]~reg0.DATAIN
imm[7] => imm_[7]~reg0.DATAIN
imm[8] => imm_[8]~reg0.DATAIN
imm[9] => imm_[9]~reg0.DATAIN
imm[10] => imm_[10]~reg0.DATAIN
imm[11] => imm_[11]~reg0.DATAIN
imm[12] => imm_[12]~reg0.DATAIN
imm[13] => imm_[13]~reg0.DATAIN
imm[14] => imm_[14]~reg0.DATAIN
imm[15] => imm_[15]~reg0.DATAIN
imm[16] => imm_[16]~reg0.DATAIN
imm[17] => imm_[17]~reg0.DATAIN
imm[18] => imm_[18]~reg0.DATAIN
imm[19] => imm_[19]~reg0.DATAIN
imm[20] => imm_[20]~reg0.DATAIN
imm[21] => imm_[21]~reg0.DATAIN
imm[22] => imm_[22]~reg0.DATAIN
imm[23] => imm_[23]~reg0.DATAIN
imm[24] => imm_[24]~reg0.DATAIN
imm[25] => imm_[25]~reg0.DATAIN
imm[26] => imm_[26]~reg0.DATAIN
imm[27] => imm_[27]~reg0.DATAIN
imm[28] => imm_[28]~reg0.DATAIN
imm[29] => imm_[29]~reg0.DATAIN
imm[30] => imm_[30]~reg0.DATAIN
imm[31] => imm_[31]~reg0.DATAIN
aluCtrl_[0] <= aluCtrl_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[1] <= aluCtrl_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[2] <= aluCtrl_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[3] <= aluCtrl_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[4] <= aluCtrl_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[5] <= aluCtrl_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[6] <= aluCtrl_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[7] <= aluCtrl_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[8] <= aluCtrl_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[9] <= aluCtrl_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_en_ <= imm_en_~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[0] <= imm_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[1] <= imm_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[2] <= imm_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[3] <= imm_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[4] <= imm_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[5] <= imm_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[6] <= imm_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[7] <= imm_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[8] <= imm_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[9] <= imm_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[10] <= imm_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[11] <= imm_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[12] <= imm_[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[13] <= imm_[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[14] <= imm_[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[15] <= imm_[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[16] <= imm_[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[17] <= imm_[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[18] <= imm_[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[19] <= imm_[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[20] <= imm_[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[21] <= imm_[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[22] <= imm_[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[23] <= imm_[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[24] <= imm_[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[25] <= imm_[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[26] <= imm_[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[27] <= imm_[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[28] <= imm_[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[29] <= imm_[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[30] <= imm_[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[31] <= imm_[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latchDec:LATCH_DEC
clk => selOut_[0]~reg0.CLK
clk => selOut_[1]~reg0.CLK
clk => selOut_[2]~reg0.CLK
clk => selOut_[3]~reg0.CLK
clk => selOut_[4]~reg0.CLK
clk => selOut_[5]~reg0.CLK
clk => selB_[0]~reg0.CLK
clk => selB_[1]~reg0.CLK
clk => selB_[2]~reg0.CLK
clk => selB_[3]~reg0.CLK
clk => selB_[4]~reg0.CLK
clk => selA_[0]~reg0.CLK
clk => selA_[1]~reg0.CLK
clk => selA_[2]~reg0.CLK
clk => selA_[3]~reg0.CLK
clk => selA_[4]~reg0.CLK
clk => selA_[5]~reg0.CLK
clk => aluCtrl_[0]~reg0.CLK
clk => aluCtrl_[1]~reg0.CLK
clk => aluCtrl_[2]~reg0.CLK
clk => aluCtrl_[3]~reg0.CLK
clk => aluCtrl_[4]~reg0.CLK
clk => aluCtrl_[5]~reg0.CLK
clk => aluCtrl_[6]~reg0.CLK
clk => aluCtrl_[7]~reg0.CLK
clk => aluCtrl_[8]~reg0.CLK
clk => aluCtrl_[9]~reg0.CLK
clk => imm_en_~reg0.CLK
clk => imm_[0]~reg0.CLK
clk => imm_[1]~reg0.CLK
clk => imm_[2]~reg0.CLK
clk => imm_[3]~reg0.CLK
clk => imm_[4]~reg0.CLK
clk => imm_[5]~reg0.CLK
clk => imm_[6]~reg0.CLK
clk => imm_[7]~reg0.CLK
clk => imm_[8]~reg0.CLK
clk => imm_[9]~reg0.CLK
clk => imm_[10]~reg0.CLK
clk => imm_[11]~reg0.CLK
clk => imm_[12]~reg0.CLK
clk => imm_[13]~reg0.CLK
clk => imm_[14]~reg0.CLK
clk => imm_[15]~reg0.CLK
clk => imm_[16]~reg0.CLK
clk => imm_[17]~reg0.CLK
clk => imm_[18]~reg0.CLK
clk => imm_[19]~reg0.CLK
clk => imm_[20]~reg0.CLK
clk => imm_[21]~reg0.CLK
clk => imm_[22]~reg0.CLK
clk => imm_[23]~reg0.CLK
clk => imm_[24]~reg0.CLK
clk => imm_[25]~reg0.CLK
clk => imm_[26]~reg0.CLK
clk => imm_[27]~reg0.CLK
clk => imm_[28]~reg0.CLK
clk => imm_[29]~reg0.CLK
clk => imm_[30]~reg0.CLK
clk => imm_[31]~reg0.CLK
en => selOut_[0]~reg0.ENA
en => selOut_[1]~reg0.ENA
en => selOut_[2]~reg0.ENA
en => selOut_[3]~reg0.ENA
en => selOut_[4]~reg0.ENA
en => selOut_[5]~reg0.ENA
en => selB_[0]~reg0.ENA
en => selB_[1]~reg0.ENA
en => selB_[2]~reg0.ENA
en => selB_[3]~reg0.ENA
en => selB_[4]~reg0.ENA
en => selA_[0]~reg0.ENA
en => selA_[1]~reg0.ENA
en => selA_[2]~reg0.ENA
en => selA_[3]~reg0.ENA
en => selA_[4]~reg0.ENA
en => selA_[5]~reg0.ENA
en => aluCtrl_[0]~reg0.ENA
en => aluCtrl_[1]~reg0.ENA
en => aluCtrl_[2]~reg0.ENA
en => aluCtrl_[3]~reg0.ENA
en => aluCtrl_[4]~reg0.ENA
en => aluCtrl_[5]~reg0.ENA
en => aluCtrl_[6]~reg0.ENA
en => aluCtrl_[7]~reg0.ENA
en => aluCtrl_[8]~reg0.ENA
en => aluCtrl_[9]~reg0.ENA
en => imm_en_~reg0.ENA
en => imm_[0]~reg0.ENA
en => imm_[1]~reg0.ENA
en => imm_[2]~reg0.ENA
en => imm_[3]~reg0.ENA
en => imm_[4]~reg0.ENA
en => imm_[5]~reg0.ENA
en => imm_[6]~reg0.ENA
en => imm_[7]~reg0.ENA
en => imm_[8]~reg0.ENA
en => imm_[9]~reg0.ENA
en => imm_[10]~reg0.ENA
en => imm_[11]~reg0.ENA
en => imm_[12]~reg0.ENA
en => imm_[13]~reg0.ENA
en => imm_[14]~reg0.ENA
en => imm_[15]~reg0.ENA
en => imm_[16]~reg0.ENA
en => imm_[17]~reg0.ENA
en => imm_[18]~reg0.ENA
en => imm_[19]~reg0.ENA
en => imm_[20]~reg0.ENA
en => imm_[21]~reg0.ENA
en => imm_[22]~reg0.ENA
en => imm_[23]~reg0.ENA
en => imm_[24]~reg0.ENA
en => imm_[25]~reg0.ENA
en => imm_[26]~reg0.ENA
en => imm_[27]~reg0.ENA
en => imm_[28]~reg0.ENA
en => imm_[29]~reg0.ENA
en => imm_[30]~reg0.ENA
en => imm_[31]~reg0.ENA
aluCtrl[0] => aluCtrl_[0]~reg0.DATAIN
aluCtrl[1] => aluCtrl_[1]~reg0.DATAIN
aluCtrl[2] => aluCtrl_[2]~reg0.DATAIN
aluCtrl[3] => aluCtrl_[3]~reg0.DATAIN
aluCtrl[4] => aluCtrl_[4]~reg0.DATAIN
aluCtrl[5] => aluCtrl_[5]~reg0.DATAIN
aluCtrl[6] => aluCtrl_[6]~reg0.DATAIN
aluCtrl[7] => aluCtrl_[7]~reg0.DATAIN
aluCtrl[8] => aluCtrl_[8]~reg0.DATAIN
aluCtrl[9] => aluCtrl_[9]~reg0.DATAIN
imm[0] => imm_[0]~reg0.DATAIN
imm[1] => imm_[1]~reg0.DATAIN
imm[2] => imm_[2]~reg0.DATAIN
imm[3] => imm_[3]~reg0.DATAIN
imm[4] => imm_[4]~reg0.DATAIN
imm[5] => imm_[5]~reg0.DATAIN
imm[6] => imm_[6]~reg0.DATAIN
imm[7] => imm_[7]~reg0.DATAIN
imm[8] => imm_[8]~reg0.DATAIN
imm[9] => imm_[9]~reg0.DATAIN
imm[10] => imm_[10]~reg0.DATAIN
imm[11] => imm_[11]~reg0.DATAIN
imm[12] => imm_[12]~reg0.DATAIN
imm[13] => imm_[13]~reg0.DATAIN
imm[14] => imm_[14]~reg0.DATAIN
imm[15] => imm_[15]~reg0.DATAIN
imm[16] => imm_[16]~reg0.DATAIN
imm[17] => imm_[17]~reg0.DATAIN
imm[18] => imm_[18]~reg0.DATAIN
imm[19] => imm_[19]~reg0.DATAIN
imm[20] => imm_[20]~reg0.DATAIN
imm[21] => imm_[21]~reg0.DATAIN
imm[22] => imm_[22]~reg0.DATAIN
imm[23] => imm_[23]~reg0.DATAIN
imm[24] => imm_[24]~reg0.DATAIN
imm[25] => imm_[25]~reg0.DATAIN
imm[26] => imm_[26]~reg0.DATAIN
imm[27] => imm_[27]~reg0.DATAIN
imm[28] => imm_[28]~reg0.DATAIN
imm[29] => imm_[29]~reg0.DATAIN
imm[30] => imm_[30]~reg0.DATAIN
imm[31] => imm_[31]~reg0.DATAIN
selA[0] => selA_[0]~reg0.DATAIN
selA[1] => selA_[1]~reg0.DATAIN
selA[2] => selA_[2]~reg0.DATAIN
selA[3] => selA_[3]~reg0.DATAIN
selA[4] => selA_[4]~reg0.DATAIN
selA[5] => selA_[5]~reg0.DATAIN
selB[0] => selB_[0]~reg0.DATAIN
selB[1] => selB_[1]~reg0.DATAIN
selB[2] => selB_[2]~reg0.DATAIN
selB[3] => selB_[3]~reg0.DATAIN
selB[4] => selB_[4]~reg0.DATAIN
selOut[0] => selOut_[0]~reg0.DATAIN
selOut[1] => selOut_[1]~reg0.DATAIN
selOut[2] => selOut_[2]~reg0.DATAIN
selOut[3] => selOut_[3]~reg0.DATAIN
selOut[4] => selOut_[4]~reg0.DATAIN
selOut[5] => selOut_[5]~reg0.DATAIN
imm_en => imm_en_~reg0.DATAIN
imm_[0] <= imm_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[1] <= imm_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[2] <= imm_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[3] <= imm_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[4] <= imm_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[5] <= imm_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[6] <= imm_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[7] <= imm_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[8] <= imm_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[9] <= imm_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[10] <= imm_[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[11] <= imm_[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[12] <= imm_[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[13] <= imm_[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[14] <= imm_[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[15] <= imm_[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[16] <= imm_[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[17] <= imm_[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[18] <= imm_[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[19] <= imm_[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[20] <= imm_[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[21] <= imm_[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[22] <= imm_[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[23] <= imm_[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[24] <= imm_[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[25] <= imm_[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[26] <= imm_[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[27] <= imm_[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[28] <= imm_[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[29] <= imm_[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[30] <= imm_[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_[31] <= imm_[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_en_ <= imm_en_~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[0] <= aluCtrl_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[1] <= aluCtrl_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[2] <= aluCtrl_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[3] <= aluCtrl_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[4] <= aluCtrl_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[5] <= aluCtrl_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[6] <= aluCtrl_[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[7] <= aluCtrl_[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[8] <= aluCtrl_[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluCtrl_[9] <= aluCtrl_[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[0] <= selA_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[1] <= selA_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[2] <= selA_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[3] <= selA_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[4] <= selA_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selA_[5] <= selA_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selB_[0] <= selB_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selB_[1] <= selB_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selB_[2] <= selB_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selB_[3] <= selB_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selB_[4] <= selB_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[0] <= selOut_[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[1] <= selOut_[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[2] <= selOut_[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[3] <= selOut_[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[4] <= selOut_[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selOut_[5] <= selOut_[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latch32:LATCH_busA
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
en => out[10]~reg0.ENA
en => out[11]~reg0.ENA
en => out[12]~reg0.ENA
en => out[13]~reg0.ENA
en => out[14]~reg0.ENA
en => out[15]~reg0.ENA
en => out[16]~reg0.ENA
en => out[17]~reg0.ENA
en => out[18]~reg0.ENA
en => out[19]~reg0.ENA
en => out[20]~reg0.ENA
en => out[21]~reg0.ENA
en => out[22]~reg0.ENA
en => out[23]~reg0.ENA
en => out[24]~reg0.ENA
en => out[25]~reg0.ENA
en => out[26]~reg0.ENA
en => out[27]~reg0.ENA
en => out[28]~reg0.ENA
en => out[29]~reg0.ENA
en => out[30]~reg0.ENA
en => out[31]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|reg_bank:REG_BANK
clk => banco[0][0].CLK
clk => banco[0][1].CLK
clk => banco[0][2].CLK
clk => banco[0][3].CLK
clk => banco[0][4].CLK
clk => banco[0][5].CLK
clk => banco[0][6].CLK
clk => banco[0][7].CLK
clk => banco[0][8].CLK
clk => banco[0][9].CLK
clk => banco[0][10].CLK
clk => banco[0][11].CLK
clk => banco[0][12].CLK
clk => banco[0][13].CLK
clk => banco[0][14].CLK
clk => banco[0][15].CLK
clk => banco[0][16].CLK
clk => banco[0][17].CLK
clk => banco[0][18].CLK
clk => banco[0][19].CLK
clk => banco[0][20].CLK
clk => banco[0][21].CLK
clk => banco[0][22].CLK
clk => banco[0][23].CLK
clk => banco[0][24].CLK
clk => banco[0][25].CLK
clk => banco[0][26].CLK
clk => banco[0][27].CLK
clk => banco[0][28].CLK
clk => banco[0][29].CLK
clk => banco[0][30].CLK
clk => banco[0][31].CLK
clk => banco[1][0].CLK
clk => banco[1][1].CLK
clk => banco[1][2].CLK
clk => banco[1][3].CLK
clk => banco[1][4].CLK
clk => banco[1][5].CLK
clk => banco[1][6].CLK
clk => banco[1][7].CLK
clk => banco[1][8].CLK
clk => banco[1][9].CLK
clk => banco[1][10].CLK
clk => banco[1][11].CLK
clk => banco[1][12].CLK
clk => banco[1][13].CLK
clk => banco[1][14].CLK
clk => banco[1][15].CLK
clk => banco[1][16].CLK
clk => banco[1][17].CLK
clk => banco[1][18].CLK
clk => banco[1][19].CLK
clk => banco[1][20].CLK
clk => banco[1][21].CLK
clk => banco[1][22].CLK
clk => banco[1][23].CLK
clk => banco[1][24].CLK
clk => banco[1][25].CLK
clk => banco[1][26].CLK
clk => banco[1][27].CLK
clk => banco[1][28].CLK
clk => banco[1][29].CLK
clk => banco[1][30].CLK
clk => banco[1][31].CLK
clk => banco[2][0].CLK
clk => banco[2][1].CLK
clk => banco[2][2].CLK
clk => banco[2][3].CLK
clk => banco[2][4].CLK
clk => banco[2][5].CLK
clk => banco[2][6].CLK
clk => banco[2][7].CLK
clk => banco[2][8].CLK
clk => banco[2][9].CLK
clk => banco[2][10].CLK
clk => banco[2][11].CLK
clk => banco[2][12].CLK
clk => banco[2][13].CLK
clk => banco[2][14].CLK
clk => banco[2][15].CLK
clk => banco[2][16].CLK
clk => banco[2][17].CLK
clk => banco[2][18].CLK
clk => banco[2][19].CLK
clk => banco[2][20].CLK
clk => banco[2][21].CLK
clk => banco[2][22].CLK
clk => banco[2][23].CLK
clk => banco[2][24].CLK
clk => banco[2][25].CLK
clk => banco[2][26].CLK
clk => banco[2][27].CLK
clk => banco[2][28].CLK
clk => banco[2][29].CLK
clk => banco[2][30].CLK
clk => banco[2][31].CLK
clk => banco[3][0].CLK
clk => banco[3][1].CLK
clk => banco[3][2].CLK
clk => banco[3][3].CLK
clk => banco[3][4].CLK
clk => banco[3][5].CLK
clk => banco[3][6].CLK
clk => banco[3][7].CLK
clk => banco[3][8].CLK
clk => banco[3][9].CLK
clk => banco[3][10].CLK
clk => banco[3][11].CLK
clk => banco[3][12].CLK
clk => banco[3][13].CLK
clk => banco[3][14].CLK
clk => banco[3][15].CLK
clk => banco[3][16].CLK
clk => banco[3][17].CLK
clk => banco[3][18].CLK
clk => banco[3][19].CLK
clk => banco[3][20].CLK
clk => banco[3][21].CLK
clk => banco[3][22].CLK
clk => banco[3][23].CLK
clk => banco[3][24].CLK
clk => banco[3][25].CLK
clk => banco[3][26].CLK
clk => banco[3][27].CLK
clk => banco[3][28].CLK
clk => banco[3][29].CLK
clk => banco[3][30].CLK
clk => banco[3][31].CLK
clk => banco[4][0].CLK
clk => banco[4][1].CLK
clk => banco[4][2].CLK
clk => banco[4][3].CLK
clk => banco[4][4].CLK
clk => banco[4][5].CLK
clk => banco[4][6].CLK
clk => banco[4][7].CLK
clk => banco[4][8].CLK
clk => banco[4][9].CLK
clk => banco[4][10].CLK
clk => banco[4][11].CLK
clk => banco[4][12].CLK
clk => banco[4][13].CLK
clk => banco[4][14].CLK
clk => banco[4][15].CLK
clk => banco[4][16].CLK
clk => banco[4][17].CLK
clk => banco[4][18].CLK
clk => banco[4][19].CLK
clk => banco[4][20].CLK
clk => banco[4][21].CLK
clk => banco[4][22].CLK
clk => banco[4][23].CLK
clk => banco[4][24].CLK
clk => banco[4][25].CLK
clk => banco[4][26].CLK
clk => banco[4][27].CLK
clk => banco[4][28].CLK
clk => banco[4][29].CLK
clk => banco[4][30].CLK
clk => banco[4][31].CLK
clk => banco[5][0].CLK
clk => banco[5][1].CLK
clk => banco[5][2].CLK
clk => banco[5][3].CLK
clk => banco[5][4].CLK
clk => banco[5][5].CLK
clk => banco[5][6].CLK
clk => banco[5][7].CLK
clk => banco[5][8].CLK
clk => banco[5][9].CLK
clk => banco[5][10].CLK
clk => banco[5][11].CLK
clk => banco[5][12].CLK
clk => banco[5][13].CLK
clk => banco[5][14].CLK
clk => banco[5][15].CLK
clk => banco[5][16].CLK
clk => banco[5][17].CLK
clk => banco[5][18].CLK
clk => banco[5][19].CLK
clk => banco[5][20].CLK
clk => banco[5][21].CLK
clk => banco[5][22].CLK
clk => banco[5][23].CLK
clk => banco[5][24].CLK
clk => banco[5][25].CLK
clk => banco[5][26].CLK
clk => banco[5][27].CLK
clk => banco[5][28].CLK
clk => banco[5][29].CLK
clk => banco[5][30].CLK
clk => banco[5][31].CLK
clk => banco[6][0].CLK
clk => banco[6][1].CLK
clk => banco[6][2].CLK
clk => banco[6][3].CLK
clk => banco[6][4].CLK
clk => banco[6][5].CLK
clk => banco[6][6].CLK
clk => banco[6][7].CLK
clk => banco[6][8].CLK
clk => banco[6][9].CLK
clk => banco[6][10].CLK
clk => banco[6][11].CLK
clk => banco[6][12].CLK
clk => banco[6][13].CLK
clk => banco[6][14].CLK
clk => banco[6][15].CLK
clk => banco[6][16].CLK
clk => banco[6][17].CLK
clk => banco[6][18].CLK
clk => banco[6][19].CLK
clk => banco[6][20].CLK
clk => banco[6][21].CLK
clk => banco[6][22].CLK
clk => banco[6][23].CLK
clk => banco[6][24].CLK
clk => banco[6][25].CLK
clk => banco[6][26].CLK
clk => banco[6][27].CLK
clk => banco[6][28].CLK
clk => banco[6][29].CLK
clk => banco[6][30].CLK
clk => banco[6][31].CLK
clk => banco[7][0].CLK
clk => banco[7][1].CLK
clk => banco[7][2].CLK
clk => banco[7][3].CLK
clk => banco[7][4].CLK
clk => banco[7][5].CLK
clk => banco[7][6].CLK
clk => banco[7][7].CLK
clk => banco[7][8].CLK
clk => banco[7][9].CLK
clk => banco[7][10].CLK
clk => banco[7][11].CLK
clk => banco[7][12].CLK
clk => banco[7][13].CLK
clk => banco[7][14].CLK
clk => banco[7][15].CLK
clk => banco[7][16].CLK
clk => banco[7][17].CLK
clk => banco[7][18].CLK
clk => banco[7][19].CLK
clk => banco[7][20].CLK
clk => banco[7][21].CLK
clk => banco[7][22].CLK
clk => banco[7][23].CLK
clk => banco[7][24].CLK
clk => banco[7][25].CLK
clk => banco[7][26].CLK
clk => banco[7][27].CLK
clk => banco[7][28].CLK
clk => banco[7][29].CLK
clk => banco[7][30].CLK
clk => banco[7][31].CLK
clk => banco[8][0].CLK
clk => banco[8][1].CLK
clk => banco[8][2].CLK
clk => banco[8][3].CLK
clk => banco[8][4].CLK
clk => banco[8][5].CLK
clk => banco[8][6].CLK
clk => banco[8][7].CLK
clk => banco[8][8].CLK
clk => banco[8][9].CLK
clk => banco[8][10].CLK
clk => banco[8][11].CLK
clk => banco[8][12].CLK
clk => banco[8][13].CLK
clk => banco[8][14].CLK
clk => banco[8][15].CLK
clk => banco[8][16].CLK
clk => banco[8][17].CLK
clk => banco[8][18].CLK
clk => banco[8][19].CLK
clk => banco[8][20].CLK
clk => banco[8][21].CLK
clk => banco[8][22].CLK
clk => banco[8][23].CLK
clk => banco[8][24].CLK
clk => banco[8][25].CLK
clk => banco[8][26].CLK
clk => banco[8][27].CLK
clk => banco[8][28].CLK
clk => banco[8][29].CLK
clk => banco[8][30].CLK
clk => banco[8][31].CLK
clk => banco[9][0].CLK
clk => banco[9][1].CLK
clk => banco[9][2].CLK
clk => banco[9][3].CLK
clk => banco[9][4].CLK
clk => banco[9][5].CLK
clk => banco[9][6].CLK
clk => banco[9][7].CLK
clk => banco[9][8].CLK
clk => banco[9][9].CLK
clk => banco[9][10].CLK
clk => banco[9][11].CLK
clk => banco[9][12].CLK
clk => banco[9][13].CLK
clk => banco[9][14].CLK
clk => banco[9][15].CLK
clk => banco[9][16].CLK
clk => banco[9][17].CLK
clk => banco[9][18].CLK
clk => banco[9][19].CLK
clk => banco[9][20].CLK
clk => banco[9][21].CLK
clk => banco[9][22].CLK
clk => banco[9][23].CLK
clk => banco[9][24].CLK
clk => banco[9][25].CLK
clk => banco[9][26].CLK
clk => banco[9][27].CLK
clk => banco[9][28].CLK
clk => banco[9][29].CLK
clk => banco[9][30].CLK
clk => banco[9][31].CLK
clk => banco[10][0].CLK
clk => banco[10][1].CLK
clk => banco[10][2].CLK
clk => banco[10][3].CLK
clk => banco[10][4].CLK
clk => banco[10][5].CLK
clk => banco[10][6].CLK
clk => banco[10][7].CLK
clk => banco[10][8].CLK
clk => banco[10][9].CLK
clk => banco[10][10].CLK
clk => banco[10][11].CLK
clk => banco[10][12].CLK
clk => banco[10][13].CLK
clk => banco[10][14].CLK
clk => banco[10][15].CLK
clk => banco[10][16].CLK
clk => banco[10][17].CLK
clk => banco[10][18].CLK
clk => banco[10][19].CLK
clk => banco[10][20].CLK
clk => banco[10][21].CLK
clk => banco[10][22].CLK
clk => banco[10][23].CLK
clk => banco[10][24].CLK
clk => banco[10][25].CLK
clk => banco[10][26].CLK
clk => banco[10][27].CLK
clk => banco[10][28].CLK
clk => banco[10][29].CLK
clk => banco[10][30].CLK
clk => banco[10][31].CLK
clk => banco[11][0].CLK
clk => banco[11][1].CLK
clk => banco[11][2].CLK
clk => banco[11][3].CLK
clk => banco[11][4].CLK
clk => banco[11][5].CLK
clk => banco[11][6].CLK
clk => banco[11][7].CLK
clk => banco[11][8].CLK
clk => banco[11][9].CLK
clk => banco[11][10].CLK
clk => banco[11][11].CLK
clk => banco[11][12].CLK
clk => banco[11][13].CLK
clk => banco[11][14].CLK
clk => banco[11][15].CLK
clk => banco[11][16].CLK
clk => banco[11][17].CLK
clk => banco[11][18].CLK
clk => banco[11][19].CLK
clk => banco[11][20].CLK
clk => banco[11][21].CLK
clk => banco[11][22].CLK
clk => banco[11][23].CLK
clk => banco[11][24].CLK
clk => banco[11][25].CLK
clk => banco[11][26].CLK
clk => banco[11][27].CLK
clk => banco[11][28].CLK
clk => banco[11][29].CLK
clk => banco[11][30].CLK
clk => banco[11][31].CLK
clk => banco[12][0].CLK
clk => banco[12][1].CLK
clk => banco[12][2].CLK
clk => banco[12][3].CLK
clk => banco[12][4].CLK
clk => banco[12][5].CLK
clk => banco[12][6].CLK
clk => banco[12][7].CLK
clk => banco[12][8].CLK
clk => banco[12][9].CLK
clk => banco[12][10].CLK
clk => banco[12][11].CLK
clk => banco[12][12].CLK
clk => banco[12][13].CLK
clk => banco[12][14].CLK
clk => banco[12][15].CLK
clk => banco[12][16].CLK
clk => banco[12][17].CLK
clk => banco[12][18].CLK
clk => banco[12][19].CLK
clk => banco[12][20].CLK
clk => banco[12][21].CLK
clk => banco[12][22].CLK
clk => banco[12][23].CLK
clk => banco[12][24].CLK
clk => banco[12][25].CLK
clk => banco[12][26].CLK
clk => banco[12][27].CLK
clk => banco[12][28].CLK
clk => banco[12][29].CLK
clk => banco[12][30].CLK
clk => banco[12][31].CLK
clk => banco[13][0].CLK
clk => banco[13][1].CLK
clk => banco[13][2].CLK
clk => banco[13][3].CLK
clk => banco[13][4].CLK
clk => banco[13][5].CLK
clk => banco[13][6].CLK
clk => banco[13][7].CLK
clk => banco[13][8].CLK
clk => banco[13][9].CLK
clk => banco[13][10].CLK
clk => banco[13][11].CLK
clk => banco[13][12].CLK
clk => banco[13][13].CLK
clk => banco[13][14].CLK
clk => banco[13][15].CLK
clk => banco[13][16].CLK
clk => banco[13][17].CLK
clk => banco[13][18].CLK
clk => banco[13][19].CLK
clk => banco[13][20].CLK
clk => banco[13][21].CLK
clk => banco[13][22].CLK
clk => banco[13][23].CLK
clk => banco[13][24].CLK
clk => banco[13][25].CLK
clk => banco[13][26].CLK
clk => banco[13][27].CLK
clk => banco[13][28].CLK
clk => banco[13][29].CLK
clk => banco[13][30].CLK
clk => banco[13][31].CLK
clk => banco[14][0].CLK
clk => banco[14][1].CLK
clk => banco[14][2].CLK
clk => banco[14][3].CLK
clk => banco[14][4].CLK
clk => banco[14][5].CLK
clk => banco[14][6].CLK
clk => banco[14][7].CLK
clk => banco[14][8].CLK
clk => banco[14][9].CLK
clk => banco[14][10].CLK
clk => banco[14][11].CLK
clk => banco[14][12].CLK
clk => banco[14][13].CLK
clk => banco[14][14].CLK
clk => banco[14][15].CLK
clk => banco[14][16].CLK
clk => banco[14][17].CLK
clk => banco[14][18].CLK
clk => banco[14][19].CLK
clk => banco[14][20].CLK
clk => banco[14][21].CLK
clk => banco[14][22].CLK
clk => banco[14][23].CLK
clk => banco[14][24].CLK
clk => banco[14][25].CLK
clk => banco[14][26].CLK
clk => banco[14][27].CLK
clk => banco[14][28].CLK
clk => banco[14][29].CLK
clk => banco[14][30].CLK
clk => banco[14][31].CLK
clk => banco[15][0].CLK
clk => banco[15][1].CLK
clk => banco[15][2].CLK
clk => banco[15][3].CLK
clk => banco[15][4].CLK
clk => banco[15][5].CLK
clk => banco[15][6].CLK
clk => banco[15][7].CLK
clk => banco[15][8].CLK
clk => banco[15][9].CLK
clk => banco[15][10].CLK
clk => banco[15][11].CLK
clk => banco[15][12].CLK
clk => banco[15][13].CLK
clk => banco[15][14].CLK
clk => banco[15][15].CLK
clk => banco[15][16].CLK
clk => banco[15][17].CLK
clk => banco[15][18].CLK
clk => banco[15][19].CLK
clk => banco[15][20].CLK
clk => banco[15][21].CLK
clk => banco[15][22].CLK
clk => banco[15][23].CLK
clk => banco[15][24].CLK
clk => banco[15][25].CLK
clk => banco[15][26].CLK
clk => banco[15][27].CLK
clk => banco[15][28].CLK
clk => banco[15][29].CLK
clk => banco[15][30].CLK
clk => banco[15][31].CLK
clk => banco[16][0].CLK
clk => banco[16][1].CLK
clk => banco[16][2].CLK
clk => banco[16][3].CLK
clk => banco[16][4].CLK
clk => banco[16][5].CLK
clk => banco[16][6].CLK
clk => banco[16][7].CLK
clk => banco[16][8].CLK
clk => banco[16][9].CLK
clk => banco[16][10].CLK
clk => banco[16][11].CLK
clk => banco[16][12].CLK
clk => banco[16][13].CLK
clk => banco[16][14].CLK
clk => banco[16][15].CLK
clk => banco[16][16].CLK
clk => banco[16][17].CLK
clk => banco[16][18].CLK
clk => banco[16][19].CLK
clk => banco[16][20].CLK
clk => banco[16][21].CLK
clk => banco[16][22].CLK
clk => banco[16][23].CLK
clk => banco[16][24].CLK
clk => banco[16][25].CLK
clk => banco[16][26].CLK
clk => banco[16][27].CLK
clk => banco[16][28].CLK
clk => banco[16][29].CLK
clk => banco[16][30].CLK
clk => banco[16][31].CLK
clk => banco[17][0].CLK
clk => banco[17][1].CLK
clk => banco[17][2].CLK
clk => banco[17][3].CLK
clk => banco[17][4].CLK
clk => banco[17][5].CLK
clk => banco[17][6].CLK
clk => banco[17][7].CLK
clk => banco[17][8].CLK
clk => banco[17][9].CLK
clk => banco[17][10].CLK
clk => banco[17][11].CLK
clk => banco[17][12].CLK
clk => banco[17][13].CLK
clk => banco[17][14].CLK
clk => banco[17][15].CLK
clk => banco[17][16].CLK
clk => banco[17][17].CLK
clk => banco[17][18].CLK
clk => banco[17][19].CLK
clk => banco[17][20].CLK
clk => banco[17][21].CLK
clk => banco[17][22].CLK
clk => banco[17][23].CLK
clk => banco[17][24].CLK
clk => banco[17][25].CLK
clk => banco[17][26].CLK
clk => banco[17][27].CLK
clk => banco[17][28].CLK
clk => banco[17][29].CLK
clk => banco[17][30].CLK
clk => banco[17][31].CLK
clk => banco[18][0].CLK
clk => banco[18][1].CLK
clk => banco[18][2].CLK
clk => banco[18][3].CLK
clk => banco[18][4].CLK
clk => banco[18][5].CLK
clk => banco[18][6].CLK
clk => banco[18][7].CLK
clk => banco[18][8].CLK
clk => banco[18][9].CLK
clk => banco[18][10].CLK
clk => banco[18][11].CLK
clk => banco[18][12].CLK
clk => banco[18][13].CLK
clk => banco[18][14].CLK
clk => banco[18][15].CLK
clk => banco[18][16].CLK
clk => banco[18][17].CLK
clk => banco[18][18].CLK
clk => banco[18][19].CLK
clk => banco[18][20].CLK
clk => banco[18][21].CLK
clk => banco[18][22].CLK
clk => banco[18][23].CLK
clk => banco[18][24].CLK
clk => banco[18][25].CLK
clk => banco[18][26].CLK
clk => banco[18][27].CLK
clk => banco[18][28].CLK
clk => banco[18][29].CLK
clk => banco[18][30].CLK
clk => banco[18][31].CLK
clk => banco[19][0].CLK
clk => banco[19][1].CLK
clk => banco[19][2].CLK
clk => banco[19][3].CLK
clk => banco[19][4].CLK
clk => banco[19][5].CLK
clk => banco[19][6].CLK
clk => banco[19][7].CLK
clk => banco[19][8].CLK
clk => banco[19][9].CLK
clk => banco[19][10].CLK
clk => banco[19][11].CLK
clk => banco[19][12].CLK
clk => banco[19][13].CLK
clk => banco[19][14].CLK
clk => banco[19][15].CLK
clk => banco[19][16].CLK
clk => banco[19][17].CLK
clk => banco[19][18].CLK
clk => banco[19][19].CLK
clk => banco[19][20].CLK
clk => banco[19][21].CLK
clk => banco[19][22].CLK
clk => banco[19][23].CLK
clk => banco[19][24].CLK
clk => banco[19][25].CLK
clk => banco[19][26].CLK
clk => banco[19][27].CLK
clk => banco[19][28].CLK
clk => banco[19][29].CLK
clk => banco[19][30].CLK
clk => banco[19][31].CLK
clk => banco[20][0].CLK
clk => banco[20][1].CLK
clk => banco[20][2].CLK
clk => banco[20][3].CLK
clk => banco[20][4].CLK
clk => banco[20][5].CLK
clk => banco[20][6].CLK
clk => banco[20][7].CLK
clk => banco[20][8].CLK
clk => banco[20][9].CLK
clk => banco[20][10].CLK
clk => banco[20][11].CLK
clk => banco[20][12].CLK
clk => banco[20][13].CLK
clk => banco[20][14].CLK
clk => banco[20][15].CLK
clk => banco[20][16].CLK
clk => banco[20][17].CLK
clk => banco[20][18].CLK
clk => banco[20][19].CLK
clk => banco[20][20].CLK
clk => banco[20][21].CLK
clk => banco[20][22].CLK
clk => banco[20][23].CLK
clk => banco[20][24].CLK
clk => banco[20][25].CLK
clk => banco[20][26].CLK
clk => banco[20][27].CLK
clk => banco[20][28].CLK
clk => banco[20][29].CLK
clk => banco[20][30].CLK
clk => banco[20][31].CLK
clk => banco[21][0].CLK
clk => banco[21][1].CLK
clk => banco[21][2].CLK
clk => banco[21][3].CLK
clk => banco[21][4].CLK
clk => banco[21][5].CLK
clk => banco[21][6].CLK
clk => banco[21][7].CLK
clk => banco[21][8].CLK
clk => banco[21][9].CLK
clk => banco[21][10].CLK
clk => banco[21][11].CLK
clk => banco[21][12].CLK
clk => banco[21][13].CLK
clk => banco[21][14].CLK
clk => banco[21][15].CLK
clk => banco[21][16].CLK
clk => banco[21][17].CLK
clk => banco[21][18].CLK
clk => banco[21][19].CLK
clk => banco[21][20].CLK
clk => banco[21][21].CLK
clk => banco[21][22].CLK
clk => banco[21][23].CLK
clk => banco[21][24].CLK
clk => banco[21][25].CLK
clk => banco[21][26].CLK
clk => banco[21][27].CLK
clk => banco[21][28].CLK
clk => banco[21][29].CLK
clk => banco[21][30].CLK
clk => banco[21][31].CLK
clk => banco[22][0].CLK
clk => banco[22][1].CLK
clk => banco[22][2].CLK
clk => banco[22][3].CLK
clk => banco[22][4].CLK
clk => banco[22][5].CLK
clk => banco[22][6].CLK
clk => banco[22][7].CLK
clk => banco[22][8].CLK
clk => banco[22][9].CLK
clk => banco[22][10].CLK
clk => banco[22][11].CLK
clk => banco[22][12].CLK
clk => banco[22][13].CLK
clk => banco[22][14].CLK
clk => banco[22][15].CLK
clk => banco[22][16].CLK
clk => banco[22][17].CLK
clk => banco[22][18].CLK
clk => banco[22][19].CLK
clk => banco[22][20].CLK
clk => banco[22][21].CLK
clk => banco[22][22].CLK
clk => banco[22][23].CLK
clk => banco[22][24].CLK
clk => banco[22][25].CLK
clk => banco[22][26].CLK
clk => banco[22][27].CLK
clk => banco[22][28].CLK
clk => banco[22][29].CLK
clk => banco[22][30].CLK
clk => banco[22][31].CLK
clk => banco[23][0].CLK
clk => banco[23][1].CLK
clk => banco[23][2].CLK
clk => banco[23][3].CLK
clk => banco[23][4].CLK
clk => banco[23][5].CLK
clk => banco[23][6].CLK
clk => banco[23][7].CLK
clk => banco[23][8].CLK
clk => banco[23][9].CLK
clk => banco[23][10].CLK
clk => banco[23][11].CLK
clk => banco[23][12].CLK
clk => banco[23][13].CLK
clk => banco[23][14].CLK
clk => banco[23][15].CLK
clk => banco[23][16].CLK
clk => banco[23][17].CLK
clk => banco[23][18].CLK
clk => banco[23][19].CLK
clk => banco[23][20].CLK
clk => banco[23][21].CLK
clk => banco[23][22].CLK
clk => banco[23][23].CLK
clk => banco[23][24].CLK
clk => banco[23][25].CLK
clk => banco[23][26].CLK
clk => banco[23][27].CLK
clk => banco[23][28].CLK
clk => banco[23][29].CLK
clk => banco[23][30].CLK
clk => banco[23][31].CLK
clk => banco[24][0].CLK
clk => banco[24][1].CLK
clk => banco[24][2].CLK
clk => banco[24][3].CLK
clk => banco[24][4].CLK
clk => banco[24][5].CLK
clk => banco[24][6].CLK
clk => banco[24][7].CLK
clk => banco[24][8].CLK
clk => banco[24][9].CLK
clk => banco[24][10].CLK
clk => banco[24][11].CLK
clk => banco[24][12].CLK
clk => banco[24][13].CLK
clk => banco[24][14].CLK
clk => banco[24][15].CLK
clk => banco[24][16].CLK
clk => banco[24][17].CLK
clk => banco[24][18].CLK
clk => banco[24][19].CLK
clk => banco[24][20].CLK
clk => banco[24][21].CLK
clk => banco[24][22].CLK
clk => banco[24][23].CLK
clk => banco[24][24].CLK
clk => banco[24][25].CLK
clk => banco[24][26].CLK
clk => banco[24][27].CLK
clk => banco[24][28].CLK
clk => banco[24][29].CLK
clk => banco[24][30].CLK
clk => banco[24][31].CLK
clk => banco[25][0].CLK
clk => banco[25][1].CLK
clk => banco[25][2].CLK
clk => banco[25][3].CLK
clk => banco[25][4].CLK
clk => banco[25][5].CLK
clk => banco[25][6].CLK
clk => banco[25][7].CLK
clk => banco[25][8].CLK
clk => banco[25][9].CLK
clk => banco[25][10].CLK
clk => banco[25][11].CLK
clk => banco[25][12].CLK
clk => banco[25][13].CLK
clk => banco[25][14].CLK
clk => banco[25][15].CLK
clk => banco[25][16].CLK
clk => banco[25][17].CLK
clk => banco[25][18].CLK
clk => banco[25][19].CLK
clk => banco[25][20].CLK
clk => banco[25][21].CLK
clk => banco[25][22].CLK
clk => banco[25][23].CLK
clk => banco[25][24].CLK
clk => banco[25][25].CLK
clk => banco[25][26].CLK
clk => banco[25][27].CLK
clk => banco[25][28].CLK
clk => banco[25][29].CLK
clk => banco[25][30].CLK
clk => banco[25][31].CLK
clk => banco[26][0].CLK
clk => banco[26][1].CLK
clk => banco[26][2].CLK
clk => banco[26][3].CLK
clk => banco[26][4].CLK
clk => banco[26][5].CLK
clk => banco[26][6].CLK
clk => banco[26][7].CLK
clk => banco[26][8].CLK
clk => banco[26][9].CLK
clk => banco[26][10].CLK
clk => banco[26][11].CLK
clk => banco[26][12].CLK
clk => banco[26][13].CLK
clk => banco[26][14].CLK
clk => banco[26][15].CLK
clk => banco[26][16].CLK
clk => banco[26][17].CLK
clk => banco[26][18].CLK
clk => banco[26][19].CLK
clk => banco[26][20].CLK
clk => banco[26][21].CLK
clk => banco[26][22].CLK
clk => banco[26][23].CLK
clk => banco[26][24].CLK
clk => banco[26][25].CLK
clk => banco[26][26].CLK
clk => banco[26][27].CLK
clk => banco[26][28].CLK
clk => banco[26][29].CLK
clk => banco[26][30].CLK
clk => banco[26][31].CLK
clk => banco[27][0].CLK
clk => banco[27][1].CLK
clk => banco[27][2].CLK
clk => banco[27][3].CLK
clk => banco[27][4].CLK
clk => banco[27][5].CLK
clk => banco[27][6].CLK
clk => banco[27][7].CLK
clk => banco[27][8].CLK
clk => banco[27][9].CLK
clk => banco[27][10].CLK
clk => banco[27][11].CLK
clk => banco[27][12].CLK
clk => banco[27][13].CLK
clk => banco[27][14].CLK
clk => banco[27][15].CLK
clk => banco[27][16].CLK
clk => banco[27][17].CLK
clk => banco[27][18].CLK
clk => banco[27][19].CLK
clk => banco[27][20].CLK
clk => banco[27][21].CLK
clk => banco[27][22].CLK
clk => banco[27][23].CLK
clk => banco[27][24].CLK
clk => banco[27][25].CLK
clk => banco[27][26].CLK
clk => banco[27][27].CLK
clk => banco[27][28].CLK
clk => banco[27][29].CLK
clk => banco[27][30].CLK
clk => banco[27][31].CLK
clk => banco[28][0].CLK
clk => banco[28][1].CLK
clk => banco[28][2].CLK
clk => banco[28][3].CLK
clk => banco[28][4].CLK
clk => banco[28][5].CLK
clk => banco[28][6].CLK
clk => banco[28][7].CLK
clk => banco[28][8].CLK
clk => banco[28][9].CLK
clk => banco[28][10].CLK
clk => banco[28][11].CLK
clk => banco[28][12].CLK
clk => banco[28][13].CLK
clk => banco[28][14].CLK
clk => banco[28][15].CLK
clk => banco[28][16].CLK
clk => banco[28][17].CLK
clk => banco[28][18].CLK
clk => banco[28][19].CLK
clk => banco[28][20].CLK
clk => banco[28][21].CLK
clk => banco[28][22].CLK
clk => banco[28][23].CLK
clk => banco[28][24].CLK
clk => banco[28][25].CLK
clk => banco[28][26].CLK
clk => banco[28][27].CLK
clk => banco[28][28].CLK
clk => banco[28][29].CLK
clk => banco[28][30].CLK
clk => banco[28][31].CLK
clk => banco[29][0].CLK
clk => banco[29][1].CLK
clk => banco[29][2].CLK
clk => banco[29][3].CLK
clk => banco[29][4].CLK
clk => banco[29][5].CLK
clk => banco[29][6].CLK
clk => banco[29][7].CLK
clk => banco[29][8].CLK
clk => banco[29][9].CLK
clk => banco[29][10].CLK
clk => banco[29][11].CLK
clk => banco[29][12].CLK
clk => banco[29][13].CLK
clk => banco[29][14].CLK
clk => banco[29][15].CLK
clk => banco[29][16].CLK
clk => banco[29][17].CLK
clk => banco[29][18].CLK
clk => banco[29][19].CLK
clk => banco[29][20].CLK
clk => banco[29][21].CLK
clk => banco[29][22].CLK
clk => banco[29][23].CLK
clk => banco[29][24].CLK
clk => banco[29][25].CLK
clk => banco[29][26].CLK
clk => banco[29][27].CLK
clk => banco[29][28].CLK
clk => banco[29][29].CLK
clk => banco[29][30].CLK
clk => banco[29][31].CLK
clk => banco[30][0].CLK
clk => banco[30][1].CLK
clk => banco[30][2].CLK
clk => banco[30][3].CLK
clk => banco[30][4].CLK
clk => banco[30][5].CLK
clk => banco[30][6].CLK
clk => banco[30][7].CLK
clk => banco[30][8].CLK
clk => banco[30][9].CLK
clk => banco[30][10].CLK
clk => banco[30][11].CLK
clk => banco[30][12].CLK
clk => banco[30][13].CLK
clk => banco[30][14].CLK
clk => banco[30][15].CLK
clk => banco[30][16].CLK
clk => banco[30][17].CLK
clk => banco[30][18].CLK
clk => banco[30][19].CLK
clk => banco[30][20].CLK
clk => banco[30][21].CLK
clk => banco[30][22].CLK
clk => banco[30][23].CLK
clk => banco[30][24].CLK
clk => banco[30][25].CLK
clk => banco[30][26].CLK
clk => banco[30][27].CLK
clk => banco[30][28].CLK
clk => banco[30][29].CLK
clk => banco[30][30].CLK
clk => banco[30][31].CLK
clk => banco[31][0].CLK
clk => banco[31][1].CLK
clk => banco[31][2].CLK
clk => banco[31][3].CLK
clk => banco[31][4].CLK
clk => banco[31][5].CLK
clk => banco[31][6].CLK
clk => banco[31][7].CLK
clk => banco[31][8].CLK
clk => banco[31][9].CLK
clk => banco[31][10].CLK
clk => banco[31][11].CLK
clk => banco[31][12].CLK
clk => banco[31][13].CLK
clk => banco[31][14].CLK
clk => banco[31][15].CLK
clk => banco[31][16].CLK
clk => banco[31][17].CLK
clk => banco[31][18].CLK
clk => banco[31][19].CLK
clk => banco[31][20].CLK
clk => banco[31][21].CLK
clk => banco[31][22].CLK
clk => banco[31][23].CLK
clk => banco[31][24].CLK
clk => banco[31][25].CLK
clk => banco[31][26].CLK
clk => banco[31][27].CLK
clk => banco[31][28].CLK
clk => banco[31][29].CLK
clk => banco[31][30].CLK
clk => banco[31][31].CLK
selA[0] => LessThan0.IN12
selA[0] => Mux0.IN4
selA[0] => Mux1.IN4
selA[0] => Mux2.IN4
selA[0] => Mux3.IN4
selA[0] => Mux4.IN4
selA[0] => Mux5.IN4
selA[0] => Mux6.IN4
selA[0] => Mux7.IN4
selA[0] => Mux8.IN4
selA[0] => Mux9.IN4
selA[0] => Mux10.IN4
selA[0] => Mux11.IN4
selA[0] => Mux12.IN4
selA[0] => Mux13.IN4
selA[0] => Mux14.IN4
selA[0] => Mux15.IN4
selA[0] => Mux16.IN4
selA[0] => Mux17.IN4
selA[0] => Mux18.IN4
selA[0] => Mux19.IN4
selA[0] => Mux20.IN4
selA[0] => Mux21.IN4
selA[0] => Mux22.IN4
selA[0] => Mux23.IN4
selA[0] => Mux24.IN4
selA[0] => Mux25.IN4
selA[0] => Mux26.IN4
selA[0] => Mux27.IN4
selA[0] => Mux28.IN4
selA[0] => Mux29.IN4
selA[0] => Mux30.IN4
selA[0] => Mux31.IN4
selA[1] => LessThan0.IN11
selA[1] => Mux0.IN3
selA[1] => Mux1.IN3
selA[1] => Mux2.IN3
selA[1] => Mux3.IN3
selA[1] => Mux4.IN3
selA[1] => Mux5.IN3
selA[1] => Mux6.IN3
selA[1] => Mux7.IN3
selA[1] => Mux8.IN3
selA[1] => Mux9.IN3
selA[1] => Mux10.IN3
selA[1] => Mux11.IN3
selA[1] => Mux12.IN3
selA[1] => Mux13.IN3
selA[1] => Mux14.IN3
selA[1] => Mux15.IN3
selA[1] => Mux16.IN3
selA[1] => Mux17.IN3
selA[1] => Mux18.IN3
selA[1] => Mux19.IN3
selA[1] => Mux20.IN3
selA[1] => Mux21.IN3
selA[1] => Mux22.IN3
selA[1] => Mux23.IN3
selA[1] => Mux24.IN3
selA[1] => Mux25.IN3
selA[1] => Mux26.IN3
selA[1] => Mux27.IN3
selA[1] => Mux28.IN3
selA[1] => Mux29.IN3
selA[1] => Mux30.IN3
selA[1] => Mux31.IN3
selA[2] => LessThan0.IN10
selA[2] => Mux0.IN2
selA[2] => Mux1.IN2
selA[2] => Mux2.IN2
selA[2] => Mux3.IN2
selA[2] => Mux4.IN2
selA[2] => Mux5.IN2
selA[2] => Mux6.IN2
selA[2] => Mux7.IN2
selA[2] => Mux8.IN2
selA[2] => Mux9.IN2
selA[2] => Mux10.IN2
selA[2] => Mux11.IN2
selA[2] => Mux12.IN2
selA[2] => Mux13.IN2
selA[2] => Mux14.IN2
selA[2] => Mux15.IN2
selA[2] => Mux16.IN2
selA[2] => Mux17.IN2
selA[2] => Mux18.IN2
selA[2] => Mux19.IN2
selA[2] => Mux20.IN2
selA[2] => Mux21.IN2
selA[2] => Mux22.IN2
selA[2] => Mux23.IN2
selA[2] => Mux24.IN2
selA[2] => Mux25.IN2
selA[2] => Mux26.IN2
selA[2] => Mux27.IN2
selA[2] => Mux28.IN2
selA[2] => Mux29.IN2
selA[2] => Mux30.IN2
selA[2] => Mux31.IN2
selA[3] => LessThan0.IN9
selA[3] => Mux0.IN1
selA[3] => Mux1.IN1
selA[3] => Mux2.IN1
selA[3] => Mux3.IN1
selA[3] => Mux4.IN1
selA[3] => Mux5.IN1
selA[3] => Mux6.IN1
selA[3] => Mux7.IN1
selA[3] => Mux8.IN1
selA[3] => Mux9.IN1
selA[3] => Mux10.IN1
selA[3] => Mux11.IN1
selA[3] => Mux12.IN1
selA[3] => Mux13.IN1
selA[3] => Mux14.IN1
selA[3] => Mux15.IN1
selA[3] => Mux16.IN1
selA[3] => Mux17.IN1
selA[3] => Mux18.IN1
selA[3] => Mux19.IN1
selA[3] => Mux20.IN1
selA[3] => Mux21.IN1
selA[3] => Mux22.IN1
selA[3] => Mux23.IN1
selA[3] => Mux24.IN1
selA[3] => Mux25.IN1
selA[3] => Mux26.IN1
selA[3] => Mux27.IN1
selA[3] => Mux28.IN1
selA[3] => Mux29.IN1
selA[3] => Mux30.IN1
selA[3] => Mux31.IN1
selA[4] => LessThan0.IN8
selA[4] => Mux0.IN0
selA[4] => Mux1.IN0
selA[4] => Mux2.IN0
selA[4] => Mux3.IN0
selA[4] => Mux4.IN0
selA[4] => Mux5.IN0
selA[4] => Mux6.IN0
selA[4] => Mux7.IN0
selA[4] => Mux8.IN0
selA[4] => Mux9.IN0
selA[4] => Mux10.IN0
selA[4] => Mux11.IN0
selA[4] => Mux12.IN0
selA[4] => Mux13.IN0
selA[4] => Mux14.IN0
selA[4] => Mux15.IN0
selA[4] => Mux16.IN0
selA[4] => Mux17.IN0
selA[4] => Mux18.IN0
selA[4] => Mux19.IN0
selA[4] => Mux20.IN0
selA[4] => Mux21.IN0
selA[4] => Mux22.IN0
selA[4] => Mux23.IN0
selA[4] => Mux24.IN0
selA[4] => Mux25.IN0
selA[4] => Mux26.IN0
selA[4] => Mux27.IN0
selA[4] => Mux28.IN0
selA[4] => Mux29.IN0
selA[4] => Mux30.IN0
selA[4] => Mux31.IN0
selA[5] => LessThan0.IN7
selB[0] => Mux32.IN4
selB[0] => Mux33.IN4
selB[0] => Mux34.IN4
selB[0] => Mux35.IN4
selB[0] => Mux36.IN4
selB[0] => Mux37.IN4
selB[0] => Mux38.IN4
selB[0] => Mux39.IN4
selB[0] => Mux40.IN4
selB[0] => Mux41.IN4
selB[0] => Mux42.IN4
selB[0] => Mux43.IN4
selB[0] => Mux44.IN4
selB[0] => Mux45.IN4
selB[0] => Mux46.IN4
selB[0] => Mux47.IN4
selB[0] => Mux48.IN4
selB[0] => Mux49.IN4
selB[0] => Mux50.IN4
selB[0] => Mux51.IN4
selB[0] => Mux52.IN4
selB[0] => Mux53.IN4
selB[0] => Mux54.IN4
selB[0] => Mux55.IN4
selB[0] => Mux56.IN4
selB[0] => Mux57.IN4
selB[0] => Mux58.IN4
selB[0] => Mux59.IN4
selB[0] => Mux60.IN4
selB[0] => Mux61.IN4
selB[0] => Mux62.IN4
selB[0] => Mux63.IN4
selB[1] => Mux32.IN3
selB[1] => Mux33.IN3
selB[1] => Mux34.IN3
selB[1] => Mux35.IN3
selB[1] => Mux36.IN3
selB[1] => Mux37.IN3
selB[1] => Mux38.IN3
selB[1] => Mux39.IN3
selB[1] => Mux40.IN3
selB[1] => Mux41.IN3
selB[1] => Mux42.IN3
selB[1] => Mux43.IN3
selB[1] => Mux44.IN3
selB[1] => Mux45.IN3
selB[1] => Mux46.IN3
selB[1] => Mux47.IN3
selB[1] => Mux48.IN3
selB[1] => Mux49.IN3
selB[1] => Mux50.IN3
selB[1] => Mux51.IN3
selB[1] => Mux52.IN3
selB[1] => Mux53.IN3
selB[1] => Mux54.IN3
selB[1] => Mux55.IN3
selB[1] => Mux56.IN3
selB[1] => Mux57.IN3
selB[1] => Mux58.IN3
selB[1] => Mux59.IN3
selB[1] => Mux60.IN3
selB[1] => Mux61.IN3
selB[1] => Mux62.IN3
selB[1] => Mux63.IN3
selB[2] => Mux32.IN2
selB[2] => Mux33.IN2
selB[2] => Mux34.IN2
selB[2] => Mux35.IN2
selB[2] => Mux36.IN2
selB[2] => Mux37.IN2
selB[2] => Mux38.IN2
selB[2] => Mux39.IN2
selB[2] => Mux40.IN2
selB[2] => Mux41.IN2
selB[2] => Mux42.IN2
selB[2] => Mux43.IN2
selB[2] => Mux44.IN2
selB[2] => Mux45.IN2
selB[2] => Mux46.IN2
selB[2] => Mux47.IN2
selB[2] => Mux48.IN2
selB[2] => Mux49.IN2
selB[2] => Mux50.IN2
selB[2] => Mux51.IN2
selB[2] => Mux52.IN2
selB[2] => Mux53.IN2
selB[2] => Mux54.IN2
selB[2] => Mux55.IN2
selB[2] => Mux56.IN2
selB[2] => Mux57.IN2
selB[2] => Mux58.IN2
selB[2] => Mux59.IN2
selB[2] => Mux60.IN2
selB[2] => Mux61.IN2
selB[2] => Mux62.IN2
selB[2] => Mux63.IN2
selB[3] => Mux32.IN1
selB[3] => Mux33.IN1
selB[3] => Mux34.IN1
selB[3] => Mux35.IN1
selB[3] => Mux36.IN1
selB[3] => Mux37.IN1
selB[3] => Mux38.IN1
selB[3] => Mux39.IN1
selB[3] => Mux40.IN1
selB[3] => Mux41.IN1
selB[3] => Mux42.IN1
selB[3] => Mux43.IN1
selB[3] => Mux44.IN1
selB[3] => Mux45.IN1
selB[3] => Mux46.IN1
selB[3] => Mux47.IN1
selB[3] => Mux48.IN1
selB[3] => Mux49.IN1
selB[3] => Mux50.IN1
selB[3] => Mux51.IN1
selB[3] => Mux52.IN1
selB[3] => Mux53.IN1
selB[3] => Mux54.IN1
selB[3] => Mux55.IN1
selB[3] => Mux56.IN1
selB[3] => Mux57.IN1
selB[3] => Mux58.IN1
selB[3] => Mux59.IN1
selB[3] => Mux60.IN1
selB[3] => Mux61.IN1
selB[3] => Mux62.IN1
selB[3] => Mux63.IN1
selB[4] => Mux32.IN0
selB[4] => Mux33.IN0
selB[4] => Mux34.IN0
selB[4] => Mux35.IN0
selB[4] => Mux36.IN0
selB[4] => Mux37.IN0
selB[4] => Mux38.IN0
selB[4] => Mux39.IN0
selB[4] => Mux40.IN0
selB[4] => Mux41.IN0
selB[4] => Mux42.IN0
selB[4] => Mux43.IN0
selB[4] => Mux44.IN0
selB[4] => Mux45.IN0
selB[4] => Mux46.IN0
selB[4] => Mux47.IN0
selB[4] => Mux48.IN0
selB[4] => Mux49.IN0
selB[4] => Mux50.IN0
selB[4] => Mux51.IN0
selB[4] => Mux52.IN0
selB[4] => Mux53.IN0
selB[4] => Mux54.IN0
selB[4] => Mux55.IN0
selB[4] => Mux56.IN0
selB[4] => Mux57.IN0
selB[4] => Mux58.IN0
selB[4] => Mux59.IN0
selB[4] => Mux60.IN0
selB[4] => Mux61.IN0
selB[4] => Mux62.IN0
selB[4] => Mux63.IN0
inPC[0] => outA.DATAA
inPC[1] => outA.DATAA
inPC[2] => outA.DATAA
inPC[3] => outA.DATAA
inPC[4] => outA.DATAA
inPC[5] => outA.DATAA
inPC[6] => outA.DATAA
inPC[7] => outA.DATAA
inPC[8] => outA.DATAA
inPC[9] => outA.DATAA
inPC[10] => outA.DATAA
inPC[11] => outA.DATAA
inPC[12] => outA.DATAA
inPC[13] => outA.DATAA
inPC[14] => outA.DATAA
inPC[15] => outA.DATAA
inPC[16] => outA.DATAA
inPC[17] => outA.DATAA
inPC[18] => outA.DATAA
inPC[19] => outA.DATAA
inPC[20] => outA.DATAA
inPC[21] => outA.DATAA
inPC[22] => outA.DATAA
inPC[23] => outA.DATAA
inPC[24] => outA.DATAA
inPC[25] => outA.DATAA
inPC[26] => outA.DATAA
inPC[27] => outA.DATAA
inPC[28] => outA.DATAA
inPC[29] => outA.DATAA
inPC[30] => outA.DATAA
inPC[31] => outA.DATAA
rd[0] => Decoder0.IN4
rd[0] => Equal0.IN31
rd[1] => Decoder0.IN3
rd[1] => Equal0.IN30
rd[2] => Decoder0.IN2
rd[2] => Equal0.IN29
rd[3] => Decoder0.IN1
rd[3] => Equal0.IN28
rd[4] => Decoder0.IN0
rd[4] => Equal0.IN27
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[0] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[1] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[2] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[3] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[4] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[5] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[6] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[7] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[8] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[9] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[10] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[11] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[12] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[13] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[14] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[15] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[16] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[17] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[18] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[19] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[20] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[21] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[22] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[23] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[24] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[25] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[26] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[27] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[28] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[29] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[30] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
busC[31] => banco.DATAB
reset => banco[0][0].ACLR
reset => banco[0][1].ACLR
reset => banco[0][2].ACLR
reset => banco[0][3].ACLR
reset => banco[0][4].ACLR
reset => banco[0][5].ACLR
reset => banco[0][6].ACLR
reset => banco[0][7].ACLR
reset => banco[0][8].ACLR
reset => banco[0][9].ACLR
reset => banco[0][10].ACLR
reset => banco[0][11].ACLR
reset => banco[0][12].ACLR
reset => banco[0][13].ACLR
reset => banco[0][14].ACLR
reset => banco[0][15].ACLR
reset => banco[0][16].ACLR
reset => banco[0][17].ACLR
reset => banco[0][18].ACLR
reset => banco[0][19].ACLR
reset => banco[0][20].ACLR
reset => banco[0][21].ACLR
reset => banco[0][22].ACLR
reset => banco[0][23].ACLR
reset => banco[0][24].ACLR
reset => banco[0][25].ACLR
reset => banco[0][26].ACLR
reset => banco[0][27].ACLR
reset => banco[0][28].ACLR
reset => banco[0][29].ACLR
reset => banco[0][30].ACLR
reset => banco[0][31].ACLR
reset => banco[1][0].ACLR
reset => banco[1][1].ACLR
reset => banco[1][2].ACLR
reset => banco[1][3].ACLR
reset => banco[1][4].ACLR
reset => banco[1][5].ACLR
reset => banco[1][6].ACLR
reset => banco[1][7].ACLR
reset => banco[1][8].ACLR
reset => banco[1][9].ACLR
reset => banco[1][10].ACLR
reset => banco[1][11].ACLR
reset => banco[1][12].ACLR
reset => banco[1][13].ACLR
reset => banco[1][14].ACLR
reset => banco[1][15].ACLR
reset => banco[1][16].ACLR
reset => banco[1][17].ACLR
reset => banco[1][18].ACLR
reset => banco[1][19].ACLR
reset => banco[1][20].ACLR
reset => banco[1][21].ACLR
reset => banco[1][22].ACLR
reset => banco[1][23].ACLR
reset => banco[1][24].ACLR
reset => banco[1][25].ACLR
reset => banco[1][26].ACLR
reset => banco[1][27].ACLR
reset => banco[1][28].ACLR
reset => banco[1][29].ACLR
reset => banco[1][30].ACLR
reset => banco[1][31].ACLR
reset => banco[2][0].ACLR
reset => banco[2][1].ACLR
reset => banco[2][2].ACLR
reset => banco[2][3].ACLR
reset => banco[2][4].ACLR
reset => banco[2][5].ACLR
reset => banco[2][6].ACLR
reset => banco[2][7].ACLR
reset => banco[2][8].ACLR
reset => banco[2][9].ACLR
reset => banco[2][10].ACLR
reset => banco[2][11].ACLR
reset => banco[2][12].ACLR
reset => banco[2][13].ACLR
reset => banco[2][14].ACLR
reset => banco[2][15].ACLR
reset => banco[2][16].ACLR
reset => banco[2][17].ACLR
reset => banco[2][18].ACLR
reset => banco[2][19].ACLR
reset => banco[2][20].ACLR
reset => banco[2][21].ACLR
reset => banco[2][22].ACLR
reset => banco[2][23].ACLR
reset => banco[2][24].ACLR
reset => banco[2][25].ACLR
reset => banco[2][26].ACLR
reset => banco[2][27].ACLR
reset => banco[2][28].ACLR
reset => banco[2][29].ACLR
reset => banco[2][30].ACLR
reset => banco[2][31].ACLR
reset => banco[3][0].ACLR
reset => banco[3][1].ACLR
reset => banco[3][2].ACLR
reset => banco[3][3].ACLR
reset => banco[3][4].ACLR
reset => banco[3][5].ACLR
reset => banco[3][6].ACLR
reset => banco[3][7].ACLR
reset => banco[3][8].ACLR
reset => banco[3][9].ACLR
reset => banco[3][10].ACLR
reset => banco[3][11].ACLR
reset => banco[3][12].ACLR
reset => banco[3][13].ACLR
reset => banco[3][14].ACLR
reset => banco[3][15].ACLR
reset => banco[3][16].ACLR
reset => banco[3][17].ACLR
reset => banco[3][18].ACLR
reset => banco[3][19].ACLR
reset => banco[3][20].ACLR
reset => banco[3][21].ACLR
reset => banco[3][22].ACLR
reset => banco[3][23].ACLR
reset => banco[3][24].ACLR
reset => banco[3][25].ACLR
reset => banco[3][26].ACLR
reset => banco[3][27].ACLR
reset => banco[3][28].ACLR
reset => banco[3][29].ACLR
reset => banco[3][30].ACLR
reset => banco[3][31].ACLR
reset => banco[4][0].ACLR
reset => banco[4][1].ACLR
reset => banco[4][2].ACLR
reset => banco[4][3].ACLR
reset => banco[4][4].ACLR
reset => banco[4][5].ACLR
reset => banco[4][6].ACLR
reset => banco[4][7].ACLR
reset => banco[4][8].ACLR
reset => banco[4][9].ACLR
reset => banco[4][10].ACLR
reset => banco[4][11].ACLR
reset => banco[4][12].ACLR
reset => banco[4][13].ACLR
reset => banco[4][14].ACLR
reset => banco[4][15].ACLR
reset => banco[4][16].ACLR
reset => banco[4][17].ACLR
reset => banco[4][18].ACLR
reset => banco[4][19].ACLR
reset => banco[4][20].ACLR
reset => banco[4][21].ACLR
reset => banco[4][22].ACLR
reset => banco[4][23].ACLR
reset => banco[4][24].ACLR
reset => banco[4][25].ACLR
reset => banco[4][26].ACLR
reset => banco[4][27].ACLR
reset => banco[4][28].ACLR
reset => banco[4][29].ACLR
reset => banco[4][30].ACLR
reset => banco[4][31].ACLR
reset => banco[5][0].ACLR
reset => banco[5][1].ACLR
reset => banco[5][2].ACLR
reset => banco[5][3].ACLR
reset => banco[5][4].ACLR
reset => banco[5][5].ACLR
reset => banco[5][6].ACLR
reset => banco[5][7].ACLR
reset => banco[5][8].ACLR
reset => banco[5][9].ACLR
reset => banco[5][10].ACLR
reset => banco[5][11].ACLR
reset => banco[5][12].ACLR
reset => banco[5][13].ACLR
reset => banco[5][14].ACLR
reset => banco[5][15].ACLR
reset => banco[5][16].ACLR
reset => banco[5][17].ACLR
reset => banco[5][18].ACLR
reset => banco[5][19].ACLR
reset => banco[5][20].ACLR
reset => banco[5][21].ACLR
reset => banco[5][22].ACLR
reset => banco[5][23].ACLR
reset => banco[5][24].ACLR
reset => banco[5][25].ACLR
reset => banco[5][26].ACLR
reset => banco[5][27].ACLR
reset => banco[5][28].ACLR
reset => banco[5][29].ACLR
reset => banco[5][30].ACLR
reset => banco[5][31].ACLR
reset => banco[6][0].ACLR
reset => banco[6][1].ACLR
reset => banco[6][2].ACLR
reset => banco[6][3].ACLR
reset => banco[6][4].ACLR
reset => banco[6][5].ACLR
reset => banco[6][6].ACLR
reset => banco[6][7].ACLR
reset => banco[6][8].ACLR
reset => banco[6][9].ACLR
reset => banco[6][10].ACLR
reset => banco[6][11].ACLR
reset => banco[6][12].ACLR
reset => banco[6][13].ACLR
reset => banco[6][14].ACLR
reset => banco[6][15].ACLR
reset => banco[6][16].ACLR
reset => banco[6][17].ACLR
reset => banco[6][18].ACLR
reset => banco[6][19].ACLR
reset => banco[6][20].ACLR
reset => banco[6][21].ACLR
reset => banco[6][22].ACLR
reset => banco[6][23].ACLR
reset => banco[6][24].ACLR
reset => banco[6][25].ACLR
reset => banco[6][26].ACLR
reset => banco[6][27].ACLR
reset => banco[6][28].ACLR
reset => banco[6][29].ACLR
reset => banco[6][30].ACLR
reset => banco[6][31].ACLR
reset => banco[7][0].ACLR
reset => banco[7][1].ACLR
reset => banco[7][2].ACLR
reset => banco[7][3].ACLR
reset => banco[7][4].ACLR
reset => banco[7][5].ACLR
reset => banco[7][6].ACLR
reset => banco[7][7].ACLR
reset => banco[7][8].ACLR
reset => banco[7][9].ACLR
reset => banco[7][10].ACLR
reset => banco[7][11].ACLR
reset => banco[7][12].ACLR
reset => banco[7][13].ACLR
reset => banco[7][14].ACLR
reset => banco[7][15].ACLR
reset => banco[7][16].ACLR
reset => banco[7][17].ACLR
reset => banco[7][18].ACLR
reset => banco[7][19].ACLR
reset => banco[7][20].ACLR
reset => banco[7][21].ACLR
reset => banco[7][22].ACLR
reset => banco[7][23].ACLR
reset => banco[7][24].ACLR
reset => banco[7][25].ACLR
reset => banco[7][26].ACLR
reset => banco[7][27].ACLR
reset => banco[7][28].ACLR
reset => banco[7][29].ACLR
reset => banco[7][30].ACLR
reset => banco[7][31].ACLR
reset => banco[8][0].ACLR
reset => banco[8][1].ACLR
reset => banco[8][2].ACLR
reset => banco[8][3].ACLR
reset => banco[8][4].ACLR
reset => banco[8][5].ACLR
reset => banco[8][6].ACLR
reset => banco[8][7].ACLR
reset => banco[8][8].ACLR
reset => banco[8][9].ACLR
reset => banco[8][10].ACLR
reset => banco[8][11].ACLR
reset => banco[8][12].ACLR
reset => banco[8][13].ACLR
reset => banco[8][14].ACLR
reset => banco[8][15].ACLR
reset => banco[8][16].ACLR
reset => banco[8][17].ACLR
reset => banco[8][18].ACLR
reset => banco[8][19].ACLR
reset => banco[8][20].ACLR
reset => banco[8][21].ACLR
reset => banco[8][22].ACLR
reset => banco[8][23].ACLR
reset => banco[8][24].ACLR
reset => banco[8][25].ACLR
reset => banco[8][26].ACLR
reset => banco[8][27].ACLR
reset => banco[8][28].ACLR
reset => banco[8][29].ACLR
reset => banco[8][30].ACLR
reset => banco[8][31].ACLR
reset => banco[9][0].ACLR
reset => banco[9][1].ACLR
reset => banco[9][2].ACLR
reset => banco[9][3].ACLR
reset => banco[9][4].ACLR
reset => banco[9][5].ACLR
reset => banco[9][6].ACLR
reset => banco[9][7].ACLR
reset => banco[9][8].ACLR
reset => banco[9][9].ACLR
reset => banco[9][10].ACLR
reset => banco[9][11].ACLR
reset => banco[9][12].ACLR
reset => banco[9][13].ACLR
reset => banco[9][14].ACLR
reset => banco[9][15].ACLR
reset => banco[9][16].ACLR
reset => banco[9][17].ACLR
reset => banco[9][18].ACLR
reset => banco[9][19].ACLR
reset => banco[9][20].ACLR
reset => banco[9][21].ACLR
reset => banco[9][22].ACLR
reset => banco[9][23].ACLR
reset => banco[9][24].ACLR
reset => banco[9][25].ACLR
reset => banco[9][26].ACLR
reset => banco[9][27].ACLR
reset => banco[9][28].ACLR
reset => banco[9][29].ACLR
reset => banco[9][30].ACLR
reset => banco[9][31].ACLR
reset => banco[10][0].ACLR
reset => banco[10][1].ACLR
reset => banco[10][2].ACLR
reset => banco[10][3].ACLR
reset => banco[10][4].ACLR
reset => banco[10][5].ACLR
reset => banco[10][6].ACLR
reset => banco[10][7].ACLR
reset => banco[10][8].ACLR
reset => banco[10][9].ACLR
reset => banco[10][10].ACLR
reset => banco[10][11].ACLR
reset => banco[10][12].ACLR
reset => banco[10][13].ACLR
reset => banco[10][14].ACLR
reset => banco[10][15].ACLR
reset => banco[10][16].ACLR
reset => banco[10][17].ACLR
reset => banco[10][18].ACLR
reset => banco[10][19].ACLR
reset => banco[10][20].ACLR
reset => banco[10][21].ACLR
reset => banco[10][22].ACLR
reset => banco[10][23].ACLR
reset => banco[10][24].ACLR
reset => banco[10][25].ACLR
reset => banco[10][26].ACLR
reset => banco[10][27].ACLR
reset => banco[10][28].ACLR
reset => banco[10][29].ACLR
reset => banco[10][30].ACLR
reset => banco[10][31].ACLR
reset => banco[11][0].ACLR
reset => banco[11][1].ACLR
reset => banco[11][2].ACLR
reset => banco[11][3].ACLR
reset => banco[11][4].ACLR
reset => banco[11][5].ACLR
reset => banco[11][6].ACLR
reset => banco[11][7].ACLR
reset => banco[11][8].ACLR
reset => banco[11][9].ACLR
reset => banco[11][10].ACLR
reset => banco[11][11].ACLR
reset => banco[11][12].ACLR
reset => banco[11][13].ACLR
reset => banco[11][14].ACLR
reset => banco[11][15].ACLR
reset => banco[11][16].ACLR
reset => banco[11][17].ACLR
reset => banco[11][18].ACLR
reset => banco[11][19].ACLR
reset => banco[11][20].ACLR
reset => banco[11][21].ACLR
reset => banco[11][22].ACLR
reset => banco[11][23].ACLR
reset => banco[11][24].ACLR
reset => banco[11][25].ACLR
reset => banco[11][26].ACLR
reset => banco[11][27].ACLR
reset => banco[11][28].ACLR
reset => banco[11][29].ACLR
reset => banco[11][30].ACLR
reset => banco[11][31].ACLR
reset => banco[12][0].ACLR
reset => banco[12][1].ACLR
reset => banco[12][2].ACLR
reset => banco[12][3].ACLR
reset => banco[12][4].ACLR
reset => banco[12][5].ACLR
reset => banco[12][6].ACLR
reset => banco[12][7].ACLR
reset => banco[12][8].ACLR
reset => banco[12][9].ACLR
reset => banco[12][10].ACLR
reset => banco[12][11].ACLR
reset => banco[12][12].ACLR
reset => banco[12][13].ACLR
reset => banco[12][14].ACLR
reset => banco[12][15].ACLR
reset => banco[12][16].ACLR
reset => banco[12][17].ACLR
reset => banco[12][18].ACLR
reset => banco[12][19].ACLR
reset => banco[12][20].ACLR
reset => banco[12][21].ACLR
reset => banco[12][22].ACLR
reset => banco[12][23].ACLR
reset => banco[12][24].ACLR
reset => banco[12][25].ACLR
reset => banco[12][26].ACLR
reset => banco[12][27].ACLR
reset => banco[12][28].ACLR
reset => banco[12][29].ACLR
reset => banco[12][30].ACLR
reset => banco[12][31].ACLR
reset => banco[13][0].ACLR
reset => banco[13][1].ACLR
reset => banco[13][2].ACLR
reset => banco[13][3].ACLR
reset => banco[13][4].ACLR
reset => banco[13][5].ACLR
reset => banco[13][6].ACLR
reset => banco[13][7].ACLR
reset => banco[13][8].ACLR
reset => banco[13][9].ACLR
reset => banco[13][10].ACLR
reset => banco[13][11].ACLR
reset => banco[13][12].ACLR
reset => banco[13][13].ACLR
reset => banco[13][14].ACLR
reset => banco[13][15].ACLR
reset => banco[13][16].ACLR
reset => banco[13][17].ACLR
reset => banco[13][18].ACLR
reset => banco[13][19].ACLR
reset => banco[13][20].ACLR
reset => banco[13][21].ACLR
reset => banco[13][22].ACLR
reset => banco[13][23].ACLR
reset => banco[13][24].ACLR
reset => banco[13][25].ACLR
reset => banco[13][26].ACLR
reset => banco[13][27].ACLR
reset => banco[13][28].ACLR
reset => banco[13][29].ACLR
reset => banco[13][30].ACLR
reset => banco[13][31].ACLR
reset => banco[14][0].ACLR
reset => banco[14][1].ACLR
reset => banco[14][2].ACLR
reset => banco[14][3].ACLR
reset => banco[14][4].ACLR
reset => banco[14][5].ACLR
reset => banco[14][6].ACLR
reset => banco[14][7].ACLR
reset => banco[14][8].ACLR
reset => banco[14][9].ACLR
reset => banco[14][10].ACLR
reset => banco[14][11].ACLR
reset => banco[14][12].ACLR
reset => banco[14][13].ACLR
reset => banco[14][14].ACLR
reset => banco[14][15].ACLR
reset => banco[14][16].ACLR
reset => banco[14][17].ACLR
reset => banco[14][18].ACLR
reset => banco[14][19].ACLR
reset => banco[14][20].ACLR
reset => banco[14][21].ACLR
reset => banco[14][22].ACLR
reset => banco[14][23].ACLR
reset => banco[14][24].ACLR
reset => banco[14][25].ACLR
reset => banco[14][26].ACLR
reset => banco[14][27].ACLR
reset => banco[14][28].ACLR
reset => banco[14][29].ACLR
reset => banco[14][30].ACLR
reset => banco[14][31].ACLR
reset => banco[15][0].ACLR
reset => banco[15][1].ACLR
reset => banco[15][2].ACLR
reset => banco[15][3].ACLR
reset => banco[15][4].ACLR
reset => banco[15][5].ACLR
reset => banco[15][6].ACLR
reset => banco[15][7].ACLR
reset => banco[15][8].ACLR
reset => banco[15][9].ACLR
reset => banco[15][10].ACLR
reset => banco[15][11].ACLR
reset => banco[15][12].ACLR
reset => banco[15][13].ACLR
reset => banco[15][14].ACLR
reset => banco[15][15].ACLR
reset => banco[15][16].ACLR
reset => banco[15][17].ACLR
reset => banco[15][18].ACLR
reset => banco[15][19].ACLR
reset => banco[15][20].ACLR
reset => banco[15][21].ACLR
reset => banco[15][22].ACLR
reset => banco[15][23].ACLR
reset => banco[15][24].ACLR
reset => banco[15][25].ACLR
reset => banco[15][26].ACLR
reset => banco[15][27].ACLR
reset => banco[15][28].ACLR
reset => banco[15][29].ACLR
reset => banco[15][30].ACLR
reset => banco[15][31].ACLR
reset => banco[16][0].ACLR
reset => banco[16][1].ACLR
reset => banco[16][2].ACLR
reset => banco[16][3].ACLR
reset => banco[16][4].ACLR
reset => banco[16][5].ACLR
reset => banco[16][6].ACLR
reset => banco[16][7].ACLR
reset => banco[16][8].ACLR
reset => banco[16][9].ACLR
reset => banco[16][10].ACLR
reset => banco[16][11].ACLR
reset => banco[16][12].ACLR
reset => banco[16][13].ACLR
reset => banco[16][14].ACLR
reset => banco[16][15].ACLR
reset => banco[16][16].ACLR
reset => banco[16][17].ACLR
reset => banco[16][18].ACLR
reset => banco[16][19].ACLR
reset => banco[16][20].ACLR
reset => banco[16][21].ACLR
reset => banco[16][22].ACLR
reset => banco[16][23].ACLR
reset => banco[16][24].ACLR
reset => banco[16][25].ACLR
reset => banco[16][26].ACLR
reset => banco[16][27].ACLR
reset => banco[16][28].ACLR
reset => banco[16][29].ACLR
reset => banco[16][30].ACLR
reset => banco[16][31].ACLR
reset => banco[17][0].ACLR
reset => banco[17][1].ACLR
reset => banco[17][2].ACLR
reset => banco[17][3].ACLR
reset => banco[17][4].ACLR
reset => banco[17][5].ACLR
reset => banco[17][6].ACLR
reset => banco[17][7].ACLR
reset => banco[17][8].ACLR
reset => banco[17][9].ACLR
reset => banco[17][10].ACLR
reset => banco[17][11].ACLR
reset => banco[17][12].ACLR
reset => banco[17][13].ACLR
reset => banco[17][14].ACLR
reset => banco[17][15].ACLR
reset => banco[17][16].ACLR
reset => banco[17][17].ACLR
reset => banco[17][18].ACLR
reset => banco[17][19].ACLR
reset => banco[17][20].ACLR
reset => banco[17][21].ACLR
reset => banco[17][22].ACLR
reset => banco[17][23].ACLR
reset => banco[17][24].ACLR
reset => banco[17][25].ACLR
reset => banco[17][26].ACLR
reset => banco[17][27].ACLR
reset => banco[17][28].ACLR
reset => banco[17][29].ACLR
reset => banco[17][30].ACLR
reset => banco[17][31].ACLR
reset => banco[18][0].ACLR
reset => banco[18][1].ACLR
reset => banco[18][2].ACLR
reset => banco[18][3].ACLR
reset => banco[18][4].ACLR
reset => banco[18][5].ACLR
reset => banco[18][6].ACLR
reset => banco[18][7].ACLR
reset => banco[18][8].ACLR
reset => banco[18][9].ACLR
reset => banco[18][10].ACLR
reset => banco[18][11].ACLR
reset => banco[18][12].ACLR
reset => banco[18][13].ACLR
reset => banco[18][14].ACLR
reset => banco[18][15].ACLR
reset => banco[18][16].ACLR
reset => banco[18][17].ACLR
reset => banco[18][18].ACLR
reset => banco[18][19].ACLR
reset => banco[18][20].ACLR
reset => banco[18][21].ACLR
reset => banco[18][22].ACLR
reset => banco[18][23].ACLR
reset => banco[18][24].ACLR
reset => banco[18][25].ACLR
reset => banco[18][26].ACLR
reset => banco[18][27].ACLR
reset => banco[18][28].ACLR
reset => banco[18][29].ACLR
reset => banco[18][30].ACLR
reset => banco[18][31].ACLR
reset => banco[19][0].ACLR
reset => banco[19][1].ACLR
reset => banco[19][2].ACLR
reset => banco[19][3].ACLR
reset => banco[19][4].ACLR
reset => banco[19][5].ACLR
reset => banco[19][6].ACLR
reset => banco[19][7].ACLR
reset => banco[19][8].ACLR
reset => banco[19][9].ACLR
reset => banco[19][10].ACLR
reset => banco[19][11].ACLR
reset => banco[19][12].ACLR
reset => banco[19][13].ACLR
reset => banco[19][14].ACLR
reset => banco[19][15].ACLR
reset => banco[19][16].ACLR
reset => banco[19][17].ACLR
reset => banco[19][18].ACLR
reset => banco[19][19].ACLR
reset => banco[19][20].ACLR
reset => banco[19][21].ACLR
reset => banco[19][22].ACLR
reset => banco[19][23].ACLR
reset => banco[19][24].ACLR
reset => banco[19][25].ACLR
reset => banco[19][26].ACLR
reset => banco[19][27].ACLR
reset => banco[19][28].ACLR
reset => banco[19][29].ACLR
reset => banco[19][30].ACLR
reset => banco[19][31].ACLR
reset => banco[20][0].ACLR
reset => banco[20][1].ACLR
reset => banco[20][2].ACLR
reset => banco[20][3].ACLR
reset => banco[20][4].ACLR
reset => banco[20][5].ACLR
reset => banco[20][6].ACLR
reset => banco[20][7].ACLR
reset => banco[20][8].ACLR
reset => banco[20][9].ACLR
reset => banco[20][10].ACLR
reset => banco[20][11].ACLR
reset => banco[20][12].ACLR
reset => banco[20][13].ACLR
reset => banco[20][14].ACLR
reset => banco[20][15].ACLR
reset => banco[20][16].ACLR
reset => banco[20][17].ACLR
reset => banco[20][18].ACLR
reset => banco[20][19].ACLR
reset => banco[20][20].ACLR
reset => banco[20][21].ACLR
reset => banco[20][22].ACLR
reset => banco[20][23].ACLR
reset => banco[20][24].ACLR
reset => banco[20][25].ACLR
reset => banco[20][26].ACLR
reset => banco[20][27].ACLR
reset => banco[20][28].ACLR
reset => banco[20][29].ACLR
reset => banco[20][30].ACLR
reset => banco[20][31].ACLR
reset => banco[21][0].ACLR
reset => banco[21][1].ACLR
reset => banco[21][2].ACLR
reset => banco[21][3].ACLR
reset => banco[21][4].ACLR
reset => banco[21][5].ACLR
reset => banco[21][6].ACLR
reset => banco[21][7].ACLR
reset => banco[21][8].ACLR
reset => banco[21][9].ACLR
reset => banco[21][10].ACLR
reset => banco[21][11].ACLR
reset => banco[21][12].ACLR
reset => banco[21][13].ACLR
reset => banco[21][14].ACLR
reset => banco[21][15].ACLR
reset => banco[21][16].ACLR
reset => banco[21][17].ACLR
reset => banco[21][18].ACLR
reset => banco[21][19].ACLR
reset => banco[21][20].ACLR
reset => banco[21][21].ACLR
reset => banco[21][22].ACLR
reset => banco[21][23].ACLR
reset => banco[21][24].ACLR
reset => banco[21][25].ACLR
reset => banco[21][26].ACLR
reset => banco[21][27].ACLR
reset => banco[21][28].ACLR
reset => banco[21][29].ACLR
reset => banco[21][30].ACLR
reset => banco[21][31].ACLR
reset => banco[22][0].ACLR
reset => banco[22][1].ACLR
reset => banco[22][2].ACLR
reset => banco[22][3].ACLR
reset => banco[22][4].ACLR
reset => banco[22][5].ACLR
reset => banco[22][6].ACLR
reset => banco[22][7].ACLR
reset => banco[22][8].ACLR
reset => banco[22][9].ACLR
reset => banco[22][10].ACLR
reset => banco[22][11].ACLR
reset => banco[22][12].ACLR
reset => banco[22][13].ACLR
reset => banco[22][14].ACLR
reset => banco[22][15].ACLR
reset => banco[22][16].ACLR
reset => banco[22][17].ACLR
reset => banco[22][18].ACLR
reset => banco[22][19].ACLR
reset => banco[22][20].ACLR
reset => banco[22][21].ACLR
reset => banco[22][22].ACLR
reset => banco[22][23].ACLR
reset => banco[22][24].ACLR
reset => banco[22][25].ACLR
reset => banco[22][26].ACLR
reset => banco[22][27].ACLR
reset => banco[22][28].ACLR
reset => banco[22][29].ACLR
reset => banco[22][30].ACLR
reset => banco[22][31].ACLR
reset => banco[23][0].ACLR
reset => banco[23][1].ACLR
reset => banco[23][2].ACLR
reset => banco[23][3].ACLR
reset => banco[23][4].ACLR
reset => banco[23][5].ACLR
reset => banco[23][6].ACLR
reset => banco[23][7].ACLR
reset => banco[23][8].ACLR
reset => banco[23][9].ACLR
reset => banco[23][10].ACLR
reset => banco[23][11].ACLR
reset => banco[23][12].ACLR
reset => banco[23][13].ACLR
reset => banco[23][14].ACLR
reset => banco[23][15].ACLR
reset => banco[23][16].ACLR
reset => banco[23][17].ACLR
reset => banco[23][18].ACLR
reset => banco[23][19].ACLR
reset => banco[23][20].ACLR
reset => banco[23][21].ACLR
reset => banco[23][22].ACLR
reset => banco[23][23].ACLR
reset => banco[23][24].ACLR
reset => banco[23][25].ACLR
reset => banco[23][26].ACLR
reset => banco[23][27].ACLR
reset => banco[23][28].ACLR
reset => banco[23][29].ACLR
reset => banco[23][30].ACLR
reset => banco[23][31].ACLR
reset => banco[24][0].ACLR
reset => banco[24][1].ACLR
reset => banco[24][2].ACLR
reset => banco[24][3].ACLR
reset => banco[24][4].ACLR
reset => banco[24][5].ACLR
reset => banco[24][6].ACLR
reset => banco[24][7].ACLR
reset => banco[24][8].ACLR
reset => banco[24][9].ACLR
reset => banco[24][10].ACLR
reset => banco[24][11].ACLR
reset => banco[24][12].ACLR
reset => banco[24][13].ACLR
reset => banco[24][14].ACLR
reset => banco[24][15].ACLR
reset => banco[24][16].ACLR
reset => banco[24][17].ACLR
reset => banco[24][18].ACLR
reset => banco[24][19].ACLR
reset => banco[24][20].ACLR
reset => banco[24][21].ACLR
reset => banco[24][22].ACLR
reset => banco[24][23].ACLR
reset => banco[24][24].ACLR
reset => banco[24][25].ACLR
reset => banco[24][26].ACLR
reset => banco[24][27].ACLR
reset => banco[24][28].ACLR
reset => banco[24][29].ACLR
reset => banco[24][30].ACLR
reset => banco[24][31].ACLR
reset => banco[25][0].ACLR
reset => banco[25][1].ACLR
reset => banco[25][2].ACLR
reset => banco[25][3].ACLR
reset => banco[25][4].ACLR
reset => banco[25][5].ACLR
reset => banco[25][6].ACLR
reset => banco[25][7].ACLR
reset => banco[25][8].ACLR
reset => banco[25][9].ACLR
reset => banco[25][10].ACLR
reset => banco[25][11].ACLR
reset => banco[25][12].ACLR
reset => banco[25][13].ACLR
reset => banco[25][14].ACLR
reset => banco[25][15].ACLR
reset => banco[25][16].ACLR
reset => banco[25][17].ACLR
reset => banco[25][18].ACLR
reset => banco[25][19].ACLR
reset => banco[25][20].ACLR
reset => banco[25][21].ACLR
reset => banco[25][22].ACLR
reset => banco[25][23].ACLR
reset => banco[25][24].ACLR
reset => banco[25][25].ACLR
reset => banco[25][26].ACLR
reset => banco[25][27].ACLR
reset => banco[25][28].ACLR
reset => banco[25][29].ACLR
reset => banco[25][30].ACLR
reset => banco[25][31].ACLR
reset => banco[26][0].ACLR
reset => banco[26][1].ACLR
reset => banco[26][2].ACLR
reset => banco[26][3].ACLR
reset => banco[26][4].ACLR
reset => banco[26][5].ACLR
reset => banco[26][6].ACLR
reset => banco[26][7].ACLR
reset => banco[26][8].ACLR
reset => banco[26][9].ACLR
reset => banco[26][10].ACLR
reset => banco[26][11].ACLR
reset => banco[26][12].ACLR
reset => banco[26][13].ACLR
reset => banco[26][14].ACLR
reset => banco[26][15].ACLR
reset => banco[26][16].ACLR
reset => banco[26][17].ACLR
reset => banco[26][18].ACLR
reset => banco[26][19].ACLR
reset => banco[26][20].ACLR
reset => banco[26][21].ACLR
reset => banco[26][22].ACLR
reset => banco[26][23].ACLR
reset => banco[26][24].ACLR
reset => banco[26][25].ACLR
reset => banco[26][26].ACLR
reset => banco[26][27].ACLR
reset => banco[26][28].ACLR
reset => banco[26][29].ACLR
reset => banco[26][30].ACLR
reset => banco[26][31].ACLR
reset => banco[27][0].ACLR
reset => banco[27][1].ACLR
reset => banco[27][2].ACLR
reset => banco[27][3].ACLR
reset => banco[27][4].ACLR
reset => banco[27][5].ACLR
reset => banco[27][6].ACLR
reset => banco[27][7].ACLR
reset => banco[27][8].ACLR
reset => banco[27][9].ACLR
reset => banco[27][10].ACLR
reset => banco[27][11].ACLR
reset => banco[27][12].ACLR
reset => banco[27][13].ACLR
reset => banco[27][14].ACLR
reset => banco[27][15].ACLR
reset => banco[27][16].ACLR
reset => banco[27][17].ACLR
reset => banco[27][18].ACLR
reset => banco[27][19].ACLR
reset => banco[27][20].ACLR
reset => banco[27][21].ACLR
reset => banco[27][22].ACLR
reset => banco[27][23].ACLR
reset => banco[27][24].ACLR
reset => banco[27][25].ACLR
reset => banco[27][26].ACLR
reset => banco[27][27].ACLR
reset => banco[27][28].ACLR
reset => banco[27][29].ACLR
reset => banco[27][30].ACLR
reset => banco[27][31].ACLR
reset => banco[28][0].ACLR
reset => banco[28][1].ACLR
reset => banco[28][2].ACLR
reset => banco[28][3].ACLR
reset => banco[28][4].ACLR
reset => banco[28][5].ACLR
reset => banco[28][6].ACLR
reset => banco[28][7].ACLR
reset => banco[28][8].ACLR
reset => banco[28][9].ACLR
reset => banco[28][10].ACLR
reset => banco[28][11].ACLR
reset => banco[28][12].ACLR
reset => banco[28][13].ACLR
reset => banco[28][14].ACLR
reset => banco[28][15].ACLR
reset => banco[28][16].ACLR
reset => banco[28][17].ACLR
reset => banco[28][18].ACLR
reset => banco[28][19].ACLR
reset => banco[28][20].ACLR
reset => banco[28][21].ACLR
reset => banco[28][22].ACLR
reset => banco[28][23].ACLR
reset => banco[28][24].ACLR
reset => banco[28][25].ACLR
reset => banco[28][26].ACLR
reset => banco[28][27].ACLR
reset => banco[28][28].ACLR
reset => banco[28][29].ACLR
reset => banco[28][30].ACLR
reset => banco[28][31].ACLR
reset => banco[29][0].ACLR
reset => banco[29][1].ACLR
reset => banco[29][2].ACLR
reset => banco[29][3].ACLR
reset => banco[29][4].ACLR
reset => banco[29][5].ACLR
reset => banco[29][6].ACLR
reset => banco[29][7].ACLR
reset => banco[29][8].ACLR
reset => banco[29][9].ACLR
reset => banco[29][10].ACLR
reset => banco[29][11].ACLR
reset => banco[29][12].ACLR
reset => banco[29][13].ACLR
reset => banco[29][14].ACLR
reset => banco[29][15].ACLR
reset => banco[29][16].ACLR
reset => banco[29][17].ACLR
reset => banco[29][18].ACLR
reset => banco[29][19].ACLR
reset => banco[29][20].ACLR
reset => banco[29][21].ACLR
reset => banco[29][22].ACLR
reset => banco[29][23].ACLR
reset => banco[29][24].ACLR
reset => banco[29][25].ACLR
reset => banco[29][26].ACLR
reset => banco[29][27].ACLR
reset => banco[29][28].ACLR
reset => banco[29][29].ACLR
reset => banco[29][30].ACLR
reset => banco[29][31].ACLR
reset => banco[30][0].ACLR
reset => banco[30][1].ACLR
reset => banco[30][2].ACLR
reset => banco[30][3].ACLR
reset => banco[30][4].ACLR
reset => banco[30][5].ACLR
reset => banco[30][6].ACLR
reset => banco[30][7].ACLR
reset => banco[30][8].ACLR
reset => banco[30][9].ACLR
reset => banco[30][10].ACLR
reset => banco[30][11].ACLR
reset => banco[30][12].ACLR
reset => banco[30][13].ACLR
reset => banco[30][14].ACLR
reset => banco[30][15].ACLR
reset => banco[30][16].ACLR
reset => banco[30][17].ACLR
reset => banco[30][18].ACLR
reset => banco[30][19].ACLR
reset => banco[30][20].ACLR
reset => banco[30][21].ACLR
reset => banco[30][22].ACLR
reset => banco[30][23].ACLR
reset => banco[30][24].ACLR
reset => banco[30][25].ACLR
reset => banco[30][26].ACLR
reset => banco[30][27].ACLR
reset => banco[30][28].ACLR
reset => banco[30][29].ACLR
reset => banco[30][30].ACLR
reset => banco[30][31].ACLR
reset => banco[31][0].ACLR
reset => banco[31][1].ACLR
reset => banco[31][2].ACLR
reset => banco[31][3].ACLR
reset => banco[31][4].ACLR
reset => banco[31][5].ACLR
reset => banco[31][6].ACLR
reset => banco[31][7].ACLR
reset => banco[31][8].ACLR
reset => banco[31][9].ACLR
reset => banco[31][10].ACLR
reset => banco[31][11].ACLR
reset => banco[31][12].ACLR
reset => banco[31][13].ACLR
reset => banco[31][14].ACLR
reset => banco[31][15].ACLR
reset => banco[31][16].ACLR
reset => banco[31][17].ACLR
reset => banco[31][18].ACLR
reset => banco[31][19].ACLR
reset => banco[31][20].ACLR
reset => banco[31][21].ACLR
reset => banco[31][22].ACLR
reset => banco[31][23].ACLR
reset => banco[31][24].ACLR
reset => banco[31][25].ACLR
reset => banco[31][26].ACLR
reset => banco[31][27].ACLR
reset => banco[31][28].ACLR
reset => banco[31][29].ACLR
reset => banco[31][30].ACLR
reset => banco[31][31].ACLR
outA[0] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[1] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[2] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[3] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[4] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[5] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[6] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[7] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[8] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[9] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[10] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[11] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[12] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[13] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[14] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[15] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[16] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[17] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[18] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[19] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[20] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[21] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[22] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[23] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[24] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[25] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[26] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[27] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[28] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[29] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[30] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outA[31] <= outA.DB_MAX_OUTPUT_PORT_TYPE
outB[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
outB[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
outB[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
outB[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
outB[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
outB[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
outB[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
outB[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
outB[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
outB[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
outB[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
outB[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
outB[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
outB[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
outB[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
outB[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
outB[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
outB[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
outB[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
outB[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
outB[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
outB[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
outB[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
outB[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
outB[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
outB[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
outB[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
outB[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
outB[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
outB[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
outB[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
outB[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latch32:LATCH_busC
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
en => out[10]~reg0.ENA
en => out[11]~reg0.ENA
en => out[12]~reg0.ENA
en => out[13]~reg0.ENA
en => out[14]~reg0.ENA
en => out[15]~reg0.ENA
en => out[16]~reg0.ENA
en => out[17]~reg0.ENA
en => out[18]~reg0.ENA
en => out[19]~reg0.ENA
en => out[20]~reg0.ENA
en => out[21]~reg0.ENA
en => out[22]~reg0.ENA
en => out[23]~reg0.ENA
en => out[24]~reg0.ENA
en => out[25]~reg0.ENA
en => out[26]~reg0.ENA
en => out[27]~reg0.ENA
en => out[28]~reg0.ENA
en => out[29]~reg0.ENA
en => out[30]~reg0.ENA
en => out[31]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|alu:ALU
busA[0] => Add0.IN32
busA[0] => Add1.IN64
busA[0] => ShiftLeft0.IN32
busA[0] => ShiftRight0.IN32
busA[0] => ShiftRight1.IN32
busA[0] => out.IN0
busA[0] => out.IN0
busA[0] => out.IN0
busA[0] => LessThan0.IN32
busA[0] => Add2.IN32
busA[0] => ShiftLeft1.IN32
busA[0] => ShiftRight2.IN32
busA[0] => ShiftRight3.IN32
busA[0] => out.IN0
busA[0] => out.IN0
busA[0] => out.IN0
busA[0] => LessThan1.IN32
busA[1] => Add0.IN31
busA[1] => Add1.IN63
busA[1] => ShiftLeft0.IN31
busA[1] => ShiftRight0.IN31
busA[1] => ShiftRight1.IN31
busA[1] => out.IN0
busA[1] => out.IN0
busA[1] => out.IN0
busA[1] => LessThan0.IN31
busA[1] => Add2.IN31
busA[1] => ShiftLeft1.IN31
busA[1] => ShiftRight2.IN31
busA[1] => ShiftRight3.IN31
busA[1] => out.IN0
busA[1] => out.IN0
busA[1] => out.IN0
busA[1] => LessThan1.IN31
busA[2] => Add0.IN30
busA[2] => Add1.IN62
busA[2] => ShiftLeft0.IN30
busA[2] => ShiftRight0.IN30
busA[2] => ShiftRight1.IN30
busA[2] => out.IN0
busA[2] => out.IN0
busA[2] => out.IN0
busA[2] => LessThan0.IN30
busA[2] => Add2.IN30
busA[2] => ShiftLeft1.IN30
busA[2] => ShiftRight2.IN30
busA[2] => ShiftRight3.IN30
busA[2] => out.IN0
busA[2] => out.IN0
busA[2] => out.IN0
busA[2] => LessThan1.IN30
busA[3] => Add0.IN29
busA[3] => Add1.IN61
busA[3] => ShiftLeft0.IN29
busA[3] => ShiftRight0.IN29
busA[3] => ShiftRight1.IN29
busA[3] => out.IN0
busA[3] => out.IN0
busA[3] => out.IN0
busA[3] => LessThan0.IN29
busA[3] => Add2.IN29
busA[3] => ShiftLeft1.IN29
busA[3] => ShiftRight2.IN29
busA[3] => ShiftRight3.IN29
busA[3] => out.IN0
busA[3] => out.IN0
busA[3] => out.IN0
busA[3] => LessThan1.IN29
busA[4] => Add0.IN28
busA[4] => Add1.IN60
busA[4] => ShiftLeft0.IN28
busA[4] => ShiftRight0.IN28
busA[4] => ShiftRight1.IN28
busA[4] => out.IN0
busA[4] => out.IN0
busA[4] => out.IN0
busA[4] => LessThan0.IN28
busA[4] => Add2.IN28
busA[4] => ShiftLeft1.IN28
busA[4] => ShiftRight2.IN28
busA[4] => ShiftRight3.IN28
busA[4] => out.IN0
busA[4] => out.IN0
busA[4] => out.IN0
busA[4] => LessThan1.IN28
busA[5] => Add0.IN27
busA[5] => Add1.IN59
busA[5] => ShiftLeft0.IN27
busA[5] => ShiftRight0.IN27
busA[5] => ShiftRight1.IN27
busA[5] => out.IN0
busA[5] => out.IN0
busA[5] => out.IN0
busA[5] => LessThan0.IN27
busA[5] => Add2.IN27
busA[5] => ShiftLeft1.IN27
busA[5] => ShiftRight2.IN27
busA[5] => ShiftRight3.IN27
busA[5] => out.IN0
busA[5] => out.IN0
busA[5] => out.IN0
busA[5] => LessThan1.IN27
busA[6] => Add0.IN26
busA[6] => Add1.IN58
busA[6] => ShiftLeft0.IN26
busA[6] => ShiftRight0.IN26
busA[6] => ShiftRight1.IN26
busA[6] => out.IN0
busA[6] => out.IN0
busA[6] => out.IN0
busA[6] => LessThan0.IN26
busA[6] => Add2.IN26
busA[6] => ShiftLeft1.IN26
busA[6] => ShiftRight2.IN26
busA[6] => ShiftRight3.IN26
busA[6] => out.IN0
busA[6] => out.IN0
busA[6] => out.IN0
busA[6] => LessThan1.IN26
busA[7] => Add0.IN25
busA[7] => Add1.IN57
busA[7] => ShiftLeft0.IN25
busA[7] => ShiftRight0.IN25
busA[7] => ShiftRight1.IN25
busA[7] => out.IN0
busA[7] => out.IN0
busA[7] => out.IN0
busA[7] => LessThan0.IN25
busA[7] => Add2.IN25
busA[7] => ShiftLeft1.IN25
busA[7] => ShiftRight2.IN25
busA[7] => ShiftRight3.IN25
busA[7] => out.IN0
busA[7] => out.IN0
busA[7] => out.IN0
busA[7] => LessThan1.IN25
busA[8] => Add0.IN24
busA[8] => Add1.IN56
busA[8] => ShiftLeft0.IN24
busA[8] => ShiftRight0.IN24
busA[8] => ShiftRight1.IN24
busA[8] => out.IN0
busA[8] => out.IN0
busA[8] => out.IN0
busA[8] => LessThan0.IN24
busA[8] => Add2.IN24
busA[8] => ShiftLeft1.IN24
busA[8] => ShiftRight2.IN24
busA[8] => ShiftRight3.IN24
busA[8] => out.IN0
busA[8] => out.IN0
busA[8] => out.IN0
busA[8] => LessThan1.IN24
busA[9] => Add0.IN23
busA[9] => Add1.IN55
busA[9] => ShiftLeft0.IN23
busA[9] => ShiftRight0.IN23
busA[9] => ShiftRight1.IN23
busA[9] => out.IN0
busA[9] => out.IN0
busA[9] => out.IN0
busA[9] => LessThan0.IN23
busA[9] => Add2.IN23
busA[9] => ShiftLeft1.IN23
busA[9] => ShiftRight2.IN23
busA[9] => ShiftRight3.IN23
busA[9] => out.IN0
busA[9] => out.IN0
busA[9] => out.IN0
busA[9] => LessThan1.IN23
busA[10] => Add0.IN22
busA[10] => Add1.IN54
busA[10] => ShiftLeft0.IN22
busA[10] => ShiftRight0.IN22
busA[10] => ShiftRight1.IN22
busA[10] => out.IN0
busA[10] => out.IN0
busA[10] => out.IN0
busA[10] => LessThan0.IN22
busA[10] => Add2.IN22
busA[10] => ShiftLeft1.IN22
busA[10] => ShiftRight2.IN22
busA[10] => ShiftRight3.IN22
busA[10] => out.IN0
busA[10] => out.IN0
busA[10] => out.IN0
busA[10] => LessThan1.IN22
busA[11] => Add0.IN21
busA[11] => Add1.IN53
busA[11] => ShiftLeft0.IN21
busA[11] => ShiftRight0.IN21
busA[11] => ShiftRight1.IN21
busA[11] => out.IN0
busA[11] => out.IN0
busA[11] => out.IN0
busA[11] => LessThan0.IN21
busA[11] => Add2.IN21
busA[11] => ShiftLeft1.IN21
busA[11] => ShiftRight2.IN21
busA[11] => ShiftRight3.IN21
busA[11] => out.IN0
busA[11] => out.IN0
busA[11] => out.IN0
busA[11] => LessThan1.IN21
busA[12] => Add0.IN20
busA[12] => Add1.IN52
busA[12] => ShiftLeft0.IN20
busA[12] => ShiftRight0.IN20
busA[12] => ShiftRight1.IN20
busA[12] => out.IN0
busA[12] => out.IN0
busA[12] => out.IN0
busA[12] => LessThan0.IN20
busA[12] => Add2.IN20
busA[12] => ShiftLeft1.IN20
busA[12] => ShiftRight2.IN20
busA[12] => ShiftRight3.IN20
busA[12] => out.IN0
busA[12] => out.IN0
busA[12] => out.IN0
busA[12] => LessThan1.IN20
busA[13] => Add0.IN19
busA[13] => Add1.IN51
busA[13] => ShiftLeft0.IN19
busA[13] => ShiftRight0.IN19
busA[13] => ShiftRight1.IN19
busA[13] => out.IN0
busA[13] => out.IN0
busA[13] => out.IN0
busA[13] => LessThan0.IN19
busA[13] => Add2.IN19
busA[13] => ShiftLeft1.IN19
busA[13] => ShiftRight2.IN19
busA[13] => ShiftRight3.IN19
busA[13] => out.IN0
busA[13] => out.IN0
busA[13] => out.IN0
busA[13] => LessThan1.IN19
busA[14] => Add0.IN18
busA[14] => Add1.IN50
busA[14] => ShiftLeft0.IN18
busA[14] => ShiftRight0.IN18
busA[14] => ShiftRight1.IN18
busA[14] => out.IN0
busA[14] => out.IN0
busA[14] => out.IN0
busA[14] => LessThan0.IN18
busA[14] => Add2.IN18
busA[14] => ShiftLeft1.IN18
busA[14] => ShiftRight2.IN18
busA[14] => ShiftRight3.IN18
busA[14] => out.IN0
busA[14] => out.IN0
busA[14] => out.IN0
busA[14] => LessThan1.IN18
busA[15] => Add0.IN17
busA[15] => Add1.IN49
busA[15] => ShiftLeft0.IN17
busA[15] => ShiftRight0.IN17
busA[15] => ShiftRight1.IN17
busA[15] => out.IN0
busA[15] => out.IN0
busA[15] => out.IN0
busA[15] => LessThan0.IN17
busA[15] => Add2.IN17
busA[15] => ShiftLeft1.IN17
busA[15] => ShiftRight2.IN17
busA[15] => ShiftRight3.IN17
busA[15] => out.IN0
busA[15] => out.IN0
busA[15] => out.IN0
busA[15] => LessThan1.IN17
busA[16] => Add0.IN16
busA[16] => Add1.IN48
busA[16] => ShiftLeft0.IN16
busA[16] => ShiftRight0.IN16
busA[16] => ShiftRight1.IN16
busA[16] => out.IN0
busA[16] => out.IN0
busA[16] => out.IN0
busA[16] => LessThan0.IN16
busA[16] => Add2.IN16
busA[16] => ShiftLeft1.IN16
busA[16] => ShiftRight2.IN16
busA[16] => ShiftRight3.IN16
busA[16] => out.IN0
busA[16] => out.IN0
busA[16] => out.IN0
busA[16] => LessThan1.IN16
busA[17] => Add0.IN15
busA[17] => Add1.IN47
busA[17] => ShiftLeft0.IN15
busA[17] => ShiftRight0.IN15
busA[17] => ShiftRight1.IN15
busA[17] => out.IN0
busA[17] => out.IN0
busA[17] => out.IN0
busA[17] => LessThan0.IN15
busA[17] => Add2.IN15
busA[17] => ShiftLeft1.IN15
busA[17] => ShiftRight2.IN15
busA[17] => ShiftRight3.IN15
busA[17] => out.IN0
busA[17] => out.IN0
busA[17] => out.IN0
busA[17] => LessThan1.IN15
busA[18] => Add0.IN14
busA[18] => Add1.IN46
busA[18] => ShiftLeft0.IN14
busA[18] => ShiftRight0.IN14
busA[18] => ShiftRight1.IN14
busA[18] => out.IN0
busA[18] => out.IN0
busA[18] => out.IN0
busA[18] => LessThan0.IN14
busA[18] => Add2.IN14
busA[18] => ShiftLeft1.IN14
busA[18] => ShiftRight2.IN14
busA[18] => ShiftRight3.IN14
busA[18] => out.IN0
busA[18] => out.IN0
busA[18] => out.IN0
busA[18] => LessThan1.IN14
busA[19] => Add0.IN13
busA[19] => Add1.IN45
busA[19] => ShiftLeft0.IN13
busA[19] => ShiftRight0.IN13
busA[19] => ShiftRight1.IN13
busA[19] => out.IN0
busA[19] => out.IN0
busA[19] => out.IN0
busA[19] => LessThan0.IN13
busA[19] => Add2.IN13
busA[19] => ShiftLeft1.IN13
busA[19] => ShiftRight2.IN13
busA[19] => ShiftRight3.IN13
busA[19] => out.IN0
busA[19] => out.IN0
busA[19] => out.IN0
busA[19] => LessThan1.IN13
busA[20] => Add0.IN12
busA[20] => Add1.IN44
busA[20] => ShiftLeft0.IN12
busA[20] => ShiftRight0.IN12
busA[20] => ShiftRight1.IN12
busA[20] => out.IN0
busA[20] => out.IN0
busA[20] => out.IN0
busA[20] => LessThan0.IN12
busA[20] => Add2.IN12
busA[20] => ShiftLeft1.IN12
busA[20] => ShiftRight2.IN12
busA[20] => ShiftRight3.IN12
busA[20] => out.IN0
busA[20] => out.IN0
busA[20] => out.IN0
busA[20] => LessThan1.IN12
busA[21] => Add0.IN11
busA[21] => Add1.IN43
busA[21] => ShiftLeft0.IN11
busA[21] => ShiftRight0.IN11
busA[21] => ShiftRight1.IN11
busA[21] => out.IN0
busA[21] => out.IN0
busA[21] => out.IN0
busA[21] => LessThan0.IN11
busA[21] => Add2.IN11
busA[21] => ShiftLeft1.IN11
busA[21] => ShiftRight2.IN11
busA[21] => ShiftRight3.IN11
busA[21] => out.IN0
busA[21] => out.IN0
busA[21] => out.IN0
busA[21] => LessThan1.IN11
busA[22] => Add0.IN10
busA[22] => Add1.IN42
busA[22] => ShiftLeft0.IN10
busA[22] => ShiftRight0.IN10
busA[22] => ShiftRight1.IN10
busA[22] => out.IN0
busA[22] => out.IN0
busA[22] => out.IN0
busA[22] => LessThan0.IN10
busA[22] => Add2.IN10
busA[22] => ShiftLeft1.IN10
busA[22] => ShiftRight2.IN10
busA[22] => ShiftRight3.IN10
busA[22] => out.IN0
busA[22] => out.IN0
busA[22] => out.IN0
busA[22] => LessThan1.IN10
busA[23] => Add0.IN9
busA[23] => Add1.IN41
busA[23] => ShiftLeft0.IN9
busA[23] => ShiftRight0.IN9
busA[23] => ShiftRight1.IN9
busA[23] => out.IN0
busA[23] => out.IN0
busA[23] => out.IN0
busA[23] => LessThan0.IN9
busA[23] => Add2.IN9
busA[23] => ShiftLeft1.IN9
busA[23] => ShiftRight2.IN9
busA[23] => ShiftRight3.IN9
busA[23] => out.IN0
busA[23] => out.IN0
busA[23] => out.IN0
busA[23] => LessThan1.IN9
busA[24] => Add0.IN8
busA[24] => Add1.IN40
busA[24] => ShiftLeft0.IN8
busA[24] => ShiftRight0.IN8
busA[24] => ShiftRight1.IN8
busA[24] => out.IN0
busA[24] => out.IN0
busA[24] => out.IN0
busA[24] => LessThan0.IN8
busA[24] => Add2.IN8
busA[24] => ShiftLeft1.IN8
busA[24] => ShiftRight2.IN8
busA[24] => ShiftRight3.IN8
busA[24] => out.IN0
busA[24] => out.IN0
busA[24] => out.IN0
busA[24] => LessThan1.IN8
busA[25] => Add0.IN7
busA[25] => Add1.IN39
busA[25] => ShiftLeft0.IN7
busA[25] => ShiftRight0.IN7
busA[25] => ShiftRight1.IN7
busA[25] => out.IN0
busA[25] => out.IN0
busA[25] => out.IN0
busA[25] => LessThan0.IN7
busA[25] => Add2.IN7
busA[25] => ShiftLeft1.IN7
busA[25] => ShiftRight2.IN7
busA[25] => ShiftRight3.IN7
busA[25] => out.IN0
busA[25] => out.IN0
busA[25] => out.IN0
busA[25] => LessThan1.IN7
busA[26] => Add0.IN6
busA[26] => Add1.IN38
busA[26] => ShiftLeft0.IN6
busA[26] => ShiftRight0.IN6
busA[26] => ShiftRight1.IN6
busA[26] => out.IN0
busA[26] => out.IN0
busA[26] => out.IN0
busA[26] => LessThan0.IN6
busA[26] => Add2.IN6
busA[26] => ShiftLeft1.IN6
busA[26] => ShiftRight2.IN6
busA[26] => ShiftRight3.IN6
busA[26] => out.IN0
busA[26] => out.IN0
busA[26] => out.IN0
busA[26] => LessThan1.IN6
busA[27] => Add0.IN5
busA[27] => Add1.IN37
busA[27] => ShiftLeft0.IN5
busA[27] => ShiftRight0.IN5
busA[27] => ShiftRight1.IN5
busA[27] => out.IN0
busA[27] => out.IN0
busA[27] => out.IN0
busA[27] => LessThan0.IN5
busA[27] => Add2.IN5
busA[27] => ShiftLeft1.IN5
busA[27] => ShiftRight2.IN5
busA[27] => ShiftRight3.IN5
busA[27] => out.IN0
busA[27] => out.IN0
busA[27] => out.IN0
busA[27] => LessThan1.IN5
busA[28] => Add0.IN4
busA[28] => Add1.IN36
busA[28] => ShiftLeft0.IN4
busA[28] => ShiftRight0.IN4
busA[28] => ShiftRight1.IN4
busA[28] => out.IN0
busA[28] => out.IN0
busA[28] => out.IN0
busA[28] => LessThan0.IN4
busA[28] => Add2.IN4
busA[28] => ShiftLeft1.IN4
busA[28] => ShiftRight2.IN4
busA[28] => ShiftRight3.IN4
busA[28] => out.IN0
busA[28] => out.IN0
busA[28] => out.IN0
busA[28] => LessThan1.IN4
busA[29] => Add0.IN3
busA[29] => Add1.IN35
busA[29] => ShiftLeft0.IN3
busA[29] => ShiftRight0.IN3
busA[29] => ShiftRight1.IN3
busA[29] => out.IN0
busA[29] => out.IN0
busA[29] => out.IN0
busA[29] => LessThan0.IN3
busA[29] => Add2.IN3
busA[29] => ShiftLeft1.IN3
busA[29] => ShiftRight2.IN3
busA[29] => ShiftRight3.IN3
busA[29] => out.IN0
busA[29] => out.IN0
busA[29] => out.IN0
busA[29] => LessThan1.IN3
busA[30] => Add0.IN2
busA[30] => Add1.IN34
busA[30] => ShiftLeft0.IN2
busA[30] => ShiftRight0.IN2
busA[30] => ShiftRight1.IN2
busA[30] => out.IN0
busA[30] => out.IN0
busA[30] => out.IN0
busA[30] => LessThan0.IN2
busA[30] => Add2.IN2
busA[30] => ShiftLeft1.IN2
busA[30] => ShiftRight2.IN2
busA[30] => ShiftRight3.IN2
busA[30] => out.IN0
busA[30] => out.IN0
busA[30] => out.IN0
busA[30] => LessThan1.IN2
busA[31] => Add0.IN1
busA[31] => Add1.IN33
busA[31] => ShiftLeft0.IN1
busA[31] => ShiftRight0.IN1
busA[31] => ShiftRight1.IN0
busA[31] => ShiftRight1.IN1
busA[31] => out.IN0
busA[31] => out.IN0
busA[31] => out.IN0
busA[31] => LessThan0.IN1
busA[31] => Add2.IN1
busA[31] => ShiftLeft1.IN1
busA[31] => ShiftRight2.IN1
busA[31] => ShiftRight3.IN0
busA[31] => ShiftRight3.IN1
busA[31] => out.IN0
busA[31] => out.IN0
busA[31] => out.IN0
busA[31] => LessThan1.IN1
busB[0] => Add0.IN64
busB[0] => ShiftLeft0.IN37
busB[0] => ShiftRight0.IN37
busB[0] => ShiftRight1.IN37
busB[0] => out.IN1
busB[0] => out.IN1
busB[0] => out.IN1
busB[0] => LessThan0.IN64
busB[0] => Add1.IN32
busB[1] => Add0.IN63
busB[1] => ShiftLeft0.IN36
busB[1] => ShiftRight0.IN36
busB[1] => ShiftRight1.IN36
busB[1] => out.IN1
busB[1] => out.IN1
busB[1] => out.IN1
busB[1] => LessThan0.IN63
busB[1] => Add1.IN31
busB[2] => Add0.IN62
busB[2] => ShiftLeft0.IN35
busB[2] => ShiftRight0.IN35
busB[2] => ShiftRight1.IN35
busB[2] => out.IN1
busB[2] => out.IN1
busB[2] => out.IN1
busB[2] => LessThan0.IN62
busB[2] => Add1.IN30
busB[3] => Add0.IN61
busB[3] => ShiftLeft0.IN34
busB[3] => ShiftRight0.IN34
busB[3] => ShiftRight1.IN34
busB[3] => out.IN1
busB[3] => out.IN1
busB[3] => out.IN1
busB[3] => LessThan0.IN61
busB[3] => Add1.IN29
busB[4] => Add0.IN60
busB[4] => ShiftLeft0.IN33
busB[4] => ShiftRight0.IN33
busB[4] => ShiftRight1.IN33
busB[4] => out.IN1
busB[4] => out.IN1
busB[4] => out.IN1
busB[4] => LessThan0.IN60
busB[4] => Add1.IN28
busB[5] => Add0.IN59
busB[5] => out.IN1
busB[5] => out.IN1
busB[5] => out.IN1
busB[5] => LessThan0.IN59
busB[5] => Add1.IN27
busB[6] => Add0.IN58
busB[6] => out.IN1
busB[6] => out.IN1
busB[6] => out.IN1
busB[6] => LessThan0.IN58
busB[6] => Add1.IN26
busB[7] => Add0.IN57
busB[7] => out.IN1
busB[7] => out.IN1
busB[7] => out.IN1
busB[7] => LessThan0.IN57
busB[7] => Add1.IN25
busB[8] => Add0.IN56
busB[8] => out.IN1
busB[8] => out.IN1
busB[8] => out.IN1
busB[8] => LessThan0.IN56
busB[8] => Add1.IN24
busB[9] => Add0.IN55
busB[9] => out.IN1
busB[9] => out.IN1
busB[9] => out.IN1
busB[9] => LessThan0.IN55
busB[9] => Add1.IN23
busB[10] => Add0.IN54
busB[10] => out.IN1
busB[10] => out.IN1
busB[10] => out.IN1
busB[10] => LessThan0.IN54
busB[10] => Add1.IN22
busB[11] => Add0.IN53
busB[11] => out.IN1
busB[11] => out.IN1
busB[11] => out.IN1
busB[11] => LessThan0.IN53
busB[11] => Add1.IN21
busB[12] => Add0.IN52
busB[12] => out.IN1
busB[12] => out.IN1
busB[12] => out.IN1
busB[12] => LessThan0.IN52
busB[12] => Add1.IN20
busB[13] => Add0.IN51
busB[13] => out.IN1
busB[13] => out.IN1
busB[13] => out.IN1
busB[13] => LessThan0.IN51
busB[13] => Add1.IN19
busB[14] => Add0.IN50
busB[14] => out.IN1
busB[14] => out.IN1
busB[14] => out.IN1
busB[14] => LessThan0.IN50
busB[14] => Add1.IN18
busB[15] => Add0.IN49
busB[15] => out.IN1
busB[15] => out.IN1
busB[15] => out.IN1
busB[15] => LessThan0.IN49
busB[15] => Add1.IN17
busB[16] => Add0.IN48
busB[16] => out.IN1
busB[16] => out.IN1
busB[16] => out.IN1
busB[16] => LessThan0.IN48
busB[16] => Add1.IN16
busB[17] => Add0.IN47
busB[17] => out.IN1
busB[17] => out.IN1
busB[17] => out.IN1
busB[17] => LessThan0.IN47
busB[17] => Add1.IN15
busB[18] => Add0.IN46
busB[18] => out.IN1
busB[18] => out.IN1
busB[18] => out.IN1
busB[18] => LessThan0.IN46
busB[18] => Add1.IN14
busB[19] => Add0.IN45
busB[19] => out.IN1
busB[19] => out.IN1
busB[19] => out.IN1
busB[19] => LessThan0.IN45
busB[19] => Add1.IN13
busB[20] => Add0.IN44
busB[20] => out.IN1
busB[20] => out.IN1
busB[20] => out.IN1
busB[20] => LessThan0.IN44
busB[20] => Add1.IN12
busB[21] => Add0.IN43
busB[21] => out.IN1
busB[21] => out.IN1
busB[21] => out.IN1
busB[21] => LessThan0.IN43
busB[21] => Add1.IN11
busB[22] => Add0.IN42
busB[22] => out.IN1
busB[22] => out.IN1
busB[22] => out.IN1
busB[22] => LessThan0.IN42
busB[22] => Add1.IN10
busB[23] => Add0.IN41
busB[23] => out.IN1
busB[23] => out.IN1
busB[23] => out.IN1
busB[23] => LessThan0.IN41
busB[23] => Add1.IN9
busB[24] => Add0.IN40
busB[24] => out.IN1
busB[24] => out.IN1
busB[24] => out.IN1
busB[24] => LessThan0.IN40
busB[24] => Add1.IN8
busB[25] => Add0.IN39
busB[25] => out.IN1
busB[25] => out.IN1
busB[25] => out.IN1
busB[25] => LessThan0.IN39
busB[25] => Add1.IN7
busB[26] => Add0.IN38
busB[26] => out.IN1
busB[26] => out.IN1
busB[26] => out.IN1
busB[26] => LessThan0.IN38
busB[26] => Add1.IN6
busB[27] => Add0.IN37
busB[27] => out.IN1
busB[27] => out.IN1
busB[27] => out.IN1
busB[27] => LessThan0.IN37
busB[27] => Add1.IN5
busB[28] => Add0.IN36
busB[28] => out.IN1
busB[28] => out.IN1
busB[28] => out.IN1
busB[28] => LessThan0.IN36
busB[28] => Add1.IN4
busB[29] => Add0.IN35
busB[29] => out.IN1
busB[29] => out.IN1
busB[29] => out.IN1
busB[29] => LessThan0.IN35
busB[29] => Add1.IN3
busB[30] => Add0.IN34
busB[30] => out.IN1
busB[30] => out.IN1
busB[30] => out.IN1
busB[30] => LessThan0.IN34
busB[30] => Add1.IN2
busB[31] => Add0.IN33
busB[31] => out.IN1
busB[31] => out.IN1
busB[31] => out.IN1
busB[31] => LessThan0.IN33
busB[31] => Add1.IN1
imm[0] => Add2.IN64
imm[0] => ShiftLeft1.IN37
imm[0] => ShiftRight2.IN37
imm[0] => ShiftRight3.IN37
imm[0] => out.IN1
imm[0] => out.IN1
imm[0] => out.IN1
imm[0] => LessThan1.IN64
imm[1] => Add2.IN63
imm[1] => ShiftLeft1.IN36
imm[1] => ShiftRight2.IN36
imm[1] => ShiftRight3.IN36
imm[1] => out.IN1
imm[1] => out.IN1
imm[1] => out.IN1
imm[1] => LessThan1.IN63
imm[2] => Add2.IN62
imm[2] => ShiftLeft1.IN35
imm[2] => ShiftRight2.IN35
imm[2] => ShiftRight3.IN35
imm[2] => out.IN1
imm[2] => out.IN1
imm[2] => out.IN1
imm[2] => LessThan1.IN62
imm[3] => Add2.IN61
imm[3] => ShiftLeft1.IN34
imm[3] => ShiftRight2.IN34
imm[3] => ShiftRight3.IN34
imm[3] => out.IN1
imm[3] => out.IN1
imm[3] => out.IN1
imm[3] => LessThan1.IN61
imm[4] => Add2.IN60
imm[4] => ShiftLeft1.IN33
imm[4] => ShiftRight2.IN33
imm[4] => ShiftRight3.IN33
imm[4] => out.IN1
imm[4] => out.IN1
imm[4] => out.IN1
imm[4] => LessThan1.IN60
imm[5] => Add2.IN59
imm[5] => out.IN1
imm[5] => out.IN1
imm[5] => out.IN1
imm[5] => LessThan1.IN59
imm[6] => Add2.IN58
imm[6] => out.IN1
imm[6] => out.IN1
imm[6] => out.IN1
imm[6] => LessThan1.IN58
imm[7] => Add2.IN57
imm[7] => out.IN1
imm[7] => out.IN1
imm[7] => out.IN1
imm[7] => LessThan1.IN57
imm[8] => Add2.IN56
imm[8] => out.IN1
imm[8] => out.IN1
imm[8] => out.IN1
imm[8] => LessThan1.IN56
imm[9] => Add2.IN55
imm[9] => out.IN1
imm[9] => out.IN1
imm[9] => out.IN1
imm[9] => LessThan1.IN55
imm[10] => Add2.IN54
imm[10] => out.IN1
imm[10] => out.IN1
imm[10] => out.IN1
imm[10] => LessThan1.IN54
imm[11] => Add2.IN53
imm[11] => out.IN1
imm[11] => out.IN1
imm[11] => out.IN1
imm[11] => LessThan1.IN53
imm[12] => Add2.IN52
imm[12] => out.IN1
imm[12] => out.IN1
imm[12] => out.IN1
imm[12] => LessThan1.IN52
imm[13] => Add2.IN51
imm[13] => out.IN1
imm[13] => out.IN1
imm[13] => out.IN1
imm[13] => LessThan1.IN51
imm[14] => Add2.IN50
imm[14] => out.IN1
imm[14] => out.IN1
imm[14] => out.IN1
imm[14] => LessThan1.IN50
imm[15] => Add2.IN49
imm[15] => out.IN1
imm[15] => out.IN1
imm[15] => out.IN1
imm[15] => LessThan1.IN49
imm[16] => Add2.IN48
imm[16] => out.IN1
imm[16] => out.IN1
imm[16] => out.IN1
imm[16] => LessThan1.IN48
imm[17] => Add2.IN47
imm[17] => out.IN1
imm[17] => out.IN1
imm[17] => out.IN1
imm[17] => LessThan1.IN47
imm[18] => Add2.IN46
imm[18] => out.IN1
imm[18] => out.IN1
imm[18] => out.IN1
imm[18] => LessThan1.IN46
imm[19] => Add2.IN45
imm[19] => out.IN1
imm[19] => out.IN1
imm[19] => out.IN1
imm[19] => LessThan1.IN45
imm[20] => Add2.IN44
imm[20] => out.IN1
imm[20] => out.IN1
imm[20] => out.IN1
imm[20] => LessThan1.IN44
imm[21] => Add2.IN43
imm[21] => out.IN1
imm[21] => out.IN1
imm[21] => out.IN1
imm[21] => LessThan1.IN43
imm[22] => Add2.IN42
imm[22] => out.IN1
imm[22] => out.IN1
imm[22] => out.IN1
imm[22] => LessThan1.IN42
imm[23] => Add2.IN41
imm[23] => out.IN1
imm[23] => out.IN1
imm[23] => out.IN1
imm[23] => LessThan1.IN41
imm[24] => Add2.IN40
imm[24] => out.IN1
imm[24] => out.IN1
imm[24] => out.IN1
imm[24] => LessThan1.IN40
imm[25] => Add2.IN39
imm[25] => out.IN1
imm[25] => out.IN1
imm[25] => out.IN1
imm[25] => LessThan1.IN39
imm[26] => Add2.IN38
imm[26] => out.IN1
imm[26] => out.IN1
imm[26] => out.IN1
imm[26] => LessThan1.IN38
imm[27] => Add2.IN37
imm[27] => out.IN1
imm[27] => out.IN1
imm[27] => out.IN1
imm[27] => LessThan1.IN37
imm[28] => Add2.IN36
imm[28] => out.IN1
imm[28] => out.IN1
imm[28] => out.IN1
imm[28] => LessThan1.IN36
imm[29] => Add2.IN35
imm[29] => out.IN1
imm[29] => out.IN1
imm[29] => out.IN1
imm[29] => LessThan1.IN35
imm[30] => Add2.IN34
imm[30] => out.IN1
imm[30] => out.IN1
imm[30] => out.IN1
imm[30] => LessThan1.IN34
imm[31] => Add2.IN33
imm[31] => out.IN1
imm[31] => out.IN1
imm[31] => out.IN1
imm[31] => LessThan1.IN33
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
imm_en => out.OUTPUTSELECT
ctrl[0] => WideNor0.IN0
ctrl[0] => WideNor1.IN0
ctrl[0] => Equal0.IN19
ctrl[0] => Equal1.IN19
ctrl[0] => Equal2.IN19
ctrl[0] => Equal3.IN19
ctrl[0] => Equal4.IN19
ctrl[0] => Equal5.IN19
ctrl[0] => Equal6.IN19
ctrl[0] => Equal7.IN19
ctrl[1] => WideNor0.IN1
ctrl[1] => WideNor1.IN1
ctrl[1] => Equal0.IN18
ctrl[1] => Equal1.IN18
ctrl[1] => Equal2.IN18
ctrl[1] => Equal3.IN18
ctrl[1] => Equal4.IN18
ctrl[1] => Equal5.IN18
ctrl[1] => Equal6.IN18
ctrl[1] => Equal7.IN18
ctrl[2] => WideNor0.IN2
ctrl[2] => WideNor1.IN2
ctrl[2] => Equal0.IN17
ctrl[2] => Equal1.IN17
ctrl[2] => Equal2.IN17
ctrl[2] => Equal3.IN17
ctrl[2] => Equal4.IN17
ctrl[2] => Equal5.IN17
ctrl[2] => Equal6.IN17
ctrl[2] => Equal7.IN17
ctrl[3] => Equal0.IN16
ctrl[3] => Equal1.IN16
ctrl[3] => Equal2.IN16
ctrl[3] => Equal3.IN16
ctrl[3] => Equal4.IN16
ctrl[3] => Equal5.IN16
ctrl[3] => Equal6.IN16
ctrl[3] => Equal7.IN16
ctrl[4] => Equal0.IN15
ctrl[4] => Equal1.IN15
ctrl[4] => Equal2.IN15
ctrl[4] => Equal3.IN15
ctrl[4] => Equal4.IN15
ctrl[4] => Equal5.IN15
ctrl[4] => Equal6.IN15
ctrl[4] => Equal7.IN15
ctrl[5] => Equal0.IN14
ctrl[5] => Equal1.IN14
ctrl[5] => Equal2.IN14
ctrl[5] => Equal3.IN14
ctrl[5] => Equal4.IN14
ctrl[5] => Equal5.IN14
ctrl[5] => Equal6.IN14
ctrl[5] => Equal7.IN14
ctrl[6] => Equal0.IN13
ctrl[6] => Equal1.IN13
ctrl[6] => Equal2.IN13
ctrl[6] => Equal3.IN13
ctrl[6] => Equal4.IN13
ctrl[6] => Equal5.IN13
ctrl[6] => Equal6.IN13
ctrl[6] => Equal7.IN13
ctrl[7] => Equal0.IN12
ctrl[7] => Equal1.IN12
ctrl[7] => Equal2.IN12
ctrl[7] => Equal3.IN12
ctrl[7] => Equal4.IN12
ctrl[7] => Equal5.IN12
ctrl[7] => Equal6.IN12
ctrl[7] => Equal7.IN12
ctrl[8] => WideNor0.IN3
ctrl[8] => Equal0.IN11
ctrl[8] => Equal1.IN11
ctrl[8] => Equal2.IN11
ctrl[8] => Equal3.IN11
ctrl[8] => Equal4.IN11
ctrl[8] => Equal5.IN11
ctrl[8] => Equal6.IN11
ctrl[8] => Equal7.IN11
ctrl[8] => WideNor1.IN3
ctrl[9] => Equal0.IN10
ctrl[9] => Equal1.IN10
ctrl[9] => Equal2.IN10
ctrl[9] => Equal3.IN10
ctrl[9] => Equal4.IN10
ctrl[9] => Equal5.IN10
ctrl[9] => Equal6.IN10
ctrl[9] => Equal7.IN10
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
N <= out.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal8.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latch32:LATCH_busB
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
en => out[0]~reg0.ENA
en => out[1]~reg0.ENA
en => out[2]~reg0.ENA
en => out[3]~reg0.ENA
en => out[4]~reg0.ENA
en => out[5]~reg0.ENA
en => out[6]~reg0.ENA
en => out[7]~reg0.ENA
en => out[8]~reg0.ENA
en => out[9]~reg0.ENA
en => out[10]~reg0.ENA
en => out[11]~reg0.ENA
en => out[12]~reg0.ENA
en => out[13]~reg0.ENA
en => out[14]~reg0.ENA
en => out[15]~reg0.ENA
en => out[16]~reg0.ENA
en => out[17]~reg0.ENA
en => out[18]~reg0.ENA
en => out[19]~reg0.ENA
en => out[20]~reg0.ENA
en => out[21]~reg0.ENA
en => out[22]~reg0.ENA
en => out[23]~reg0.ENA
en => out[24]~reg0.ENA
en => out[25]~reg0.ENA
en => out[26]~reg0.ENA
en => out[27]~reg0.ENA
en => out[28]~reg0.ENA
en => out[29]~reg0.ENA
en => out[30]~reg0.ENA
en => out[31]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latch5:LATCH_rd22
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
en => out[4]~reg0.ENA
en => out[3]~reg0.ENA
en => out[2]~reg0.ENA
en => out[1]~reg0.ENA
en => out[0]~reg0.ENA
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|latch5:LATCH_rd1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
en => out[4]~reg0.ENA
en => out[3]~reg0.ENA
en => out[2]~reg0.ENA
en => out[1]~reg0.ENA
en => out[0]~reg0.ENA
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TP2|BUSMUX:mux_rd
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]


|TP2|BUSMUX:mux_rd|lpm_mux:$00000
data[0][0] => mux_brc:auto_generated.data[0]
data[0][1] => mux_brc:auto_generated.data[1]
data[0][2] => mux_brc:auto_generated.data[2]
data[0][3] => mux_brc:auto_generated.data[3]
data[0][4] => mux_brc:auto_generated.data[4]
data[1][0] => mux_brc:auto_generated.data[5]
data[1][1] => mux_brc:auto_generated.data[6]
data[1][2] => mux_brc:auto_generated.data[7]
data[1][3] => mux_brc:auto_generated.data[8]
data[1][4] => mux_brc:auto_generated.data[9]
sel[0] => mux_brc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_brc:auto_generated.result[0]
result[1] <= mux_brc:auto_generated.result[1]
result[2] <= mux_brc:auto_generated.result[2]
result[3] <= mux_brc:auto_generated.result[3]
result[4] <= mux_brc:auto_generated.result[4]


|TP2|BUSMUX:mux_rd|lpm_mux:$00000|mux_brc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[0].IN1
data[6] => result_node[1].IN1
data[7] => result_node[2].IN1
data[8] => result_node[3].IN1
data[9] => result_node[4].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TP2|ram:RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
inclocken => inclocken.IN1
outclock => outclock.IN1
outclocken => outclocken.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TP2|ram:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_3ef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3ef1:auto_generated.data_a[0]
data_a[1] => altsyncram_3ef1:auto_generated.data_a[1]
data_a[2] => altsyncram_3ef1:auto_generated.data_a[2]
data_a[3] => altsyncram_3ef1:auto_generated.data_a[3]
data_a[4] => altsyncram_3ef1:auto_generated.data_a[4]
data_a[5] => altsyncram_3ef1:auto_generated.data_a[5]
data_a[6] => altsyncram_3ef1:auto_generated.data_a[6]
data_a[7] => altsyncram_3ef1:auto_generated.data_a[7]
data_a[8] => altsyncram_3ef1:auto_generated.data_a[8]
data_a[9] => altsyncram_3ef1:auto_generated.data_a[9]
data_a[10] => altsyncram_3ef1:auto_generated.data_a[10]
data_a[11] => altsyncram_3ef1:auto_generated.data_a[11]
data_a[12] => altsyncram_3ef1:auto_generated.data_a[12]
data_a[13] => altsyncram_3ef1:auto_generated.data_a[13]
data_a[14] => altsyncram_3ef1:auto_generated.data_a[14]
data_a[15] => altsyncram_3ef1:auto_generated.data_a[15]
data_a[16] => altsyncram_3ef1:auto_generated.data_a[16]
data_a[17] => altsyncram_3ef1:auto_generated.data_a[17]
data_a[18] => altsyncram_3ef1:auto_generated.data_a[18]
data_a[19] => altsyncram_3ef1:auto_generated.data_a[19]
data_a[20] => altsyncram_3ef1:auto_generated.data_a[20]
data_a[21] => altsyncram_3ef1:auto_generated.data_a[21]
data_a[22] => altsyncram_3ef1:auto_generated.data_a[22]
data_a[23] => altsyncram_3ef1:auto_generated.data_a[23]
data_a[24] => altsyncram_3ef1:auto_generated.data_a[24]
data_a[25] => altsyncram_3ef1:auto_generated.data_a[25]
data_a[26] => altsyncram_3ef1:auto_generated.data_a[26]
data_a[27] => altsyncram_3ef1:auto_generated.data_a[27]
data_a[28] => altsyncram_3ef1:auto_generated.data_a[28]
data_a[29] => altsyncram_3ef1:auto_generated.data_a[29]
data_a[30] => altsyncram_3ef1:auto_generated.data_a[30]
data_a[31] => altsyncram_3ef1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ef1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ef1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ef1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ef1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ef1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ef1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ef1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ef1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ef1:auto_generated.clock0
clock1 => altsyncram_3ef1:auto_generated.clock1
clocken0 => altsyncram_3ef1:auto_generated.clocken0
clocken1 => altsyncram_3ef1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ef1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ef1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ef1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ef1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ef1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ef1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ef1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ef1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ef1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ef1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ef1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ef1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ef1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ef1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ef1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ef1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ef1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ef1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ef1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ef1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ef1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ef1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ef1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ef1:auto_generated.q_a[23]
q_a[24] <= altsyncram_3ef1:auto_generated.q_a[24]
q_a[25] <= altsyncram_3ef1:auto_generated.q_a[25]
q_a[26] <= altsyncram_3ef1:auto_generated.q_a[26]
q_a[27] <= altsyncram_3ef1:auto_generated.q_a[27]
q_a[28] <= altsyncram_3ef1:auto_generated.q_a[28]
q_a[29] <= altsyncram_3ef1:auto_generated.q_a[29]
q_a[30] <= altsyncram_3ef1:auto_generated.q_a[30]
q_a[31] <= altsyncram_3ef1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TP2|ram:RAM|altsyncram:altsyncram_component|altsyncram_3ef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


