--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CTRL_TOP.twx CTRL_TOP.ncd -o CTRL_TOP.twr CTRL_TOP.pcf

Design file:              CTRL_TOP.ncd
Physical constraint file: CTRL_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_SYS
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TXD_HOST    |    2.050(R)|      SLOW  |   -0.492(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock PLUG_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_ON       |    1.371(R)|      SLOW  |    1.569(R)|      SLOW  |PLUG_IN_IBUF_BUFG |   0.000|
TX_ON       |    1.121(R)|      SLOW  |    1.807(R)|      SLOW  |PLUG_IN_IBUF_BUFG |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SPI_DATA    |   -0.495(R)|      FAST  |    2.806(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
SPI_LE      |    0.479(R)|      FAST  |    3.206(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_SYS to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_B1_DSA<0>       |        10.193(R)|      SLOW  |         4.638(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<1>       |        10.146(R)|      SLOW  |         4.568(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<2>       |        11.361(R)|      SLOW  |         5.287(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<3>       |        11.568(R)|      SLOW  |         5.371(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<4>       |        11.614(R)|      SLOW  |         5.373(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<5>       |        11.111(R)|      SLOW  |         5.093(R)|      FAST  |clk               |   0.000|
RX_B1_LE<0>        |        10.315(R)|      SLOW  |         4.680(R)|      FAST  |clk               |   0.000|
RX_B1_LE<1>        |        10.241(R)|      SLOW  |         4.624(R)|      FAST  |clk               |   0.000|
RX_B1_LE<2>        |         9.933(R)|      SLOW  |         4.433(R)|      FAST  |clk               |   0.000|
RX_B1_LE<3>        |        10.771(R)|      SLOW  |         4.932(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<0>|        12.576(R)|      SLOW  |         6.001(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<1>|        11.505(R)|      SLOW  |         5.337(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<2>|        11.820(R)|      SLOW  |         5.568(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<3>|        12.112(R)|      SLOW  |         5.644(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<0>       |        10.170(R)|      SLOW  |         4.570(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<1>       |        10.353(R)|      SLOW  |         4.667(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<2>       |        11.114(R)|      SLOW  |         5.118(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<3>       |        10.991(R)|      SLOW  |         5.010(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<4>       |        10.407(R)|      SLOW  |         4.699(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<5>       |        10.590(R)|      SLOW  |         4.796(R)|      FAST  |clk               |   0.000|
TX_B1_LE<0>        |        11.682(R)|      SLOW  |         5.508(R)|      FAST  |clk               |   0.000|
TX_B1_LE<1>        |        10.768(R)|      SLOW  |         4.890(R)|      FAST  |clk               |   0.000|
TX_B1_LE<2>        |        11.366(R)|      SLOW  |         5.228(R)|      FAST  |clk               |   0.000|
TX_B1_LE<3>        |        11.528(R)|      SLOW  |         5.311(R)|      FAST  |clk               |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock PLUG_IN to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_LED      |        12.830(R)|      SLOW  |         6.242(R)|      FAST  |PLUG_IN_IBUF_BUFG |   0.000|
RX_ON_B1    |        12.827(R)|      SLOW  |         6.239(R)|      FAST  |PLUG_IN_IBUF_BUFG |   0.000|
TX_LED      |        12.758(R)|      SLOW  |         6.170(R)|      FAST  |PLUG_IN_IBUF_BUFG |   0.000|
TX_ON_B1    |        12.833(R)|      SLOW  |         6.245(R)|      FAST  |PLUG_IN_IBUF_BUFG |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    7.004|         |         |         |
PLUG_IN        |    7.176|    7.176|         |         |
SPI_CLK        |    6.528|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_CLK        |    3.115|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 14 13:51:01 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



