INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/project 4 to 1 mux/project 4 to 1 mux.srcs/sources_1/new/muxf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/project 4 to 1 mux/project 4 to 1 mux.srcs/sim_1/new/muxf_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxf_test
