#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2009.vpi";
S_000002692536ba80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000269253a4850 .scope module, "tb_ula" "tb_ula" 3 1;
 .timescale 0 0;
v0000026925366520_0 .var "a", 3 0;
v00000269253665c0_0 .var "b", 3 0;
v0000026925366660_0 .var "op", 2 0;
v0000026925366700_0 .net "r", 3 0, v00000269253b45b0_0;  1 drivers
v00000269253667a0_0 .net "zero", 0 0, L_000002692540c500;  1 drivers
S_00000269253a49e0 .scope module, "uut" "ula" 3 10, 4 1 0, S_00000269253a4850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 4 "r";
    .port_info 4 /OUTPUT 1 "zero";
v0000026925366bb0_0 .net *"_ivl_0", 31 0, L_000002692540c1e0;  1 drivers
L_000002692540d068 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026925366df0_0 .net *"_ivl_3", 27 0, L_000002692540d068;  1 drivers
L_000002692540d0b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000269253a4b70_0 .net/2u *"_ivl_4", 31 0, L_000002692540d0b0;  1 drivers
v000002692536bc10_0 .net "a", 3 0, v0000026925366520_0;  1 drivers
v000002692536a500_0 .net "b", 3 0, v00000269253665c0_0;  1 drivers
v00000269253663e0_0 .net "op", 2 0, v0000026925366660_0;  1 drivers
v00000269253b45b0_0 .var "r", 3 0;
v0000026925366480_0 .net "zero", 0 0, L_000002692540c500;  alias, 1 drivers
E_00000269253a8460 .event anyedge, v00000269253663e0_0, v000002692536bc10_0, v000002692536a500_0;
L_000002692540c1e0 .concat [ 4 28 0 0], v00000269253b45b0_0, L_000002692540d068;
L_000002692540c500 .cmp/eq 32, L_000002692540c1e0, L_000002692540d0b0;
    .scope S_00000269253a49e0;
T_0 ;
Ewait_0 .event/or E_00000269253a8460, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000269253663e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %add;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %sub;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %and;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %or;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %xor;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000002692536bc10_0;
    %load/vec4 v000002692536a500_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v00000269253b45b0_0, 0, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000269253a4850;
T_1 ;
    %vpi_call/w 3 20 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000269253a4850 {0 0 0};
    %vpi_call/w 3 22 "$display", "Teste da ULA" {0 0 0};
    %vpi_call/w 3 23 "$display", "------------------------------" {0 0 0};
    %vpi_call/w 3 24 "$display", "| op  |  a  |  b  |  r  | zero |" {0 0 0};
    %vpi_call/w 3 25 "$display", "------------------------------" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 29 "$display", "| %b | %2d | %2d | %2d |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 33 "$display", "| %b | %2d | %2d | %2d |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 37 "$display", "| %b | %b | %b | %b |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 41 "$display", "| %b | %b | %b | %b |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 45 "$display", "| %b | %b | %b | %b |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 49 "$display", "| %b | %2d | %2d | %b |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 53 "$display", "| %b | %2d | %2d | %b |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026925366520_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000269253665c0_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026925366660_0, 0, 3;
    %delay 1, 0;
    %vpi_call/w 3 57 "$display", "| %b | %2d | %2d | %2d |   %b   |", v0000026925366660_0, v0000026925366520_0, v00000269253665c0_0, v0000026925366700_0, v00000269253667a0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "------------------------------" {0 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_ula.sv";
    "ula.sv";
