#ifndef _urlc_trc_GEN_H_
#define _urlc_trc_GEN_H_

// GROUP_1_GET_TX_BO
#define GROUP_1_GET_TX_BO_size "‚dcd"
#define GROUP_1_GET_TX_BO GROUP_1_GET_TX_BO__enum,GROUP_1_GET_TX_BO_size

// GROUP_1_GET_TX_BO_RB_ID
#define GROUP_1_GET_TX_BO_RB_ID_size "ƒdcdh"
#define GROUP_1_GET_TX_BO_RB_ID GROUP_1_GET_TX_BO_RB_ID__enum,GROUP_1_GET_TX_BO_RB_ID_size

// GROUP_1_GET_AM_DATA_BO
#define GROUP_1_GET_AM_DATA_BO_size "h‡d"
#define GROUP_1_GET_AM_DATA_BO GROUP_1_GET_AM_DATA_BO__enum,GROUP_1_GET_AM_DATA_BO_size

// GROUP_1_UM_RX_SN
#define GROUP_1_UM_RX_SN_size "„dh"
#define GROUP_1_UM_RX_SN GROUP_1_UM_RX_SN__enum,GROUP_1_UM_RX_SN_size

// GROUP_1_AM_RX_SN
#define GROUP_1_AM_RX_SN_size "†dh"
#define GROUP_1_AM_RX_SN GROUP_1_AM_RX_SN__enum,GROUP_1_AM_RX_SN_size

// GROUP_1_URLC_RX_LI_INFO
#define GROUP_1_URLC_RX_LI_INFO_size "h“d"
#define GROUP_1_URLC_RX_LI_INFO GROUP_1_URLC_RX_LI_INFO__enum,GROUP_1_URLC_RX_LI_INFO_size

// GROUP_1_AM_RX_VAR
#define GROUP_1_AM_RX_VAR_size "†dh"
#define GROUP_1_AM_RX_VAR GROUP_1_AM_RX_VAR__enum,GROUP_1_AM_RX_VAR_size

// GROUP_1_AM_TX_DATA_SN_FIRST
#define GROUP_1_AM_TX_DATA_SN_FIRST_size "dh"
#define GROUP_1_AM_TX_DATA_SN_FIRST GROUP_1_AM_TX_DATA_SN_FIRST__enum,GROUP_1_AM_TX_DATA_SN_FIRST_size

// GROUP_1_AM_TX_DATA_SN_RETX
#define GROUP_1_AM_TX_DATA_SN_RETX_size "‚dh"
#define GROUP_1_AM_TX_DATA_SN_RETX GROUP_1_AM_TX_DATA_SN_RETX__enum,GROUP_1_AM_TX_DATA_SN_RETX_size

// GROUP_1_AM_TX_VAR_AFTER_STATUS_PDU_RECEIVED
#define GROUP_1_AM_TX_VAR_AFTER_STATUS_PDU_RECEIVED_size "ƒdh"
#define GROUP_1_AM_TX_VAR_AFTER_STATUS_PDU_RECEIVED GROUP_1_AM_TX_VAR_AFTER_STATUS_PDU_RECEIVED__enum,GROUP_1_AM_TX_VAR_AFTER_STATUS_PDU_RECEIVED_size

// GROUP_1_AM_PDU_SCHEDULE_TO_RE_TX
#define GROUP_1_AM_PDU_SCHEDULE_TO_RE_TX_size "dh"
#define GROUP_1_AM_PDU_SCHEDULE_TO_RE_TX GROUP_1_AM_PDU_SCHEDULE_TO_RE_TX__enum,GROUP_1_AM_PDU_SCHEDULE_TO_RE_TX_size

// GROUP_1_DRLC_PDU_DELIVERY_TO_PDCP
#define GROUP_1_DRLC_PDU_DELIVERY_TO_PDCP_size "dh"
#define GROUP_1_DRLC_PDU_DELIVERY_TO_PDCP GROUP_1_DRLC_PDU_DELIVERY_TO_PDCP__enum,GROUP_1_DRLC_PDU_DELIVERY_TO_PDCP_size

// GROUP_1_URLC_TM_RX_PDU_ASSEM
#define GROUP_1_URLC_TM_RX_PDU_ASSEM_size "h†d"
#define GROUP_1_URLC_TM_RX_PDU_ASSEM GROUP_1_URLC_TM_RX_PDU_ASSEM__enum,GROUP_1_URLC_TM_RX_PDU_ASSEM_size

// GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_CIPHER_ALLOC
#define GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_CIPHER_ALLOC_size "h‚d"
#define GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_CIPHER_ALLOC GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_CIPHER_ALLOC__enum,GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_CIPHER_ALLOC_size

// GROUP_1_URLC_TM_RX_PDU_NON_ASSEM
#define GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_size "h‡d"
#define GROUP_1_URLC_TM_RX_PDU_NON_ASSEM GROUP_1_URLC_TM_RX_PDU_NON_ASSEM__enum,GROUP_1_URLC_TM_RX_PDU_NON_ASSEM_size

// GROUP_1_URLC_TM_TX_COUNTC
#define GROUP_1_URLC_TM_TX_COUNTC_size "hd"
#define GROUP_1_URLC_TM_TX_COUNTC GROUP_1_URLC_TM_TX_COUNTC__enum,GROUP_1_URLC_TM_TX_COUNTC_size

// GROUP_1_PEER_BUFF_INFO
#define GROUP_1_PEER_BUFF_INFO_size "d„h"
#define GROUP_1_PEER_BUFF_INFO GROUP_1_PEER_BUFF_INFO__enum,GROUP_1_PEER_BUFF_INFO_size

// GROUP_1_TM_ENQUEUE_INFO
#define GROUP_1_TM_ENQUEUE_INFO_size "„dh"
#define GROUP_1_TM_ENQUEUE_INFO GROUP_1_TM_ENQUEUE_INFO__enum,GROUP_1_TM_ENQUEUE_INFO_size

// GROUP_1_UM_ENQUEUE_INFO
#define GROUP_1_UM_ENQUEUE_INFO_size "‚dh"
#define GROUP_1_UM_ENQUEUE_INFO GROUP_1_UM_ENQUEUE_INFO__enum,GROUP_1_UM_ENQUEUE_INFO_size

// GROUP_1_AM_ENQUEUE_INFO
#define GROUP_1_AM_ENQUEUE_INFO_size "‚dh"
#define GROUP_1_AM_ENQUEUE_INFO GROUP_1_AM_ENQUEUE_INFO__enum,GROUP_1_AM_ENQUEUE_INFO_size

// GROUP_1_FREE_SDUTOBEREL_LOOP
#define GROUP_1_FREE_SDUTOBEREL_LOOP_size "…h"
#define GROUP_1_FREE_SDUTOBEREL_LOOP GROUP_1_FREE_SDUTOBEREL_LOOP__enum,GROUP_1_FREE_SDUTOBEREL_LOOP_size

// GROUP_1_AM_NACK_BITMAP_CHANGE
#define GROUP_1_AM_NACK_BITMAP_CHANGE_size "„dh"
#define GROUP_1_AM_NACK_BITMAP_CHANGE GROUP_1_AM_NACK_BITMAP_CHANGE__enum,GROUP_1_AM_NACK_BITMAP_CHANGE_size

// GROUP_1_AM_NACK_BITMAP_SET
#define GROUP_1_AM_NACK_BITMAP_SET_size "„dh"
#define GROUP_1_AM_NACK_BITMAP_SET GROUP_1_AM_NACK_BITMAP_SET__enum,GROUP_1_AM_NACK_BITMAP_SET_size

// GROUP_1_AM_NACK_BITMAP_RESET
#define GROUP_1_AM_NACK_BITMAP_RESET_size "…h"
#define GROUP_1_AM_NACK_BITMAP_RESET GROUP_1_AM_NACK_BITMAP_RESET__enum,GROUP_1_AM_NACK_BITMAP_RESET_size

// GROUP_1_RLC_TX_PDU_PRINT
#define GROUP_1_RLC_TX_PDU_PRINT_size NULL
#define GROUP_1_RLC_TX_PDU_PRINT GROUP_1_RLC_TX_PDU_PRINT__enum,GROUP_1_RLC_TX_PDU_PRINT_size

// GROUP_1_URLC_ALLOC_PS_TM_LBM
#define GROUP_1_URLC_ALLOC_PS_TM_LBM_size "ƒd"
#define GROUP_1_URLC_ALLOC_PS_TM_LBM GROUP_1_URLC_ALLOC_PS_TM_LBM__enum,GROUP_1_URLC_ALLOC_PS_TM_LBM_size

// GROUP_1_URLC_FREE_PS_TM_LBM
#define GROUP_1_URLC_FREE_PS_TM_LBM_size "‚d"
#define GROUP_1_URLC_FREE_PS_TM_LBM GROUP_1_URLC_FREE_PS_TM_LBM__enum,GROUP_1_URLC_FREE_PS_TM_LBM_size

// GROUP_1_PRESEG_INIT
#define GROUP_1_PRESEG_INIT_size "hdhd"
#define GROUP_1_PRESEG_INIT GROUP_1_PRESEG_INIT__enum,GROUP_1_PRESEG_INIT_size

// GROUP_1_PRESEG_REESTABLISH
#define GROUP_1_PRESEG_REESTABLISH_size "hd"
#define GROUP_1_PRESEG_REESTABLISH GROUP_1_PRESEG_REESTABLISH__enum,GROUP_1_PRESEG_REESTABLISH_size

// GROUP_1_PRESEG_DELETE
#define GROUP_1_PRESEG_DELETE_size "hd"
#define GROUP_1_PRESEG_DELETE GROUP_1_PRESEG_DELETE__enum,GROUP_1_PRESEG_DELETE_size

// GROUP_1_RX_ACC_RX_BMP_STATUS
#define GROUP_1_RX_ACC_RX_BMP_STATUS_size "…d"
#define GROUP_1_RX_ACC_RX_BMP_STATUS GROUP_1_RX_ACC_RX_BMP_STATUS__enum,GROUP_1_RX_ACC_RX_BMP_STATUS_size

// GROUP_1_RX_ACC_LI_BMP_STATUS
#define GROUP_1_RX_ACC_LI_BMP_STATUS_size "…d"
#define GROUP_1_RX_ACC_LI_BMP_STATUS GROUP_1_RX_ACC_LI_BMP_STATUS__enum,GROUP_1_RX_ACC_LI_BMP_STATUS_size

// GROUP_1_RX_ACC_NO_SW_PROC_SINCE_SKIP_FLAG
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_SKIP_FLAG_size "h"
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_SKIP_FLAG GROUP_1_RX_ACC_NO_SW_PROC_SINCE_SKIP_FLAG__enum,GROUP_1_RX_ACC_NO_SW_PROC_SINCE_SKIP_FLAG_size

// GROUP_1_RX_ACC_NO_SW_PROC_SINCE_RESET
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_RESET_size "h"
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_RESET GROUP_1_RX_ACC_NO_SW_PROC_SINCE_RESET__enum,GROUP_1_RX_ACC_NO_SW_PROC_SINCE_RESET_size

// GROUP_1_RX_ACC_NO_SW_PROC_SINCE_CTRL_PDU
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_CTRL_PDU_size "h"
#define GROUP_1_RX_ACC_NO_SW_PROC_SINCE_CTRL_PDU GROUP_1_RX_ACC_NO_SW_PROC_SINCE_CTRL_PDU__enum,GROUP_1_RX_ACC_NO_SW_PROC_SINCE_CTRL_PDU_size

// GROUP_1_RX_ACC_SW_ENQ_DUMMY_PDU
#define GROUP_1_RX_ACC_SW_ENQ_DUMMY_PDU_size "h"
#define GROUP_1_RX_ACC_SW_ENQ_DUMMY_PDU GROUP_1_RX_ACC_SW_ENQ_DUMMY_PDU__enum,GROUP_1_RX_ACC_SW_ENQ_DUMMY_PDU_size

// GROUP_1_RX_ACC_CTRL_PDU_PROC_BIT
#define GROUP_1_RX_ACC_CTRL_PDU_PROC_BIT_size "‚dh"
#define GROUP_1_RX_ACC_CTRL_PDU_PROC_BIT GROUP_1_RX_ACC_CTRL_PDU_PROC_BIT__enum,GROUP_1_RX_ACC_CTRL_PDU_PROC_BIT_size

// GROUP_1_RX_ACC_CTRL_PDU_PROC_ADR
#define GROUP_1_RX_ACC_CTRL_PDU_PROC_ADR_size "‚dh"
#define GROUP_1_RX_ACC_CTRL_PDU_PROC_ADR GROUP_1_RX_ACC_CTRL_PDU_PROC_ADR__enum,GROUP_1_RX_ACC_CTRL_PDU_PROC_ADR_size

// GROUP_1_RX_ACC_CP_STATUS
#define GROUP_1_RX_ACC_CP_STATUS_size "h"
#define GROUP_1_RX_ACC_CP_STATUS GROUP_1_RX_ACC_CP_STATUS__enum,GROUP_1_RX_ACC_CP_STATUS_size

// GROUP_1_RX_ACC_POSTPONE_REESTABLISH
#define GROUP_1_RX_ACC_POSTPONE_REESTABLISH_size "h"
#define GROUP_1_RX_ACC_POSTPONE_REESTABLISH GROUP_1_RX_ACC_POSTPONE_REESTABLISH__enum,GROUP_1_RX_ACC_POSTPONE_REESTABLISH_size

// GROUP_1_RX_ACC_RESUME_REESTABLISH
#define GROUP_1_RX_ACC_RESUME_REESTABLISH_size "h"
#define GROUP_1_RX_ACC_RESUME_REESTABLISH GROUP_1_RX_ACC_RESUME_REESTABLISH__enum,GROUP_1_RX_ACC_RESUME_REESTABLISH_size

// GROUP_1_RX_ACC_POSTPONE_RECONFIG_FLEX7BIT
#define GROUP_1_RX_ACC_POSTPONE_RECONFIG_FLEX7BIT_size "h"
#define GROUP_1_RX_ACC_POSTPONE_RECONFIG_FLEX7BIT GROUP_1_RX_ACC_POSTPONE_RECONFIG_FLEX7BIT__enum,GROUP_1_RX_ACC_POSTPONE_RECONFIG_FLEX7BIT_size

// GROUP_1_RX_ACC_RESUME_RECONFIG_FLEX7BIT
#define GROUP_1_RX_ACC_RESUME_RECONFIG_FLEX7BIT_size "h"
#define GROUP_1_RX_ACC_RESUME_RECONFIG_FLEX7BIT GROUP_1_RX_ACC_RESUME_RECONFIG_FLEX7BIT__enum,GROUP_1_RX_ACC_RESUME_RECONFIG_FLEX7BIT_size

// GROUP_1_TX_ACC_TX_MEM_SDU_ADD
#define GROUP_1_TX_ACC_TX_MEM_SDU_ADD_size "‚d"
#define GROUP_1_TX_ACC_TX_MEM_SDU_ADD GROUP_1_TX_ACC_TX_MEM_SDU_ADD__enum,GROUP_1_TX_ACC_TX_MEM_SDU_ADD_size

// GROUP_1_TX_ACC_TX_MEM_SDU_ADD_PDU_HEADER
#define GROUP_1_TX_ACC_TX_MEM_SDU_ADD_PDU_HEADER_size "d"
#define GROUP_1_TX_ACC_TX_MEM_SDU_ADD_PDU_HEADER GROUP_1_TX_ACC_TX_MEM_SDU_ADD_PDU_HEADER__enum,GROUP_1_TX_ACC_TX_MEM_SDU_ADD_PDU_HEADER_size

// GROUP_1_TX_ACC_TX_MEM_SDU_DEL
#define GROUP_1_TX_ACC_TX_MEM_SDU_DEL_size "d"
#define GROUP_1_TX_ACC_TX_MEM_SDU_DEL GROUP_1_TX_ACC_TX_MEM_SDU_DEL__enum,GROUP_1_TX_ACC_TX_MEM_SDU_DEL_size

// GROUP_1_TX_ACC_TX_MEM_SDU_DEL_PDU_HEADER
#define GROUP_1_TX_ACC_TX_MEM_SDU_DEL_PDU_HEADER_size "d"
#define GROUP_1_TX_ACC_TX_MEM_SDU_DEL_PDU_HEADER GROUP_1_TX_ACC_TX_MEM_SDU_DEL_PDU_HEADER__enum,GROUP_1_TX_ACC_TX_MEM_SDU_DEL_PDU_HEADER_size

// GROUP_1_TX_ACC_TX_MEM_PDU_ADD_CMODEL
#define GROUP_1_TX_ACC_TX_MEM_PDU_ADD_CMODEL_size "d"
#define GROUP_1_TX_ACC_TX_MEM_PDU_ADD_CMODEL GROUP_1_TX_ACC_TX_MEM_PDU_ADD_CMODEL__enum,GROUP_1_TX_ACC_TX_MEM_PDU_ADD_CMODEL_size

// GROUP_1_TX_ACC_TX_MEM_PDU_ADD_SW
#define GROUP_1_TX_ACC_TX_MEM_PDU_ADD_SW_size "d"
#define GROUP_1_TX_ACC_TX_MEM_PDU_ADD_SW GROUP_1_TX_ACC_TX_MEM_PDU_ADD_SW__enum,GROUP_1_TX_ACC_TX_MEM_PDU_ADD_SW_size

// GROUP_1_TX_ACC_TX_MEM_PDU_DEL_CMODEL
#define GROUP_1_TX_ACC_TX_MEM_PDU_DEL_CMODEL_size "d"
#define GROUP_1_TX_ACC_TX_MEM_PDU_DEL_CMODEL GROUP_1_TX_ACC_TX_MEM_PDU_DEL_CMODEL__enum,GROUP_1_TX_ACC_TX_MEM_PDU_DEL_CMODEL_size

// GROUP_1_TX_ACC_TX_MEM_PDU_DEL_SW
#define GROUP_1_TX_ACC_TX_MEM_PDU_DEL_SW_size "d"
#define GROUP_1_TX_ACC_TX_MEM_PDU_DEL_SW GROUP_1_TX_ACC_TX_MEM_PDU_DEL_SW__enum,GROUP_1_TX_ACC_TX_MEM_PDU_DEL_SW_size

// GROUP_1_TX_ACC_TX_MEM_CMD_ADD
#define GROUP_1_TX_ACC_TX_MEM_CMD_ADD_size "d"
#define GROUP_1_TX_ACC_TX_MEM_CMD_ADD GROUP_1_TX_ACC_TX_MEM_CMD_ADD__enum,GROUP_1_TX_ACC_TX_MEM_CMD_ADD_size

// GROUP_1_TX_ACC_TX_MEM_CMD_DEL
#define GROUP_1_TX_ACC_TX_MEM_CMD_DEL_size "d"
#define GROUP_1_TX_ACC_TX_MEM_CMD_DEL GROUP_1_TX_ACC_TX_MEM_CMD_DEL__enum,GROUP_1_TX_ACC_TX_MEM_CMD_DEL_size

// GROUP_1_TX_ACC_SADR_CMD_TO_CMODEL
#define GROUP_1_TX_ACC_SADR_CMD_TO_CMODEL_size NULL
#define GROUP_1_TX_ACC_SADR_CMD_TO_CMODEL GROUP_1_TX_ACC_SADR_CMD_TO_CMODEL__enum,GROUP_1_TX_ACC_SADR_CMD_TO_CMODEL_size

// GROUP_1_TX_ACC_SADR_CMD_TO_HW
#define GROUP_1_TX_ACC_SADR_CMD_TO_HW_size NULL
#define GROUP_1_TX_ACC_SADR_CMD_TO_HW GROUP_1_TX_ACC_SADR_CMD_TO_HW__enum,GROUP_1_TX_ACC_SADR_CMD_TO_HW_size

// GROUP_1_TX_ACC_SADR_CMD_1
#define GROUP_1_TX_ACC_SADR_CMD_1_size "‚d"
#define GROUP_1_TX_ACC_SADR_CMD_1 GROUP_1_TX_ACC_SADR_CMD_1__enum,GROUP_1_TX_ACC_SADR_CMD_1_size

// GROUP_1_TX_ACC_SADR_CMD_2_WB
#define GROUP_1_TX_ACC_SADR_CMD_2_WB_size "ƒd"
#define GROUP_1_TX_ACC_SADR_CMD_2_WB GROUP_1_TX_ACC_SADR_CMD_2_WB__enum,GROUP_1_TX_ACC_SADR_CMD_2_WB_size

// GROUP_1_TX_ACC_SADR_CMD_3_SEG
#define GROUP_1_TX_ACC_SADR_CMD_3_SEG_size "„d"
#define GROUP_1_TX_ACC_SADR_CMD_3_SEG GROUP_1_TX_ACC_SADR_CMD_3_SEG__enum,GROUP_1_TX_ACC_SADR_CMD_3_SEG_size

// GROUP_1_TX_ACC_SADR_CMD_4_SEG_LIST
#define GROUP_1_TX_ACC_SADR_CMD_4_SEG_LIST_size "„d"
#define GROUP_1_TX_ACC_SADR_CMD_4_SEG_LIST GROUP_1_TX_ACC_SADR_CMD_4_SEG_LIST__enum,GROUP_1_TX_ACC_SADR_CMD_4_SEG_LIST_size

// GROUP_1_TX_ACC_CURR_PDU
#define GROUP_1_TX_ACC_CURR_PDU_size "d"
#define GROUP_1_TX_ACC_CURR_PDU GROUP_1_TX_ACC_CURR_PDU__enum,GROUP_1_TX_ACC_CURR_PDU_size

// GROUP_1_TX_ACC_CP_INFO
#define GROUP_1_TX_ACC_CP_INFO_size "Šd"
#define GROUP_1_TX_ACC_CP_INFO GROUP_1_TX_ACC_CP_INFO__enum,GROUP_1_TX_ACC_CP_INFO_size

// GROUP_1_TX_ACC_TX_MEM_DADR_ADD
#define GROUP_1_TX_ACC_TX_MEM_DADR_ADD_size "d"
#define GROUP_1_TX_ACC_TX_MEM_DADR_ADD GROUP_1_TX_ACC_TX_MEM_DADR_ADD__enum,GROUP_1_TX_ACC_TX_MEM_DADR_ADD_size

// GROUP_1_TX_ACC_TX_MEM_DADR_DEL
#define GROUP_1_TX_ACC_TX_MEM_DADR_DEL_size "d"
#define GROUP_1_TX_ACC_TX_MEM_DADR_DEL GROUP_1_TX_ACC_TX_MEM_DADR_DEL__enum,GROUP_1_TX_ACC_TX_MEM_DADR_DEL_size

// GROUP_1_TX_ACC_SADR2_CMD_1
#define GROUP_1_TX_ACC_SADR2_CMD_1_size "ƒd"
#define GROUP_1_TX_ACC_SADR2_CMD_1 GROUP_1_TX_ACC_SADR2_CMD_1__enum,GROUP_1_TX_ACC_SADR2_CMD_1_size

// GROUP_1_TX_ACC_SADR2_CMD_2
#define GROUP_1_TX_ACC_SADR2_CMD_2_size "ƒdc"
#define GROUP_1_TX_ACC_SADR2_CMD_2 GROUP_1_TX_ACC_SADR2_CMD_2__enum,GROUP_1_TX_ACC_SADR2_CMD_2_size

// GROUP_1_TX_ACC_SADR2_CMD_3
#define GROUP_1_TX_ACC_SADR2_CMD_3_size "‚d"
#define GROUP_1_TX_ACC_SADR2_CMD_3 GROUP_1_TX_ACC_SADR2_CMD_3__enum,GROUP_1_TX_ACC_SADR2_CMD_3_size

// GROUP_1_TX_ACC_SADR2_CMD_CIPHER
#define GROUP_1_TX_ACC_SADR2_CMD_CIPHER_size "ƒd"
#define GROUP_1_TX_ACC_SADR2_CMD_CIPHER GROUP_1_TX_ACC_SADR2_CMD_CIPHER__enum,GROUP_1_TX_ACC_SADR2_CMD_CIPHER_size

// GROUP_1_TX_ACC_SADR2_CMD_WRBK_NXTDSC
#define GROUP_1_TX_ACC_SADR2_CMD_WRBK_NXTDSC_size "ƒd"
#define GROUP_1_TX_ACC_SADR2_CMD_WRBK_NXTDSC GROUP_1_TX_ACC_SADR2_CMD_WRBK_NXTDSC__enum,GROUP_1_TX_ACC_SADR2_CMD_WRBK_NXTDSC_size

// GROUP_1_TX_ACC_SADR2_CMD_SEG_LIST
#define GROUP_1_TX_ACC_SADR2_CMD_SEG_LIST_size "ƒd"
#define GROUP_1_TX_ACC_SADR2_CMD_SEG_LIST GROUP_1_TX_ACC_SADR2_CMD_SEG_LIST__enum,GROUP_1_TX_ACC_SADR2_CMD_SEG_LIST_size

// GROUP_1_NTH_DSC_TOTAL_DSC_IN_LIST
#define GROUP_1_NTH_DSC_TOTAL_DSC_IN_LIST_size "ƒd"
#define GROUP_1_NTH_DSC_TOTAL_DSC_IN_LIST GROUP_1_NTH_DSC_TOTAL_DSC_IN_LIST__enum,GROUP_1_NTH_DSC_TOTAL_DSC_IN_LIST_size

// GROUP_1_MINIUPA_RB_INFO
#define GROUP_1_MINIUPA_RB_INFO_size "ƒd"
#define GROUP_1_MINIUPA_RB_INFO GROUP_1_MINIUPA_RB_INFO__enum,GROUP_1_MINIUPA_RB_INFO_size

// GROUP_1_MINIUPA_DSC_HEAD
#define GROUP_1_MINIUPA_DSC_HEAD_size "‚d"
#define GROUP_1_MINIUPA_DSC_HEAD GROUP_1_MINIUPA_DSC_HEAD__enum,GROUP_1_MINIUPA_DSC_HEAD_size

// GROUP_1_MINIUPA_HSUPA_CON_C_MODEL
#define GROUP_1_MINIUPA_HSUPA_CON_C_MODEL_size "d"
#define GROUP_1_MINIUPA_HSUPA_CON_C_MODEL GROUP_1_MINIUPA_HSUPA_CON_C_MODEL__enum,GROUP_1_MINIUPA_HSUPA_CON_C_MODEL_size

// GROUP_1_MINIUPA_HSUPA_IF_C_MODEL
#define GROUP_1_MINIUPA_HSUPA_IF_C_MODEL_size "d"
#define GROUP_1_MINIUPA_HSUPA_IF_C_MODEL GROUP_1_MINIUPA_HSUPA_IF_C_MODEL__enum,GROUP_1_MINIUPA_HSUPA_IF_C_MODEL_size

// GROUP_1_MINIUPA_HW_RESET
#define GROUP_1_MINIUPA_HW_RESET_size "d"
#define GROUP_1_MINIUPA_HW_RESET GROUP_1_MINIUPA_HW_RESET__enum,GROUP_1_MINIUPA_HW_RESET_size

// GROUP_1_MINIUPA_NORMAL_DSC
#define GROUP_1_MINIUPA_NORMAL_DSC_size NULL
#define GROUP_1_MINIUPA_NORMAL_DSC GROUP_1_MINIUPA_NORMAL_DSC__enum,GROUP_1_MINIUPA_NORMAL_DSC_size

// GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_INFO
#define GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_INFO_size "dh"
#define GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_INFO GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_INFO__enum,GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_INFO_size

// GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC
#define GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_size NULL
#define GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC__enum,GROUP_1_BUFFER_HSPA_PLUS_TX_COPRO_DSC_size

// GROUP_1_POST_TX_HARQ_ID
#define GROUP_1_POST_TX_HARQ_ID_size "d"
#define GROUP_1_POST_TX_HARQ_ID GROUP_1_POST_TX_HARQ_ID__enum,GROUP_1_POST_TX_HARQ_ID_size

// GROUP_1_SHAQ_TICK
#define GROUP_1_SHAQ_TICK_size NULL
#define GROUP_1_SHAQ_TICK GROUP_1_SHAQ_TICK__enum,GROUP_1_SHAQ_TICK_size

// GROUP_2_DRLC_RX_REASSEMBLE_INFO
#define GROUP_2_DRLC_RX_REASSEMBLE_INFO_size "†dh"
#define GROUP_2_DRLC_RX_REASSEMBLE_INFO GROUP_2_DRLC_RX_REASSEMBLE_INFO__enum,GROUP_2_DRLC_RX_REASSEMBLE_INFO_size

// GROUP_2_AM_RX_SN_MISSING
#define GROUP_2_AM_RX_SN_MISSING_size "ˆdh"
#define GROUP_2_AM_RX_SN_MISSING GROUP_2_AM_RX_SN_MISSING__enum,GROUP_2_AM_RX_SN_MISSING_size

// GROUP_2_DISCARD_PDU_RX
#define GROUP_2_DISCARD_PDU_RX_size "ƒdh"
#define GROUP_2_DISCARD_PDU_RX GROUP_2_DISCARD_PDU_RX__enum,GROUP_2_DISCARD_PDU_RX_size

// GROUP_2_DISCARD_PDU_RX_SUSPEND
#define GROUP_2_DISCARD_PDU_RX_SUSPEND_size "ƒdh"
#define GROUP_2_DISCARD_PDU_RX_SUSPEND GROUP_2_DISCARD_PDU_RX_SUSPEND__enum,GROUP_2_DISCARD_PDU_RX_SUSPEND_size

// GROUP_2_UM_RX_OUT_OF_SEQUENCE
#define GROUP_2_UM_RX_OUT_OF_SEQUENCE_size "‚dh"
#define GROUP_2_UM_RX_OUT_OF_SEQUENCE GROUP_2_UM_RX_OUT_OF_SEQUENCE__enum,GROUP_2_UM_RX_OUT_OF_SEQUENCE_size

// GROUP_2_UM_RX_PDU_INVALID_FORMAT
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT_size NULL
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT GROUP_2_UM_RX_PDU_INVALID_FORMAT__enum,GROUP_2_UM_RX_PDU_INVALID_FORMAT_size

// GROUP_2_UM_RX_PDU_INVALID_FORMAT_RSVD
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT_RSVD_size NULL
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT_RSVD GROUP_2_UM_RX_PDU_INVALID_FORMAT_RSVD__enum,GROUP_2_UM_RX_PDU_INVALID_FORMAT_RSVD_size

// GROUP_2_UM_RX_PDU_INVALID_FORMAT_NON_FIRST
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT_NON_FIRST_size NULL
#define GROUP_2_UM_RX_PDU_INVALID_FORMAT_NON_FIRST GROUP_2_UM_RX_PDU_INVALID_FORMAT_NON_FIRST__enum,GROUP_2_UM_RX_PDU_INVALID_FORMAT_NON_FIRST_size

// GROUP_2_URLC_RX_LI_INFO_INVALID
#define GROUP_2_URLC_RX_LI_INFO_INVALID_size "’d"
#define GROUP_2_URLC_RX_LI_INFO_INVALID GROUP_2_URLC_RX_LI_INFO_INVALID__enum,GROUP_2_URLC_RX_LI_INFO_INVALID_size

// GROUP_2_AM_RX_PDU_INVALID_FORMAT
#define GROUP_2_AM_RX_PDU_INVALID_FORMAT_size "h"
#define GROUP_2_AM_RX_PDU_INVALID_FORMAT GROUP_2_AM_RX_PDU_INVALID_FORMAT__enum,GROUP_2_AM_RX_PDU_INVALID_FORMAT_size

// GROUP_2_AM_RX_PDU_INVALID_FORMAT_OLD_PDU
#define GROUP_2_AM_RX_PDU_INVALID_FORMAT_OLD_PDU_size "„dh"
#define GROUP_2_AM_RX_PDU_INVALID_FORMAT_OLD_PDU GROUP_2_AM_RX_PDU_INVALID_FORMAT_OLD_PDU__enum,GROUP_2_AM_RX_PDU_INVALID_FORMAT_OLD_PDU_size

// GROUP_2_AM_RX_RECEIVER_ADD_ERROR
#define GROUP_2_AM_RX_RECEIVER_ADD_ERROR_size "„dh"
#define GROUP_2_AM_RX_RECEIVER_ADD_ERROR GROUP_2_AM_RX_RECEIVER_ADD_ERROR__enum,GROUP_2_AM_RX_RECEIVER_ADD_ERROR_size

// GROUP_2_UM_RX_RECEIVER_ADD_ERROR
#define GROUP_2_UM_RX_RECEIVER_ADD_ERROR_size "‚dhd"
#define GROUP_2_UM_RX_RECEIVER_ADD_ERROR GROUP_2_UM_RX_RECEIVER_ADD_ERROR__enum,GROUP_2_UM_RX_RECEIVER_ADD_ERROR_size

// GROUP_2_AM_PDU_LI_INCONSISTENT
#define GROUP_2_AM_PDU_LI_INCONSISTENT_size "dh"
#define GROUP_2_AM_PDU_LI_INCONSISTENT GROUP_2_AM_PDU_LI_INCONSISTENT__enum,GROUP_2_AM_PDU_LI_INCONSISTENT_size

// GROUP_2_AM_ENQUEUE_IP_ID
#define GROUP_2_AM_ENQUEUE_IP_ID_size "‚dh"
#define GROUP_2_AM_ENQUEUE_IP_ID GROUP_2_AM_ENQUEUE_IP_ID__enum,GROUP_2_AM_ENQUEUE_IP_ID_size

// GROUP_2_AM_DELIVER_IP_ID
#define GROUP_2_AM_DELIVER_IP_ID_size "‚dh"
#define GROUP_2_AM_DELIVER_IP_ID GROUP_2_AM_DELIVER_IP_ID__enum,GROUP_2_AM_DELIVER_IP_ID_size

// GROUP_2_NACK_PDU_QUEUE_INFO
#define GROUP_2_NACK_PDU_QUEUE_INFO_size "ƒdh"
#define GROUP_2_NACK_PDU_QUEUE_INFO GROUP_2_NACK_PDU_QUEUE_INFO__enum,GROUP_2_NACK_PDU_QUEUE_INFO_size

// GROUP_2_RE_QUEUE_STATE_PDU
#define GROUP_2_RE_QUEUE_STATE_PDU_size "„dh"
#define GROUP_2_RE_QUEUE_STATE_PDU GROUP_2_RE_QUEUE_STATE_PDU__enum,GROUP_2_RE_QUEUE_STATE_PDU_size

// GROUP_2_RE_QUEUE_TO_ACK_STATE_PDU
#define GROUP_2_RE_QUEUE_TO_ACK_STATE_PDU_size "dh"
#define GROUP_2_RE_QUEUE_TO_ACK_STATE_PDU GROUP_2_RE_QUEUE_TO_ACK_STATE_PDU__enum,GROUP_2_RE_QUEUE_TO_ACK_STATE_PDU_size

// GROUP_2_PROCESS_ACK_PDU_STATE
#define GROUP_2_PROCESS_ACK_PDU_STATE_size "dch"
#define GROUP_2_PROCESS_ACK_PDU_STATE GROUP_2_PROCESS_ACK_PDU_STATE__enum,GROUP_2_PROCESS_ACK_PDU_STATE_size

// GROUP_2_NACK_PDU_SENT_DUE_TO_CRC_ERROR_COUNT
#define GROUP_2_NACK_PDU_SENT_DUE_TO_CRC_ERROR_COUNT_size "dh"
#define GROUP_2_NACK_PDU_SENT_DUE_TO_CRC_ERROR_COUNT GROUP_2_NACK_PDU_SENT_DUE_TO_CRC_ERROR_COUNT__enum,GROUP_2_NACK_PDU_SENT_DUE_TO_CRC_ERROR_COUNT_size

// GROUP_2_URLC_RX_LI_QUEUE_INFO
#define GROUP_2_URLC_RX_LI_QUEUE_INFO_size "’dh"
#define GROUP_2_URLC_RX_LI_QUEUE_INFO GROUP_2_URLC_RX_LI_QUEUE_INFO__enum,GROUP_2_URLC_RX_LI_QUEUE_INFO_size

// GROUP_2_DRLC_POST_ENQUEUE_INFO
#define GROUP_2_DRLC_POST_ENQUEUE_INFO_size "ƒdhd"
#define GROUP_2_DRLC_POST_ENQUEUE_INFO GROUP_2_DRLC_POST_ENQUEUE_INFO__enum,GROUP_2_DRLC_POST_ENQUEUE_INFO_size

// GROUP_2_AM_NACK_BUFFER_INFO
#define GROUP_2_AM_NACK_BUFFER_INFO_size "†dh"
#define GROUP_2_AM_NACK_BUFFER_INFO GROUP_2_AM_NACK_BUFFER_INFO__enum,GROUP_2_AM_NACK_BUFFER_INFO_size

// GROUP_2_TX_DATA_TRACE
#define GROUP_2_TX_DATA_TRACE_size "hƒd"
#define GROUP_2_TX_DATA_TRACE GROUP_2_TX_DATA_TRACE__enum,GROUP_2_TX_DATA_TRACE_size

// GROUP_2_URLC_ADM_MEM_COUNT
#define GROUP_2_URLC_ADM_MEM_COUNT_size "‰d"
#define GROUP_2_URLC_ADM_MEM_COUNT GROUP_2_URLC_ADM_MEM_COUNT__enum,GROUP_2_URLC_ADM_MEM_COUNT_size

// GROUP_2_MAX_DATA_DISCARD_PROC_1
#define GROUP_2_MAX_DATA_DISCARD_PROC_1_size "ƒdh"
#define GROUP_2_MAX_DATA_DISCARD_PROC_1 GROUP_2_MAX_DATA_DISCARD_PROC_1__enum,GROUP_2_MAX_DATA_DISCARD_PROC_1_size

// GROUP_2_MAX_DATA_DISCARD_PROC_2
#define GROUP_2_MAX_DATA_DISCARD_PROC_2_size "†dh"
#define GROUP_2_MAX_DATA_DISCARD_PROC_2 GROUP_2_MAX_DATA_DISCARD_PROC_2__enum,GROUP_2_MAX_DATA_DISCARD_PROC_2_size

// GROUP_2_MAX_DATA_DISCARD_PROC_3
#define GROUP_2_MAX_DATA_DISCARD_PROC_3_size "ƒdh"
#define GROUP_2_MAX_DATA_DISCARD_PROC_3 GROUP_2_MAX_DATA_DISCARD_PROC_3__enum,GROUP_2_MAX_DATA_DISCARD_PROC_3_size

// GROUP_2_RLC_RX_BUFFER_INFO_CHANGE
#define GROUP_2_RLC_RX_BUFFER_INFO_CHANGE_size "„dh"
#define GROUP_2_RLC_RX_BUFFER_INFO_CHANGE GROUP_2_RLC_RX_BUFFER_INFO_CHANGE__enum,GROUP_2_RLC_RX_BUFFER_INFO_CHANGE_size

// GROUP_2_RLC_RX_LI_QUEUE_GROW
#define GROUP_2_RLC_RX_LI_QUEUE_GROW_size "‚dh"
#define GROUP_2_RLC_RX_LI_QUEUE_GROW GROUP_2_RLC_RX_LI_QUEUE_GROW__enum,GROUP_2_RLC_RX_LI_QUEUE_GROW_size

// GROUP_2_RLC_DISCARD_MODE_RECONFIGURED
#define GROUP_2_RLC_DISCARD_MODE_RECONFIGURED_size "‚cŠdh"
#define GROUP_2_RLC_DISCARD_MODE_RECONFIGURED GROUP_2_RLC_DISCARD_MODE_RECONFIGURED__enum,GROUP_2_RLC_DISCARD_MODE_RECONFIGURED_size

// GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE
#define GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_size "‚dh"
#define GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE__enum,GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_size

// GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_INFO
#define GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_INFO_size "„dh"
#define GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_INFO GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_INFO__enum,GROUP_2_AM_RLC_RECEIVE_BUFFER_RESIZE_INFO_size

// GROUP_2_AM_SDU_SEG_INFO
#define GROUP_2_AM_SDU_SEG_INFO_size "dƒh"
#define GROUP_2_AM_SDU_SEG_INFO GROUP_2_AM_SDU_SEG_INFO__enum,GROUP_2_AM_SDU_SEG_INFO_size

// GROUP_2_TEMP_INJECT_MAX_CONTROL_DEBUG_INFO
#define GROUP_2_TEMP_INJECT_MAX_CONTROL_DEBUG_INFO_size "h"
#define GROUP_2_TEMP_INJECT_MAX_CONTROL_DEBUG_INFO GROUP_2_TEMP_INJECT_MAX_CONTROL_DEBUG_INFO__enum,GROUP_2_TEMP_INJECT_MAX_CONTROL_DEBUG_INFO_size

// GROUP_2_TEMP_INJECT_MAX_SUFI_TYPE_INFO
#define GROUP_2_TEMP_INJECT_MAX_SUFI_TYPE_INFO_size "d"
#define GROUP_2_TEMP_INJECT_MAX_SUFI_TYPE_INFO GROUP_2_TEMP_INJECT_MAX_SUFI_TYPE_INFO__enum,GROUP_2_TEMP_INJECT_MAX_SUFI_TYPE_INFO_size

// GROUP_2_AM_RX_BUFFER_RESIZE
#define GROUP_2_AM_RX_BUFFER_RESIZE_size "‚dh"
#define GROUP_2_AM_RX_BUFFER_RESIZE GROUP_2_AM_RX_BUFFER_RESIZE__enum,GROUP_2_AM_RX_BUFFER_RESIZE_size

// GROUP_2_AM_TX_PIGGYBACK_TRACE
#define GROUP_2_AM_TX_PIGGYBACK_TRACE_size "hd"
#define GROUP_2_AM_TX_PIGGYBACK_TRACE GROUP_2_AM_TX_PIGGYBACK_TRACE__enum,GROUP_2_AM_TX_PIGGYBACK_TRACE_size

// GROUP_2_AM_TX_SDU_RESTORE
#define GROUP_2_AM_TX_SDU_RESTORE_size "dh"
#define GROUP_2_AM_TX_SDU_RESTORE GROUP_2_AM_TX_SDU_RESTORE__enum,GROUP_2_AM_TX_SDU_RESTORE_size

// GROUP_2_AM_NACK_BITMAP_CHANGE
#define GROUP_2_AM_NACK_BITMAP_CHANGE_size "„dh"
#define GROUP_2_AM_NACK_BITMAP_CHANGE GROUP_2_AM_NACK_BITMAP_CHANGE__enum,GROUP_2_AM_NACK_BITMAP_CHANGE_size

// GROUP_2_AM_NACK_BITMAP_SET
#define GROUP_2_AM_NACK_BITMAP_SET_size "„dh"
#define GROUP_2_AM_NACK_BITMAP_SET GROUP_2_AM_NACK_BITMAP_SET__enum,GROUP_2_AM_NACK_BITMAP_SET_size

// GROUP_2_AM_NACK_BITMAP_RESET
#define GROUP_2_AM_NACK_BITMAP_RESET_size "„dh"
#define GROUP_2_AM_NACK_BITMAP_RESET GROUP_2_AM_NACK_BITMAP_RESET__enum,GROUP_2_AM_NACK_BITMAP_RESET_size

// GROUP_2_TM_SDU_FLUSHED
#define GROUP_2_TM_SDU_FLUSHED_size "„dh"
#define GROUP_2_TM_SDU_FLUSHED GROUP_2_TM_SDU_FLUSHED__enum,GROUP_2_TM_SDU_FLUSHED_size

// GROUP_2_TM_REASSEBMLE_CSR_DATA
#define GROUP_2_TM_REASSEBMLE_CSR_DATA_size "ƒdh"
#define GROUP_2_TM_REASSEBMLE_CSR_DATA GROUP_2_TM_REASSEBMLE_CSR_DATA__enum,GROUP_2_TM_REASSEBMLE_CSR_DATA_size

// GROUP_2_BUFFER_PDU_TO_BE_PRINT
#define GROUP_2_BUFFER_PDU_TO_BE_PRINT_size NULL
#define GROUP_2_BUFFER_PDU_TO_BE_PRINT GROUP_2_BUFFER_PDU_TO_BE_PRINT__enum,GROUP_2_BUFFER_PDU_TO_BE_PRINT_size

// GROUP_2_BUFFER_PDU_TO_BE_PRINT_INFO
#define GROUP_2_BUFFER_PDU_TO_BE_PRINT_INFO_size "‚h"
#define GROUP_2_BUFFER_PDU_TO_BE_PRINT_INFO GROUP_2_BUFFER_PDU_TO_BE_PRINT_INFO__enum,GROUP_2_BUFFER_PDU_TO_BE_PRINT_INFO_size

// GROUP_2_UM_USER_RB
#define GROUP_2_UM_USER_RB_size "h‚chƒc"
#define GROUP_2_UM_USER_RB GROUP_2_UM_USER_RB__enum,GROUP_2_UM_USER_RB_size

// GROUP_2_L2L_DEBUG_INFO
#define GROUP_2_L2L_DEBUG_INFO_size "hc†dc"
#define GROUP_2_L2L_DEBUG_INFO GROUP_2_L2L_DEBUG_INFO__enum,GROUP_2_L2L_DEBUG_INFO_size

// GROUP_2_AFM_CREATE
#define GROUP_2_AFM_CREATE_size "cƒd"
#define GROUP_2_AFM_CREATE GROUP_2_AFM_CREATE__enum,GROUP_2_AFM_CREATE_size

// GROUP_2_AFM_ALLOC_RETR_BUFFER
#define GROUP_2_AFM_ALLOC_RETR_BUFFER_size "hd‚h"
#define GROUP_2_AFM_ALLOC_RETR_BUFFER GROUP_2_AFM_ALLOC_RETR_BUFFER__enum,GROUP_2_AFM_ALLOC_RETR_BUFFER_size

// GROUP_2_AFM_ALLOC_TM_CIPHER_BUFFER
#define GROUP_2_AFM_ALLOC_TM_CIPHER_BUFFER_size "hdh"
#define GROUP_2_AFM_ALLOC_TM_CIPHER_BUFFER GROUP_2_AFM_ALLOC_TM_CIPHER_BUFFER__enum,GROUP_2_AFM_ALLOC_TM_CIPHER_BUFFER_size

// GROUP_2_AFM_DUMP_HEADER
#define GROUP_2_AFM_DUMP_HEADER_size "ƒd"
#define GROUP_2_AFM_DUMP_HEADER GROUP_2_AFM_DUMP_HEADER__enum,GROUP_2_AFM_DUMP_HEADER_size

// GROUP_2_AFM_DUMP_SUBPOOL
#define GROUP_2_AFM_DUMP_SUBPOOL_size "„d"
#define GROUP_2_AFM_DUMP_SUBPOOL GROUP_2_AFM_DUMP_SUBPOOL__enum,GROUP_2_AFM_DUMP_SUBPOOL_size

// GROUP_2_AFM_USAGE_UL2_AFM
#define GROUP_2_AFM_USAGE_UL2_AFM_size "ƒd"
#define GROUP_2_AFM_USAGE_UL2_AFM GROUP_2_AFM_USAGE_UL2_AFM__enum,GROUP_2_AFM_USAGE_UL2_AFM_size

// GROUP_2_AFM_USAGE_UL2_AFM_RETX
#define GROUP_2_AFM_USAGE_UL2_AFM_RETX_size "d"
#define GROUP_2_AFM_USAGE_UL2_AFM_RETX GROUP_2_AFM_USAGE_UL2_AFM_RETX__enum,GROUP_2_AFM_USAGE_UL2_AFM_RETX_size

// GROUP_2_AFM_USAGE_UL2_AFM_TM
#define GROUP_2_AFM_USAGE_UL2_AFM_TM_size "‚d"
#define GROUP_2_AFM_USAGE_UL2_AFM_TM GROUP_2_AFM_USAGE_UL2_AFM_TM__enum,GROUP_2_AFM_USAGE_UL2_AFM_TM_size

// GROUP_2_DL_AFM_ALLOC
#define GROUP_2_DL_AFM_ALLOC_size "„d"
#define GROUP_2_DL_AFM_ALLOC GROUP_2_DL_AFM_ALLOC__enum,GROUP_2_DL_AFM_ALLOC_size

// GROUP_2_DL_AFM_FREE
#define GROUP_2_DL_AFM_FREE_size "‚d"
#define GROUP_2_DL_AFM_FREE GROUP_2_DL_AFM_FREE__enum,GROUP_2_DL_AFM_FREE_size

// GROUP_2_FREE_SDU
#define GROUP_2_FREE_SDU_size "hdh"
#define GROUP_2_FREE_SDU GROUP_2_FREE_SDU__enum,GROUP_2_FREE_SDU_size

// GROUP_2_QUERY_RX_PDU_SIZE_RETURN_CTRL
#define GROUP_2_QUERY_RX_PDU_SIZE_RETURN_CTRL_size "dh"
#define GROUP_2_QUERY_RX_PDU_SIZE_RETURN_CTRL GROUP_2_QUERY_RX_PDU_SIZE_RETURN_CTRL__enum,GROUP_2_QUERY_RX_PDU_SIZE_RETURN_CTRL_size

// GROUP_2_QUERY_RX_PDU_SIZE_RETURN
#define GROUP_2_QUERY_RX_PDU_SIZE_RETURN_size "dh"
#define GROUP_2_QUERY_RX_PDU_SIZE_RETURN GROUP_2_QUERY_RX_PDU_SIZE_RETURN__enum,GROUP_2_QUERY_RX_PDU_SIZE_RETURN_size

// GROUP_2_DEFER_RX_REESTABLISH
#define GROUP_2_DEFER_RX_REESTABLISH_size "h"
#define GROUP_2_DEFER_RX_REESTABLISH GROUP_2_DEFER_RX_REESTABLISH__enum,GROUP_2_DEFER_RX_REESTABLISH_size

// GROUP_2_DEFER_TX_REESTABLISH
#define GROUP_2_DEFER_TX_REESTABLISH_size "h"
#define GROUP_2_DEFER_TX_REESTABLISH GROUP_2_DEFER_TX_REESTABLISH__enum,GROUP_2_DEFER_TX_REESTABLISH_size

// GROUP_2_ACTIVATE_RX_ENTITY
#define GROUP_2_ACTIVATE_RX_ENTITY_size "d"
#define GROUP_2_ACTIVATE_RX_ENTITY GROUP_2_ACTIVATE_RX_ENTITY__enum,GROUP_2_ACTIVATE_RX_ENTITY_size

// GROUP_2_ACTIVATE_RX_RB
#define GROUP_2_ACTIVATE_RX_RB_size "ƒdh"
#define GROUP_2_ACTIVATE_RX_RB GROUP_2_ACTIVATE_RX_RB__enum,GROUP_2_ACTIVATE_RX_RB_size

// GROUP_2_SRB_STOP_REASM_URR_EXTQ
#define GROUP_2_SRB_STOP_REASM_URR_EXTQ_size "h"
#define GROUP_2_SRB_STOP_REASM_URR_EXTQ GROUP_2_SRB_STOP_REASM_URR_EXTQ__enum,GROUP_2_SRB_STOP_REASM_URR_EXTQ_size

// GROUP_2_CONFIG_AM_TWO_CHANNEL
#define GROUP_2_CONFIG_AM_TWO_CHANNEL_size "‚ch"
#define GROUP_2_CONFIG_AM_TWO_CHANNEL GROUP_2_CONFIG_AM_TWO_CHANNEL__enum,GROUP_2_CONFIG_AM_TWO_CHANNEL_size

// GROUP_2_CONFIG_AM_DL_PDU_SIZE
#define GROUP_2_CONFIG_AM_DL_PDU_SIZE_size "‚h"
#define GROUP_2_CONFIG_AM_DL_PDU_SIZE GROUP_2_CONFIG_AM_DL_PDU_SIZE__enum,GROUP_2_CONFIG_AM_DL_PDU_SIZE_size

// GROUP_2_TXSEGCATONFLY_B
#define GROUP_2_TXSEGCATONFLY_B_size "h‚chc‚h"
#define GROUP_2_TXSEGCATONFLY_B GROUP_2_TXSEGCATONFLY_B__enum,GROUP_2_TXSEGCATONFLY_B_size

// GROUP_2_STOREXMLI_B
#define GROUP_2_STOREXMLI_B_size "ƒhd"
#define GROUP_2_STOREXMLI_B GROUP_2_STOREXMLI_B__enum,GROUP_2_STOREXMLI_B_size

// GROUP_2_GETXMBO_E
#define GROUP_2_GETXMBO_E_size "hch‚dc‚h"
#define GROUP_2_GETXMBO_E GROUP_2_GETXMBO_E__enum,GROUP_2_GETXMBO_E_size

// GROUP_2_CALCUMBO_E
#define GROUP_2_CALCUMBO_E_size "†h"
#define GROUP_2_CALCUMBO_E GROUP_2_CALCUMBO_E__enum,GROUP_2_CALCUMBO_E_size

// GROUP_2_PRESEG_AM_B
#define GROUP_2_PRESEG_AM_B_size "‚hd‚hdh"
#define GROUP_2_PRESEG_AM_B GROUP_2_PRESEG_AM_B__enum,GROUP_2_PRESEG_AM_B_size

// GROUP_2_PRESEG_AM_ABORT
#define GROUP_2_PRESEG_AM_ABORT_size "h‚c"
#define GROUP_2_PRESEG_AM_ABORT GROUP_2_PRESEG_AM_ABORT__enum,GROUP_2_PRESEG_AM_ABORT_size

// GROUP_2_PRESEG_AM_E
#define GROUP_2_PRESEG_AM_E_size "„hd"
#define GROUP_2_PRESEG_AM_E GROUP_2_PRESEG_AM_E__enum,GROUP_2_PRESEG_AM_E_size

// GROUP_2_PRESEG_UM_B
#define GROUP_2_PRESEG_UM_B_size "‚hd‚hdh"
#define GROUP_2_PRESEG_UM_B GROUP_2_PRESEG_UM_B__enum,GROUP_2_PRESEG_UM_B_size

// GROUP_2_PRESEG_UM_ABORT
#define GROUP_2_PRESEG_UM_ABORT_size "hc"
#define GROUP_2_PRESEG_UM_ABORT GROUP_2_PRESEG_UM_ABORT__enum,GROUP_2_PRESEG_UM_ABORT_size

// GROUP_2_PRESEG_UM_E
#define GROUP_2_PRESEG_UM_E_size "„hd"
#define GROUP_2_PRESEG_UM_E GROUP_2_PRESEG_UM_E__enum,GROUP_2_PRESEG_UM_E_size

// GROUP_2_PRESEG_NO_ACTION
#define GROUP_2_PRESEG_NO_ACTION_size "ƒhc"
#define GROUP_2_PRESEG_NO_ACTION GROUP_2_PRESEG_NO_ACTION__enum,GROUP_2_PRESEG_NO_ACTION_size

// GROUP_2_PRESEG_INSERT
#define GROUP_2_PRESEG_INSERT_size "„hcd‚hc"
#define GROUP_2_PRESEG_INSERT GROUP_2_PRESEG_INSERT__enum,GROUP_2_PRESEG_INSERT_size

// GROUP_2_PRESEG_REMOVE
#define GROUP_2_PRESEG_REMOVE_size "„hcd‚hc"
#define GROUP_2_PRESEG_REMOVE GROUP_2_PRESEG_REMOVE__enum,GROUP_2_PRESEG_REMOVE_size

// GROUP_2_PRESEG_PADDING_CONDITION
#define GROUP_2_PRESEG_PADDING_CONDITION_size "„h"
#define GROUP_2_PRESEG_PADDING_CONDITION GROUP_2_PRESEG_PADDING_CONDITION__enum,GROUP_2_PRESEG_PADDING_CONDITION_size

// GROUP_2_PRESEG_PADDING_TIMER_SWITCH
#define GROUP_2_PRESEG_PADDING_TIMER_SWITCH_size "h‚c"
#define GROUP_2_PRESEG_PADDING_TIMER_SWITCH GROUP_2_PRESEG_PADDING_TIMER_SWITCH__enum,GROUP_2_PRESEG_PADDING_TIMER_SWITCH_size

// GROUP_2_PRESEG_PADDING_TIMER_CANCEL
#define GROUP_2_PRESEG_PADDING_TIMER_CANCEL_size "„h"
#define GROUP_2_PRESEG_PADDING_TIMER_CANCEL GROUP_2_PRESEG_PADDING_TIMER_CANCEL__enum,GROUP_2_PRESEG_PADDING_TIMER_CANCEL_size

// GROUP_2_PRESEG_PADDING_PEEK
#define GROUP_2_PRESEG_PADDING_PEEK_size "h"
#define GROUP_2_PRESEG_PADDING_PEEK GROUP_2_PRESEG_PADDING_PEEK__enum,GROUP_2_PRESEG_PADDING_PEEK_size

// GROUP_2_PRESEG_ADAPTIVE_ON
#define GROUP_2_PRESEG_ADAPTIVE_ON_size "h"
#define GROUP_2_PRESEG_ADAPTIVE_ON GROUP_2_PRESEG_ADAPTIVE_ON__enum,GROUP_2_PRESEG_ADAPTIVE_ON_size

// GROUP_2_PRESEG_ADAPTIVE_OFF
#define GROUP_2_PRESEG_ADAPTIVE_OFF_size "h"
#define GROUP_2_PRESEG_ADAPTIVE_OFF GROUP_2_PRESEG_ADAPTIVE_OFF__enum,GROUP_2_PRESEG_ADAPTIVE_OFF_size

// GROUP_2_PRESEG_LIMIT_SET
#define GROUP_2_PRESEG_LIMIT_SET_size "h"
#define GROUP_2_PRESEG_LIMIT_SET GROUP_2_PRESEG_LIMIT_SET__enum,GROUP_2_PRESEG_LIMIT_SET_size

// GROUP_2_PRESEG_DCH_RACH_TOTAL_LIMIT_SET
#define GROUP_2_PRESEG_DCH_RACH_TOTAL_LIMIT_SET_size "‚h"
#define GROUP_2_PRESEG_DCH_RACH_TOTAL_LIMIT_SET GROUP_2_PRESEG_DCH_RACH_TOTAL_LIMIT_SET__enum,GROUP_2_PRESEG_DCH_RACH_TOTAL_LIMIT_SET_size

// GROUP_2_DSC_POOL_ALLOC
#define GROUP_2_DSC_POOL_ALLOC_size "‚d"
#define GROUP_2_DSC_POOL_ALLOC GROUP_2_DSC_POOL_ALLOC__enum,GROUP_2_DSC_POOL_ALLOC_size

// GROUP_2_DSC_POOL_FREE
#define GROUP_2_DSC_POOL_FREE_size "‚d"
#define GROUP_2_DSC_POOL_FREE GROUP_2_DSC_POOL_FREE__enum,GROUP_2_DSC_POOL_FREE_size

// GROUP_2_DSC_POOL_DEINIT_NOT_FREE
#define GROUP_2_DSC_POOL_DEINIT_NOT_FREE_size "‚d‚h"
#define GROUP_2_DSC_POOL_DEINIT_NOT_FREE GROUP_2_DSC_POOL_DEINIT_NOT_FREE__enum,GROUP_2_DSC_POOL_DEINIT_NOT_FREE_size

// GROUP_2_DSC_POOL_FREE_HEAD
#define GROUP_2_DSC_POOL_FREE_HEAD_size "‚d"
#define GROUP_2_DSC_POOL_FREE_HEAD GROUP_2_DSC_POOL_FREE_HEAD__enum,GROUP_2_DSC_POOL_FREE_HEAD_size

// GROUP_2_PRESEG_MORE_THAN_FOUR_TIMES_GRANTED
#define GROUP_2_PRESEG_MORE_THAN_FOUR_TIMES_GRANTED_size "ƒhcd‚h"
#define GROUP_2_PRESEG_MORE_THAN_FOUR_TIMES_GRANTED GROUP_2_PRESEG_MORE_THAN_FOUR_TIMES_GRANTED__enum,GROUP_2_PRESEG_MORE_THAN_FOUR_TIMES_GRANTED_size

// GROUP_2_PRESEG_FLEX_GRANT_INFO
#define GROUP_2_PRESEG_FLEX_GRANT_INFO_size "hdƒh"
#define GROUP_2_PRESEG_FLEX_GRANT_INFO GROUP_2_PRESEG_FLEX_GRANT_INFO__enum,GROUP_2_PRESEG_FLEX_GRANT_INFO_size

// GROUP_2_PRESEG_FLEX_PAYLOAD_LESS_THAN_MIN
#define GROUP_2_PRESEG_FLEX_PAYLOAD_LESS_THAN_MIN_size "…h"
#define GROUP_2_PRESEG_FLEX_PAYLOAD_LESS_THAN_MIN GROUP_2_PRESEG_FLEX_PAYLOAD_LESS_THAN_MIN__enum,GROUP_2_PRESEG_FLEX_PAYLOAD_LESS_THAN_MIN_size

// GROUP_2_RX_ACC_CTRL_PDU_PROC_STATUS
#define GROUP_2_RX_ACC_CTRL_PDU_PROC_STATUS_size "‚dh"
#define GROUP_2_RX_ACC_CTRL_PDU_PROC_STATUS GROUP_2_RX_ACC_CTRL_PDU_PROC_STATUS__enum,GROUP_2_RX_ACC_CTRL_PDU_PROC_STATUS_size

// GROUP_2_RX_ACC_REASM_CMD
#define GROUP_2_RX_ACC_REASM_CMD_size "„dh"
#define GROUP_2_RX_ACC_REASM_CMD GROUP_2_RX_ACC_REASM_CMD__enum,GROUP_2_RX_ACC_REASM_CMD_size

// GROUP_2_RX_ACC_REASM_RESULT
#define GROUP_2_RX_ACC_REASM_RESULT_size "„dh"
#define GROUP_2_RX_ACC_REASM_RESULT GROUP_2_RX_ACC_REASM_RESULT__enum,GROUP_2_RX_ACC_REASM_RESULT_size

// GROUP_2_RX_AM_FLEX_ACC_REASM_CMD
#define GROUP_2_RX_AM_FLEX_ACC_REASM_CMD_size "†h"
#define GROUP_2_RX_AM_FLEX_ACC_REASM_CMD GROUP_2_RX_AM_FLEX_ACC_REASM_CMD__enum,GROUP_2_RX_AM_FLEX_ACC_REASM_CMD_size

// GROUP_2_RX_AM_FLEX_ACC_MRW_REASM_CMD
#define GROUP_2_RX_AM_FLEX_ACC_MRW_REASM_CMD_size "ƒh"
#define GROUP_2_RX_AM_FLEX_ACC_MRW_REASM_CMD GROUP_2_RX_AM_FLEX_ACC_MRW_REASM_CMD__enum,GROUP_2_RX_AM_FLEX_ACC_MRW_REASM_CMD_size

// GROUP_2_RX_AM_FLEX_ACC_REASM_CNF
#define GROUP_2_RX_AM_FLEX_ACC_REASM_CNF_size "„h"
#define GROUP_2_RX_AM_FLEX_ACC_REASM_CNF GROUP_2_RX_AM_FLEX_ACC_REASM_CNF__enum,GROUP_2_RX_AM_FLEX_ACC_REASM_CNF_size

// GROUP_2_RX_UM_ACC_REASM_CMD
#define GROUP_2_RX_UM_ACC_REASM_CMD_size "„h"
#define GROUP_2_RX_UM_ACC_REASM_CMD GROUP_2_RX_UM_ACC_REASM_CMD__enum,GROUP_2_RX_UM_ACC_REASM_CMD_size

// GROUP_2_RX_UM_ACC_REASM_CNF
#define GROUP_2_RX_UM_ACC_REASM_CNF_size "‚hdh"
#define GROUP_2_RX_UM_ACC_REASM_CNF GROUP_2_RX_UM_ACC_REASM_CNF__enum,GROUP_2_RX_UM_ACC_REASM_CNF_size

// GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR
#define GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_size "dh"
#define GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR__enum,GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_size

// GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_WITH_HW_INFO
#define GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_WITH_HW_INFO_size "„h"
#define GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_WITH_HW_INFO GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_WITH_HW_INFO__enum,GROUP_2_RX_ACC_SW_CMD_UPDATE_VRR_WITH_HW_INFO_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_size "…d"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_DEL
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_DEL_size "‚d"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_DEL GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_DEL__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_DEL_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_WITH_HFN
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_WITH_HFN_size "„d"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_WITH_HFN GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_WITH_HFN__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_WITH_HFN_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_NO_HFN
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_NO_HFN_size "ƒd"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_NO_HFN GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_NO_HFN__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_NO_HFN_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_CK
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_CK_size "ƒd"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_CK GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_CK__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_ADD_CK_size

// GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_UPDATE_CP_HFN
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_UPDATE_CP_HFN_size "‚d"
#define GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_UPDATE_CP_HFN GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_UPDATE_CP_HFN__enum,GROUP_2_RX_ACC_SW_CMD_CONFIG_CIPHER_UPDATE_CP_HFN_size

// GROUP_2_RX_ACC_SW_CMD_RECONFIG_RX_WND
#define GROUP_2_RX_ACC_SW_CMD_RECONFIG_RX_WND_size "ƒdh"
#define GROUP_2_RX_ACC_SW_CMD_RECONFIG_RX_WND GROUP_2_RX_ACC_SW_CMD_RECONFIG_RX_WND__enum,GROUP_2_RX_ACC_SW_CMD_RECONFIG_RX_WND_size

// GROUP_2_RX_ACC_HW_RECEPTION_STATUS
#define GROUP_2_RX_ACC_HW_RECEPTION_STATUS_size "…dh"
#define GROUP_2_RX_ACC_HW_RECEPTION_STATUS GROUP_2_RX_ACC_HW_RECEPTION_STATUS__enum,GROUP_2_RX_ACC_HW_RECEPTION_STATUS_size

// GROUP_2_RX_ACC_IM_BUF_READ
#define GROUP_2_RX_ACC_IM_BUF_READ_size "ƒdh"
#define GROUP_2_RX_ACC_IM_BUF_READ GROUP_2_RX_ACC_IM_BUF_READ__enum,GROUP_2_RX_ACC_IM_BUF_READ_size

// GROUP_2_RX_ACC_IM_BUF_WRITE
#define GROUP_2_RX_ACC_IM_BUF_WRITE_size "†dh"
#define GROUP_2_RX_ACC_IM_BUF_WRITE GROUP_2_RX_ACC_IM_BUF_WRITE__enum,GROUP_2_RX_ACC_IM_BUF_WRITE_size

// GROUP_2_RX_ACC_SDU_BUF_ALLOC
#define GROUP_2_RX_ACC_SDU_BUF_ALLOC_size "dh"
#define GROUP_2_RX_ACC_SDU_BUF_ALLOC GROUP_2_RX_ACC_SDU_BUF_ALLOC__enum,GROUP_2_RX_ACC_SDU_BUF_ALLOC_size

// GROUP_2_RX_ACC_SDU_IP_CHECKSUM_PASS
#define GROUP_2_RX_ACC_SDU_IP_CHECKSUM_PASS_size "dh"
#define GROUP_2_RX_ACC_SDU_IP_CHECKSUM_PASS GROUP_2_RX_ACC_SDU_IP_CHECKSUM_PASS__enum,GROUP_2_RX_ACC_SDU_IP_CHECKSUM_PASS_size

// GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_SKIP
#define GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_SKIP_size "dh"
#define GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_SKIP GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_SKIP__enum,GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_SKIP_size

// GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_PASS
#define GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_PASS_size "dh"
#define GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_PASS GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_PASS__enum,GROUP_2_RX_ACC_SDU_PROTOCOL_CHECKSUM_PASS_size

// GROUP_2_RX_ACC_AM_URB_SDU_DATA
#define GROUP_2_RX_ACC_AM_URB_SDU_DATA_size NULL
#define GROUP_2_RX_ACC_AM_URB_SDU_DATA GROUP_2_RX_ACC_AM_URB_SDU_DATA__enum,GROUP_2_RX_ACC_AM_URB_SDU_DATA_size

// GROUP_2_RX_ACC_REESTABLISH_PROC
#define GROUP_2_RX_ACC_REESTABLISH_PROC_size "h"
#define GROUP_2_RX_ACC_REESTABLISH_PROC GROUP_2_RX_ACC_REESTABLISH_PROC__enum,GROUP_2_RX_ACC_REESTABLISH_PROC_size

// GROUP_2_RX_ACC_SW_QUERY_DATA_STATUS
#define GROUP_2_RX_ACC_SW_QUERY_DATA_STATUS_size "ƒh"
#define GROUP_2_RX_ACC_SW_QUERY_DATA_STATUS GROUP_2_RX_ACC_SW_QUERY_DATA_STATUS__enum,GROUP_2_RX_ACC_SW_QUERY_DATA_STATUS_size

// GROUP_2_RX_ACC_CHECK_INCORRECT_LI
#define GROUP_2_RX_ACC_CHECK_INCORRECT_LI_size "ƒh"
#define GROUP_2_RX_ACC_CHECK_INCORRECT_LI GROUP_2_RX_ACC_CHECK_INCORRECT_LI__enum,GROUP_2_RX_ACC_CHECK_INCORRECT_LI_size

// GROUP_2_RX_ACC_COPRO_STATUS
#define GROUP_2_RX_ACC_COPRO_STATUS_size "ƒh"
#define GROUP_2_RX_ACC_COPRO_STATUS GROUP_2_RX_ACC_COPRO_STATUS__enum,GROUP_2_RX_ACC_COPRO_STATUS_size

// GROUP_2_MODIFY_STATUS_PROHIBIT_TIMER
#define GROUP_2_MODIFY_STATUS_PROHIBIT_TIMER_size "‚dh"
#define GROUP_2_MODIFY_STATUS_PROHIBIT_TIMER GROUP_2_MODIFY_STATUS_PROHIBIT_TIMER__enum,GROUP_2_MODIFY_STATUS_PROHIBIT_TIMER_size

// GROUP_2_RLC_RX_WINDOW_FULL_CRISIS
#define GROUP_2_RLC_RX_WINDOW_FULL_CRISIS_size "ƒdh"
#define GROUP_2_RLC_RX_WINDOW_FULL_CRISIS GROUP_2_RLC_RX_WINDOW_FULL_CRISIS__enum,GROUP_2_RLC_RX_WINDOW_FULL_CRISIS_size

// GROUP_2_RLC_NW_RETX_RRT
#define GROUP_2_RLC_NW_RETX_RRT_size "ƒdh"
#define GROUP_2_RLC_NW_RETX_RRT GROUP_2_RLC_NW_RETX_RRT__enum,GROUP_2_RLC_NW_RETX_RRT_size

// GROUP_2_UM_LI_CONFIG_CHANGE
#define GROUP_2_UM_LI_CONFIG_CHANGE_size "‚dh"
#define GROUP_2_UM_LI_CONFIG_CHANGE GROUP_2_UM_LI_CONFIG_CHANGE__enum,GROUP_2_UM_LI_CONFIG_CHANGE_size

// GROUP_2_RX_FLEX_ACC_HW_RECEPTION_STATUS
#define GROUP_2_RX_FLEX_ACC_HW_RECEPTION_STATUS_size "„h"
#define GROUP_2_RX_FLEX_ACC_HW_RECEPTION_STATUS GROUP_2_RX_FLEX_ACC_HW_RECEPTION_STATUS__enum,GROUP_2_RX_FLEX_ACC_HW_RECEPTION_STATUS_size

// GROUP_2_RX_FLEX_ACC_PDU_OUTSIDE_WINDOW
#define GROUP_2_RX_FLEX_ACC_PDU_OUTSIDE_WINDOW_size "‚h"
#define GROUP_2_RX_FLEX_ACC_PDU_OUTSIDE_WINDOW GROUP_2_RX_FLEX_ACC_PDU_OUTSIDE_WINDOW__enum,GROUP_2_RX_FLEX_ACC_PDU_OUTSIDE_WINDOW_size

// GROUP_2_RX_FLEX_ACC_PDU_DUPLICATED
#define GROUP_2_RX_FLEX_ACC_PDU_DUPLICATED_size "‚h"
#define GROUP_2_RX_FLEX_ACC_PDU_DUPLICATED GROUP_2_RX_FLEX_ACC_PDU_DUPLICATED__enum,GROUP_2_RX_FLEX_ACC_PDU_DUPLICATED_size

// GROUP_2_RX_FLEX_ACC_RX_BUF_STATUS
#define GROUP_2_RX_FLEX_ACC_RX_BUF_STATUS_size "„h"
#define GROUP_2_RX_FLEX_ACC_RX_BUF_STATUS GROUP_2_RX_FLEX_ACC_RX_BUF_STATUS__enum,GROUP_2_RX_FLEX_ACC_RX_BUF_STATUS_size

// GROUP_2_RX_FLEX_ACC_AM_VAR_AND_RX_BUF_STATUS
#define GROUP_2_RX_FLEX_ACC_AM_VAR_AND_RX_BUF_STATUS_size "ƒh‚dh"
#define GROUP_2_RX_FLEX_ACC_AM_VAR_AND_RX_BUF_STATUS GROUP_2_RX_FLEX_ACC_AM_VAR_AND_RX_BUF_STATUS__enum,GROUP_2_RX_FLEX_ACC_AM_VAR_AND_RX_BUF_STATUS_size

// GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION
#define GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_size "d‚h‚dh"
#define GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION__enum,GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_size

// GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_SLIM
#define GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_SLIM_size "hdh"
#define GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_SLIM GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_SLIM__enum,GROUP_2_RX_FLEX_ACC_AM_RX_BUF_INSERTION_SLIM_size

// GROUP_2_RX_FLEX_ACC_PROCESS_PDU_ADDR_LIST
#define GROUP_2_RX_FLEX_ACC_PROCESS_PDU_ADDR_LIST_size "†h"
#define GROUP_2_RX_FLEX_ACC_PROCESS_PDU_ADDR_LIST GROUP_2_RX_FLEX_ACC_PROCESS_PDU_ADDR_LIST__enum,GROUP_2_RX_FLEX_ACC_PROCESS_PDU_ADDR_LIST_size

// GROUP_2_RX_FLEX_ACC_FLUSH_PDU_ADDR_LIST
#define GROUP_2_RX_FLEX_ACC_FLUSH_PDU_ADDR_LIST_size "ƒh"
#define GROUP_2_RX_FLEX_ACC_FLUSH_PDU_ADDR_LIST GROUP_2_RX_FLEX_ACC_FLUSH_PDU_ADDR_LIST__enum,GROUP_2_RX_FLEX_ACC_FLUSH_PDU_ADDR_LIST_size

// GROUP_2_RX_FLEX_ACC_RELEASE_PDU_MEM
#define GROUP_2_RX_FLEX_ACC_RELEASE_PDU_MEM_size "‚d"
#define GROUP_2_RX_FLEX_ACC_RELEASE_PDU_MEM GROUP_2_RX_FLEX_ACC_RELEASE_PDU_MEM__enum,GROUP_2_RX_FLEX_ACC_RELEASE_PDU_MEM_size

// GROUP_2_RX_FLEX_ACC_HOLD_PDU_MEM
#define GROUP_2_RX_FLEX_ACC_HOLD_PDU_MEM_size "‚d"
#define GROUP_2_RX_FLEX_ACC_HOLD_PDU_MEM GROUP_2_RX_FLEX_ACC_HOLD_PDU_MEM__enum,GROUP_2_RX_FLEX_ACC_HOLD_PDU_MEM_size

// GROUP_2_RX_FLEX_ACC_CHECK_HW_WINDOW_OPERATION
#define GROUP_2_RX_FLEX_ACC_CHECK_HW_WINDOW_OPERATION_size "…h"
#define GROUP_2_RX_FLEX_ACC_CHECK_HW_WINDOW_OPERATION GROUP_2_RX_FLEX_ACC_CHECK_HW_WINDOW_OPERATION__enum,GROUP_2_RX_FLEX_ACC_CHECK_HW_WINDOW_OPERATION_size

// GROUP_2_RX_FLEX_ACC_RESET_FLUSH_BUF
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_BUF_size "„h"
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_BUF GROUP_2_RX_FLEX_ACC_RESET_FLUSH_BUF__enum,GROUP_2_RX_FLEX_ACC_RESET_FLUSH_BUF_size

// GROUP_2_RX_FLEX_ACC_RESET_FLUSH_POSTPONE
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_POSTPONE_size "ƒh"
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_POSTPONE GROUP_2_RX_FLEX_ACC_RESET_FLUSH_POSTPONE__enum,GROUP_2_RX_FLEX_ACC_RESET_FLUSH_POSTPONE_size

// GROUP_2_RX_FLEX_ACC_RESET_FLUSH_AFTER_REASSEM
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_AFTER_REASSEM_size "„h"
#define GROUP_2_RX_FLEX_ACC_RESET_FLUSH_AFTER_REASSEM GROUP_2_RX_FLEX_ACC_RESET_FLUSH_AFTER_REASSEM__enum,GROUP_2_RX_FLEX_ACC_RESET_FLUSH_AFTER_REASSEM_size

// GROUP_2_RX_FLEX_ACC_UPDATE_VRH
#define GROUP_2_RX_FLEX_ACC_UPDATE_VRH_size "‚h"
#define GROUP_2_RX_FLEX_ACC_UPDATE_VRH GROUP_2_RX_FLEX_ACC_UPDATE_VRH__enum,GROUP_2_RX_FLEX_ACC_UPDATE_VRH_size

// GROUP_2_RX_FLEX_ACC_REASM_PROCESS_PDU
#define GROUP_2_RX_FLEX_ACC_REASM_PROCESS_PDU_size "‚dh"
#define GROUP_2_RX_FLEX_ACC_REASM_PROCESS_PDU GROUP_2_RX_FLEX_ACC_REASM_PROCESS_PDU__enum,GROUP_2_RX_FLEX_ACC_REASM_PROCESS_PDU_size

// GROUP_2_RX_FLEX_ACC_COPRO_STATUS
#define GROUP_2_RX_FLEX_ACC_COPRO_STATUS_size "„h"
#define GROUP_2_RX_FLEX_ACC_COPRO_STATUS GROUP_2_RX_FLEX_ACC_COPRO_STATUS__enum,GROUP_2_RX_FLEX_ACC_COPRO_STATUS_size

// GROUP_2_TOTAL_PACKET_SIZE_REACH_THRESHOLD
#define GROUP_2_TOTAL_PACKET_SIZE_REACH_THRESHOLD_size "dh"
#define GROUP_2_TOTAL_PACKET_SIZE_REACH_THRESHOLD GROUP_2_TOTAL_PACKET_SIZE_REACH_THRESHOLD__enum,GROUP_2_TOTAL_PACKET_SIZE_REACH_THRESHOLD_size

// GROUP_2_RX_FLEX_ACC_DUMP_BD_PDU_HEADER
#define GROUP_2_RX_FLEX_ACC_DUMP_BD_PDU_HEADER_size "dhdh"
#define GROUP_2_RX_FLEX_ACC_DUMP_BD_PDU_HEADER GROUP_2_RX_FLEX_ACC_DUMP_BD_PDU_HEADER__enum,GROUP_2_RX_FLEX_ACC_DUMP_BD_PDU_HEADER_size

// GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION
#define GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_size "d‚hƒdh"
#define GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION__enum,GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_size

// GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_SLIM
#define GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_SLIM_size "h‚dh"
#define GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_SLIM GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_SLIM__enum,GROUP_2_RX_FLEX_ACC_UM_RX_BUF_INSERTION_SLIM_size

// GROUP_2_RX_FLEX_ACC_UM_UPDATE_VRUS_HFN
#define GROUP_2_RX_FLEX_ACC_UM_UPDATE_VRUS_HFN_size "hdh"
#define GROUP_2_RX_FLEX_ACC_UM_UPDATE_VRUS_HFN GROUP_2_RX_FLEX_ACC_UM_UPDATE_VRUS_HFN__enum,GROUP_2_RX_FLEX_ACC_UM_UPDATE_VRUS_HFN_size

// GROUP_2_DUMP_LBM_ORG_SDU
#define GROUP_2_DUMP_LBM_ORG_SDU_size NULL
#define GROUP_2_DUMP_LBM_ORG_SDU GROUP_2_DUMP_LBM_ORG_SDU__enum,GROUP_2_DUMP_LBM_ORG_SDU_size

// GROUP_2_DUMP_LBM_DST_SDU
#define GROUP_2_DUMP_LBM_DST_SDU_size NULL
#define GROUP_2_DUMP_LBM_DST_SDU GROUP_2_DUMP_LBM_DST_SDU__enum,GROUP_2_DUMP_LBM_DST_SDU_size

// GROUP_2_PROCESS_DROP_PDU_HIGHEST_DROP_SN_IN_WINDOW
#define GROUP_2_PROCESS_DROP_PDU_HIGHEST_DROP_SN_IN_WINDOW_size "‚d"
#define GROUP_2_PROCESS_DROP_PDU_HIGHEST_DROP_SN_IN_WINDOW GROUP_2_PROCESS_DROP_PDU_HIGHEST_DROP_SN_IN_WINDOW__enum,GROUP_2_PROCESS_DROP_PDU_HIGHEST_DROP_SN_IN_WINDOW_size

// GROUP_2_DISABLE_VR_HD
#define GROUP_2_DISABLE_VR_HD_size "‚d"
#define GROUP_2_DISABLE_VR_HD GROUP_2_DISABLE_VR_HD__enum,GROUP_2_DISABLE_VR_HD_size

// GROUP_2_DISABLE_RLC_HW
#define GROUP_2_DISABLE_RLC_HW_size NULL
#define GROUP_2_DISABLE_RLC_HW GROUP_2_DISABLE_RLC_HW__enum,GROUP_2_DISABLE_RLC_HW_size

// GROUP_2_ENABLE_RLC_HW
#define GROUP_2_ENABLE_RLC_HW_size NULL
#define GROUP_2_ENABLE_RLC_HW GROUP_2_ENABLE_RLC_HW__enum,GROUP_2_ENABLE_RLC_HW_size

// GROUP2_CS_OVER_HSPA_CONFIG
#define GROUP2_CS_OVER_HSPA_CONFIG_size "‚dh"
#define GROUP2_CS_OVER_HSPA_CONFIG GROUP2_CS_OVER_HSPA_CONFIG__enum,GROUP2_CS_OVER_HSPA_CONFIG_size

// GROUP_2_TX_ACC_SW_CMD_INIT_HW
#define GROUP_2_TX_ACC_SW_CMD_INIT_HW_size NULL
#define GROUP_2_TX_ACC_SW_CMD_INIT_HW GROUP_2_TX_ACC_SW_CMD_INIT_HW__enum,GROUP_2_TX_ACC_SW_CMD_INIT_HW_size

// GROUP_2_TX_ACC_SW_CMD_RESET_RB
#define GROUP_2_TX_ACC_SW_CMD_RESET_RB_size "h"
#define GROUP_2_TX_ACC_SW_CMD_RESET_RB GROUP_2_TX_ACC_SW_CMD_RESET_RB__enum,GROUP_2_TX_ACC_SW_CMD_RESET_RB_size

// GROUP_2_TX_ACC_SW_CMD_ESTABLISH_RB
#define GROUP_2_TX_ACC_SW_CMD_ESTABLISH_RB_size "ƒdh"
#define GROUP_2_TX_ACC_SW_CMD_ESTABLISH_RB GROUP_2_TX_ACC_SW_CMD_ESTABLISH_RB__enum,GROUP_2_TX_ACC_SW_CMD_ESTABLISH_RB_size

// GROUP_2_TX_ACC_SW_CMD_FREEZE_HFN
#define GROUP_2_TX_ACC_SW_CMD_FREEZE_HFN_size "h"
#define GROUP_2_TX_ACC_SW_CMD_FREEZE_HFN GROUP_2_TX_ACC_SW_CMD_FREEZE_HFN__enum,GROUP_2_TX_ACC_SW_CMD_FREEZE_HFN_size

// GROUP_2_TX_ACC_SW_CMD_UPDATE_HFN
#define GROUP_2_TX_ACC_SW_CMD_UPDATE_HFN_size "dh"
#define GROUP_2_TX_ACC_SW_CMD_UPDATE_HFN GROUP_2_TX_ACC_SW_CMD_UPDATE_HFN__enum,GROUP_2_TX_ACC_SW_CMD_UPDATE_HFN_size

// GROUP_2_SHAQ_DEQUEUE_CALC
#define GROUP_2_SHAQ_DEQUEUE_CALC_size "hƒd"
#define GROUP_2_SHAQ_DEQUEUE_CALC GROUP_2_SHAQ_DEQUEUE_CALC__enum,GROUP_2_SHAQ_DEQUEUE_CALC_size

// GROUP_2_SHAQ_DEQUEUE_AM
#define GROUP_2_SHAQ_DEQUEUE_AM_size "hcdhd"
#define GROUP_2_SHAQ_DEQUEUE_AM GROUP_2_SHAQ_DEQUEUE_AM__enum,GROUP_2_SHAQ_DEQUEUE_AM_size

// GROUP_2_SHAQ_DEQUEUE_AM_PRIO
#define GROUP_2_SHAQ_DEQUEUE_AM_PRIO_size "hcdhd"
#define GROUP_2_SHAQ_DEQUEUE_AM_PRIO GROUP_2_SHAQ_DEQUEUE_AM_PRIO__enum,GROUP_2_SHAQ_DEQUEUE_AM_PRIO_size

// GROUP_2_SHAQ_DEQUEUE_UM
#define GROUP_2_SHAQ_DEQUEUE_UM_size "‚hd"
#define GROUP_2_SHAQ_DEQUEUE_UM GROUP_2_SHAQ_DEQUEUE_UM__enum,GROUP_2_SHAQ_DEQUEUE_UM_size

// GROUP_2_SHAQ_DEQUEUE_UM_PRIO
#define GROUP_2_SHAQ_DEQUEUE_UM_PRIO_size "‚hd"
#define GROUP_2_SHAQ_DEQUEUE_UM_PRIO GROUP_2_SHAQ_DEQUEUE_UM_PRIO__enum,GROUP_2_SHAQ_DEQUEUE_UM_PRIO_size

// GROUP_2_SHAQ_DEQUEUE_TM_CSR
#define GROUP_2_SHAQ_DEQUEUE_TM_CSR_size "ƒh‚d"
#define GROUP_2_SHAQ_DEQUEUE_TM_CSR GROUP_2_SHAQ_DEQUEUE_TM_CSR__enum,GROUP_2_SHAQ_DEQUEUE_TM_CSR_size

// GROUP_2_SHAQ_LBM_KICK
#define GROUP_2_SHAQ_LBM_KICK_size "h"
#define GROUP_2_SHAQ_LBM_KICK GROUP_2_SHAQ_LBM_KICK__enum,GROUP_2_SHAQ_LBM_KICK_size

// GROUP_2_SHAQ_DEQUEUE_PRIO_NORMAL_RATIO
#define GROUP_2_SHAQ_DEQUEUE_PRIO_NORMAL_RATIO_size "ƒd"
#define GROUP_2_SHAQ_DEQUEUE_PRIO_NORMAL_RATIO GROUP_2_SHAQ_DEQUEUE_PRIO_NORMAL_RATIO__enum,GROUP_2_SHAQ_DEQUEUE_PRIO_NORMAL_RATIO_size

// GROUP_2_LOGGER_BOUNDED_POLLING_SUCCESS
#define GROUP_2_LOGGER_BOUNDED_POLLING_SUCCESS_size "„d"
#define GROUP_2_LOGGER_BOUNDED_POLLING_SUCCESS GROUP_2_LOGGER_BOUNDED_POLLING_SUCCESS__enum,GROUP_2_LOGGER_BOUNDED_POLLING_SUCCESS_size

// GROUP_2_UM_RB0_SN0_NO_BEGIN_SDU
#define GROUP_2_UM_RB0_SN0_NO_BEGIN_SDU_size NULL
#define GROUP_2_UM_RB0_SN0_NO_BEGIN_SDU GROUP_2_UM_RB0_SN0_NO_BEGIN_SDU__enum,GROUP_2_UM_RB0_SN0_NO_BEGIN_SDU_size

// GROUP_2_RX_CK_ERROR_DETECTION
#define GROUP_2_RX_CK_ERROR_DETECTION_size "h‚d"
#define GROUP_2_RX_CK_ERROR_DETECTION GROUP_2_RX_CK_ERROR_DETECTION__enum,GROUP_2_RX_CK_ERROR_DETECTION_size

// GROUP_2_TX_CK_ERROR_DETECTION
#define GROUP_2_TX_CK_ERROR_DETECTION_size "h‚d"
#define GROUP_2_TX_CK_ERROR_DETECTION GROUP_2_TX_CK_ERROR_DETECTION__enum,GROUP_2_TX_CK_ERROR_DETECTION_size

// GROUP_3_RAB_MAPPING_MODIFICATION
#define GROUP_3_RAB_MAPPING_MODIFICATION_size "d"
#define GROUP_3_RAB_MAPPING_MODIFICATION GROUP_3_RAB_MAPPING_MODIFICATION__enum,GROUP_3_RAB_MAPPING_MODIFICATION_size

// GROUP_3_RLC_MAC_TX_CSR_DATA_REQ
#define GROUP_3_RLC_MAC_TX_CSR_DATA_REQ_size NULL
#define GROUP_3_RLC_MAC_TX_CSR_DATA_REQ GROUP_3_RLC_MAC_TX_CSR_DATA_REQ__enum,GROUP_3_RLC_MAC_TX_CSR_DATA_REQ_size

// GROUP_3_RLC_FLUSH_CSR_DATA_REQ
#define GROUP_3_RLC_FLUSH_CSR_DATA_REQ_size NULL
#define GROUP_3_RLC_FLUSH_CSR_DATA_REQ GROUP_3_RLC_FLUSH_CSR_DATA_REQ__enum,GROUP_3_RLC_FLUSH_CSR_DATA_REQ_size

// GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_CREATE
#define GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_CREATE_size "‚h"
#define GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_CREATE GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_CREATE__enum,GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_CREATE_size

// GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_DELETE
#define GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_DELETE_size "‚h"
#define GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_DELETE GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_DELETE__enum,GROUP_3_HSPA_PLUS_TX_COPRO_RB_MAPPING_DELETE_size

// GROUP_4_RESET_ACK_RECEIVED_TIMER_EXPIRED
#define GROUP_4_RESET_ACK_RECEIVED_TIMER_EXPIRED_size "h"
#define GROUP_4_RESET_ACK_RECEIVED_TIMER_EXPIRED GROUP_4_RESET_ACK_RECEIVED_TIMER_EXPIRED__enum,GROUP_4_RESET_ACK_RECEIVED_TIMER_EXPIRED_size

// GROUP_4_STATUS_REPORT_RECEIVED
#define GROUP_4_STATUS_REPORT_RECEIVED_size "h"
#define GROUP_4_STATUS_REPORT_RECEIVED GROUP_4_STATUS_REPORT_RECEIVED__enum,GROUP_4_STATUS_REPORT_RECEIVED_size

// GROUP_4_RESET_PDU_RECEIVED
#define GROUP_4_RESET_PDU_RECEIVED_size "h"
#define GROUP_4_RESET_PDU_RECEIVED GROUP_4_RESET_PDU_RECEIVED__enum,GROUP_4_RESET_PDU_RECEIVED_size

// GROUP_4_MUTUAL_RESET_DETECTED
#define GROUP_4_MUTUAL_RESET_DETECTED_size "h"
#define GROUP_4_MUTUAL_RESET_DETECTED GROUP_4_MUTUAL_RESET_DETECTED__enum,GROUP_4_MUTUAL_RESET_DETECTED_size

// GROUP_4_RETX_PDU_FOR_POLLING
#define GROUP_4_RETX_PDU_FOR_POLLING_size "ƒdh"
#define GROUP_4_RETX_PDU_FOR_POLLING GROUP_4_RETX_PDU_FOR_POLLING__enum,GROUP_4_RETX_PDU_FOR_POLLING_size

// GROUP_4_SUSPEND_RESET_DETECTED
#define GROUP_4_SUSPEND_RESET_DETECTED_size "h"
#define GROUP_4_SUSPEND_RESET_DETECTED GROUP_4_SUSPEND_RESET_DETECTED__enum,GROUP_4_SUSPEND_RESET_DETECTED_size

// GROUP_4_AM_TX_REESTABLISH_DEFERRED
#define GROUP_4_AM_TX_REESTABLISH_DEFERRED_size "h"
#define GROUP_4_AM_TX_REESTABLISH_DEFERRED GROUP_4_AM_TX_REESTABLISH_DEFERRED__enum,GROUP_4_AM_TX_REESTABLISH_DEFERRED_size

// GROUP_4_AM_RX_REESTABLISH_DEFERRED
#define GROUP_4_AM_RX_REESTABLISH_DEFERRED_size "h"
#define GROUP_4_AM_RX_REESTABLISH_DEFERRED GROUP_4_AM_RX_REESTABLISH_DEFERRED__enum,GROUP_4_AM_RX_REESTABLISH_DEFERRED_size

// GROUP_4_AM_RX_RECONFIG_DEFERRED
#define GROUP_4_AM_RX_RECONFIG_DEFERRED_size "h"
#define GROUP_4_AM_RX_RECONFIG_DEFERRED GROUP_4_AM_RX_RECONFIG_DEFERRED__enum,GROUP_4_AM_RX_RECONFIG_DEFERRED_size

// GROUP_4_URLC_ABORT_CURRENT_REESTABLISH
#define GROUP_4_URLC_ABORT_CURRENT_REESTABLISH_size "ƒh"
#define GROUP_4_URLC_ABORT_CURRENT_REESTABLISH GROUP_4_URLC_ABORT_CURRENT_REESTABLISH__enum,GROUP_4_URLC_ABORT_CURRENT_REESTABLISH_size

// GROUP_4_URLC_ABORT_CURRENT_RECONFIG
#define GROUP_4_URLC_ABORT_CURRENT_RECONFIG_size "ƒh"
#define GROUP_4_URLC_ABORT_CURRENT_RECONFIG GROUP_4_URLC_ABORT_CURRENT_RECONFIG__enum,GROUP_4_URLC_ABORT_CURRENT_RECONFIG_size

// GROUP_4_URLC_DELETE_DEFERRED_REQ_SKIP_TM
#define GROUP_4_URLC_DELETE_DEFERRED_REQ_SKIP_TM_size "h"
#define GROUP_4_URLC_DELETE_DEFERRED_REQ_SKIP_TM GROUP_4_URLC_DELETE_DEFERRED_REQ_SKIP_TM__enum,GROUP_4_URLC_DELETE_DEFERRED_REQ_SKIP_TM_size

// GROUP_4_ACTIVATE_RX_ENTITY
#define GROUP_4_ACTIVATE_RX_ENTITY_size "‚hd"
#define GROUP_4_ACTIVATE_RX_ENTITY GROUP_4_ACTIVATE_RX_ENTITY__enum,GROUP_4_ACTIVATE_RX_ENTITY_size

// GROUP_4_ACTIVATE_RX_RB
#define GROUP_4_ACTIVATE_RX_RB_size "ƒdh"
#define GROUP_4_ACTIVATE_RX_RB GROUP_4_ACTIVATE_RX_RB__enum,GROUP_4_ACTIVATE_RX_RB_size

// GROUP_4_ACTIVATE_TX_ENTITY
#define GROUP_4_ACTIVATE_TX_ENTITY_size "h"
#define GROUP_4_ACTIVATE_TX_ENTITY GROUP_4_ACTIVATE_TX_ENTITY__enum,GROUP_4_ACTIVATE_TX_ENTITY_size

// GROUP_4_ACTIVATE_TX_RB
#define GROUP_4_ACTIVATE_TX_RB_size "ƒdh"
#define GROUP_4_ACTIVATE_TX_RB GROUP_4_ACTIVATE_TX_RB__enum,GROUP_4_ACTIVATE_TX_RB_size

// GROUP_4_RB_DEF_CONFIG_NUM_PRINT
#define GROUP_4_RB_DEF_CONFIG_NUM_PRINT_size "„h"
#define GROUP_4_RB_DEF_CONFIG_NUM_PRINT GROUP_4_RB_DEF_CONFIG_NUM_PRINT__enum,GROUP_4_RB_DEF_CONFIG_NUM_PRINT_size

// GROUP_4_SUFI_MRW_RECEIVED
#define GROUP_4_SUFI_MRW_RECEIVED_size "h"
#define GROUP_4_SUFI_MRW_RECEIVED GROUP_4_SUFI_MRW_RECEIVED__enum,GROUP_4_SUFI_MRW_RECEIVED_size

// GROUP_4_SUFI_MRW_ACK_RECEIVED
#define GROUP_4_SUFI_MRW_ACK_RECEIVED_size "h"
#define GROUP_4_SUFI_MRW_ACK_RECEIVED GROUP_4_SUFI_MRW_ACK_RECEIVED__enum,GROUP_4_SUFI_MRW_ACK_RECEIVED_size

// GROUP_4_SUFI_WINDOW_RECEIVED
#define GROUP_4_SUFI_WINDOW_RECEIVED_size "‚dh"
#define GROUP_4_SUFI_WINDOW_RECEIVED GROUP_4_SUFI_WINDOW_RECEIVED__enum,GROUP_4_SUFI_WINDOW_RECEIVED_size

// GROUP_4_SUFI_MRW_CONTENT
#define GROUP_4_SUFI_MRW_CONTENT_size "ƒdh"
#define GROUP_4_SUFI_MRW_CONTENT GROUP_4_SUFI_MRW_CONTENT__enum,GROUP_4_SUFI_MRW_CONTENT_size

// GROUP_4_SUFI_MRW_VARIABLE
#define GROUP_4_SUFI_MRW_VARIABLE_size "…dh"
#define GROUP_4_SUFI_MRW_VARIABLE GROUP_4_SUFI_MRW_VARIABLE__enum,GROUP_4_SUFI_MRW_VARIABLE_size

// GROUP_4_RESET_PDU_OMITTED
#define GROUP_4_RESET_PDU_OMITTED_size "h"
#define GROUP_4_RESET_PDU_OMITTED GROUP_4_RESET_PDU_OMITTED__enum,GROUP_4_RESET_PDU_OMITTED_size

// GROUP_4_SUFI_BITMAP_RECEIVED
#define GROUP_4_SUFI_BITMAP_RECEIVED_size "„dh"
#define GROUP_4_SUFI_BITMAP_RECEIVED GROUP_4_SUFI_BITMAP_RECEIVED__enum,GROUP_4_SUFI_BITMAP_RECEIVED_size

// GROUP_4_SUFI_LIST_RECEIVED
#define GROUP_4_SUFI_LIST_RECEIVED_size "…dh"
#define GROUP_4_SUFI_LIST_RECEIVED GROUP_4_SUFI_LIST_RECEIVED__enum,GROUP_4_SUFI_LIST_RECEIVED_size

// GROUP_4_SUFI_RLIST_RECEIVED
#define GROUP_4_SUFI_RLIST_RECEIVED_size "„dh"
#define GROUP_4_SUFI_RLIST_RECEIVED GROUP_4_SUFI_RLIST_RECEIVED__enum,GROUP_4_SUFI_RLIST_RECEIVED_size

// GROUP_4_SUFI_ACK_RECEIVED
#define GROUP_4_SUFI_ACK_RECEIVED_size "ƒdh"
#define GROUP_4_SUFI_ACK_RECEIVED GROUP_4_SUFI_ACK_RECEIVED__enum,GROUP_4_SUFI_ACK_RECEIVED_size

// GROUP_4_SUFI_POLL_RECEIVED
#define GROUP_4_SUFI_POLL_RECEIVED_size "ƒdh"
#define GROUP_4_SUFI_POLL_RECEIVED GROUP_4_SUFI_POLL_RECEIVED__enum,GROUP_4_SUFI_POLL_RECEIVED_size

// GROUP_4_URLC_RB_CONTROL_RX_STOP
#define GROUP_4_URLC_RB_CONTROL_RX_STOP_size "h"
#define GROUP_4_URLC_RB_CONTROL_RX_STOP GROUP_4_URLC_RB_CONTROL_RX_STOP__enum,GROUP_4_URLC_RB_CONTROL_RX_STOP_size

// GROUP_4_URLC_RB_CONTROL_RX_CONTINUE
#define GROUP_4_URLC_RB_CONTROL_RX_CONTINUE_size "h"
#define GROUP_4_URLC_RB_CONTROL_RX_CONTINUE GROUP_4_URLC_RB_CONTROL_RX_CONTINUE__enum,GROUP_4_URLC_RB_CONTROL_RX_CONTINUE_size

// GROUP_4_URLC_RB_CONTROL_TX_STOP
#define GROUP_4_URLC_RB_CONTROL_TX_STOP_size "h"
#define GROUP_4_URLC_RB_CONTROL_TX_STOP GROUP_4_URLC_RB_CONTROL_TX_STOP__enum,GROUP_4_URLC_RB_CONTROL_TX_STOP_size

// GROUP_4_URLC_RB_CONTROL_TX_CONTINUE
#define GROUP_4_URLC_RB_CONTROL_TX_CONTINUE_size "h"
#define GROUP_4_URLC_RB_CONTROL_TX_CONTINUE GROUP_4_URLC_RB_CONTROL_TX_CONTINUE__enum,GROUP_4_URLC_RB_CONTROL_TX_CONTINUE_size

// GROUP_4_URLC_STATUS_CFG_MODIFY
#define GROUP_4_URLC_STATUS_CFG_MODIFY_size "‚dh"
#define GROUP_4_URLC_STATUS_CFG_MODIFY GROUP_4_URLC_STATUS_CFG_MODIFY__enum,GROUP_4_URLC_STATUS_CFG_MODIFY_size

// GROUP_4_URLC_PRESENT_NO_OF_CIPHER_CONFIG
#define GROUP_4_URLC_PRESENT_NO_OF_CIPHER_CONFIG_size "…d"
#define GROUP_4_URLC_PRESENT_NO_OF_CIPHER_CONFIG GROUP_4_URLC_PRESENT_NO_OF_CIPHER_CONFIG__enum,GROUP_4_URLC_PRESENT_NO_OF_CIPHER_CONFIG_size

// GROUP_4_SUFI_MRW_SENT
#define GROUP_4_SUFI_MRW_SENT_size "h"
#define GROUP_4_SUFI_MRW_SENT GROUP_4_SUFI_MRW_SENT__enum,GROUP_4_SUFI_MRW_SENT_size

// GROUP_4_TRIGGER_OVERLAPPED_DISCARD_PROCEDURE
#define GROUP_4_TRIGGER_OVERLAPPED_DISCARD_PROCEDURE_size "h"
#define GROUP_4_TRIGGER_OVERLAPPED_DISCARD_PROCEDURE GROUP_4_TRIGGER_OVERLAPPED_DISCARD_PROCEDURE__enum,GROUP_4_TRIGGER_OVERLAPPED_DISCARD_PROCEDURE_size

// GROUP_4_DISCARD_EXTERNAL_SDU
#define GROUP_4_DISCARD_EXTERNAL_SDU_size "d"
#define GROUP_4_DISCARD_EXTERNAL_SDU GROUP_4_DISCARD_EXTERNAL_SDU__enum,GROUP_4_DISCARD_EXTERNAL_SDU_size

// GROUP_4_DISCARD_TERMINATION
#define GROUP_4_DISCARD_TERMINATION_size "ƒdh"
#define GROUP_4_DISCARD_TERMINATION GROUP_4_DISCARD_TERMINATION__enum,GROUP_4_DISCARD_TERMINATION_size

// GROUP_4_DISCARD_INTERNAL_PDU
#define GROUP_4_DISCARD_INTERNAL_PDU_size "hd"
#define GROUP_4_DISCARD_INTERNAL_PDU GROUP_4_DISCARD_INTERNAL_PDU__enum,GROUP_4_DISCARD_INTERNAL_PDU_size

// GROUP_4_DISCARD_EXTERNAL_PDU_IN_PRESEG_Q
#define GROUP_4_DISCARD_EXTERNAL_PDU_IN_PRESEG_Q_size "hd"
#define GROUP_4_DISCARD_EXTERNAL_PDU_IN_PRESEG_Q GROUP_4_DISCARD_EXTERNAL_PDU_IN_PRESEG_Q__enum,GROUP_4_DISCARD_EXTERNAL_PDU_IN_PRESEG_Q_size

// GROUP_4_DISCARD_EXTERNAL_PDU_IN_FAKE
#define GROUP_4_DISCARD_EXTERNAL_PDU_IN_FAKE_size "hd"
#define GROUP_4_DISCARD_EXTERNAL_PDU_IN_FAKE GROUP_4_DISCARD_EXTERNAL_PDU_IN_FAKE__enum,GROUP_4_DISCARD_EXTERNAL_PDU_IN_FAKE_size

// GROUP_4_URLC_DUMP_PDU_INFO
#define GROUP_4_URLC_DUMP_PDU_INFO_size "hdc"
#define GROUP_4_URLC_DUMP_PDU_INFO GROUP_4_URLC_DUMP_PDU_INFO__enum,GROUP_4_URLC_DUMP_PDU_INFO_size

// GROUP_4_URLC_DUMP_PDU_CONTENT
#define GROUP_4_URLC_DUMP_PDU_CONTENT_size NULL
#define GROUP_4_URLC_DUMP_PDU_CONTENT GROUP_4_URLC_DUMP_PDU_CONTENT__enum,GROUP_4_URLC_DUMP_PDU_CONTENT_size

// GROUP_4_URLC_DUMP_TM_PDU_INFO
#define GROUP_4_URLC_DUMP_TM_PDU_INFO_size "d‚h"
#define GROUP_4_URLC_DUMP_TM_PDU_INFO GROUP_4_URLC_DUMP_TM_PDU_INFO__enum,GROUP_4_URLC_DUMP_TM_PDU_INFO_size

// GROUP_4_SENT_STATUS_VOLUNTARILY
#define GROUP_4_SENT_STATUS_VOLUNTARILY_size "ƒh"
#define GROUP_4_SENT_STATUS_VOLUNTARILY GROUP_4_SENT_STATUS_VOLUNTARILY__enum,GROUP_4_SENT_STATUS_VOLUNTARILY_size

// GROUP_4_SUFI_WINDOW_PACKED
#define GROUP_4_SUFI_WINDOW_PACKED_size "‚h"
#define GROUP_4_SUFI_WINDOW_PACKED GROUP_4_SUFI_WINDOW_PACKED__enum,GROUP_4_SUFI_WINDOW_PACKED_size

// GROUP_4_NOT_TRIGGER_MISSING_PDU
#define GROUP_4_NOT_TRIGGER_MISSING_PDU_size "hƒd"
#define GROUP_4_NOT_TRIGGER_MISSING_PDU GROUP_4_NOT_TRIGGER_MISSING_PDU__enum,GROUP_4_NOT_TRIGGER_MISSING_PDU_size

// GROUP_4_TRIGGER_UNREPORTED_MISSING_PDU
#define GROUP_4_TRIGGER_UNREPORTED_MISSING_PDU_size "hƒd"
#define GROUP_4_TRIGGER_UNREPORTED_MISSING_PDU GROUP_4_TRIGGER_UNREPORTED_MISSING_PDU__enum,GROUP_4_TRIGGER_UNREPORTED_MISSING_PDU_size

// GROUP_4_CONFIG_TX_FLEXIBLE_PDU_SIZE
#define GROUP_4_CONFIG_TX_FLEXIBLE_PDU_SIZE_size "ƒh"
#define GROUP_4_CONFIG_TX_FLEXIBLE_PDU_SIZE GROUP_4_CONFIG_TX_FLEXIBLE_PDU_SIZE__enum,GROUP_4_CONFIG_TX_FLEXIBLE_PDU_SIZE_size

// GROUP_4_BACKUP_RX_RB
#define GROUP_4_BACKUP_RX_RB_size "h"
#define GROUP_4_BACKUP_RX_RB GROUP_4_BACKUP_RX_RB__enum,GROUP_4_BACKUP_RX_RB_size

// GROUP_4_RESTORE_RX_RB
#define GROUP_4_RESTORE_RX_RB_size "h"
#define GROUP_4_RESTORE_RX_RB GROUP_4_RESTORE_RX_RB__enum,GROUP_4_RESTORE_RX_RB_size

// GROUP_4_TIMER_POLL_PERIODIC_CANCELLED_IN_RRC_STATE_CHANGE
#define GROUP_4_TIMER_POLL_PERIODIC_CANCELLED_IN_RRC_STATE_CHANGE_size "hc"
#define GROUP_4_TIMER_POLL_PERIODIC_CANCELLED_IN_RRC_STATE_CHANGE GROUP_4_TIMER_POLL_PERIODIC_CANCELLED_IN_RRC_STATE_CHANGE__enum,GROUP_4_TIMER_POLL_PERIODIC_CANCELLED_IN_RRC_STATE_CHANGE_size

// GROUP_4_TIMER_POLL_PERIODIC_STARTED_IN_RRC_STATE_CHANGE
#define GROUP_4_TIMER_POLL_PERIODIC_STARTED_IN_RRC_STATE_CHANGE_size "hc"
#define GROUP_4_TIMER_POLL_PERIODIC_STARTED_IN_RRC_STATE_CHANGE GROUP_4_TIMER_POLL_PERIODIC_STARTED_IN_RRC_STATE_CHANGE__enum,GROUP_4_TIMER_POLL_PERIODIC_STARTED_IN_RRC_STATE_CHANGE_size

// GROUP_4_UM_TIMER_DISCARD
#define GROUP_4_UM_TIMER_DISCARD_size "h"
#define GROUP_4_UM_TIMER_DISCARD GROUP_4_UM_TIMER_DISCARD__enum,GROUP_4_UM_TIMER_DISCARD_size

// GROUP_4_URLC_TIMER_EXPIRY
#define GROUP_4_URLC_TIMER_EXPIRY_size "ch"
#define GROUP_4_URLC_TIMER_EXPIRY GROUP_4_URLC_TIMER_EXPIRY__enum,GROUP_4_URLC_TIMER_EXPIRY_size

// GROUP_4_RB_IN_RAB
#define GROUP_4_RB_IN_RAB_size "‚h"
#define GROUP_4_RB_IN_RAB GROUP_4_RB_IN_RAB__enum,GROUP_4_RB_IN_RAB_size

// GROUP_4_URLC_DUMP_INCORRECT_LI_PDU_CONTENT
#define GROUP_4_URLC_DUMP_INCORRECT_LI_PDU_CONTENT_size NULL
#define GROUP_4_URLC_DUMP_INCORRECT_LI_PDU_CONTENT GROUP_4_URLC_DUMP_INCORRECT_LI_PDU_CONTENT__enum,GROUP_4_URLC_DUMP_INCORRECT_LI_PDU_CONTENT_size

// GROUP_4_MODIFY_UNREPORTED_MISSING_THRESHOLD
#define GROUP_4_MODIFY_UNREPORTED_MISSING_THRESHOLD_size "d"
#define GROUP_4_MODIFY_UNREPORTED_MISSING_THRESHOLD GROUP_4_MODIFY_UNREPORTED_MISSING_THRESHOLD__enum,GROUP_4_MODIFY_UNREPORTED_MISSING_THRESHOLD_size

// GROUP_5_PENDING_CONFIG_EXISTS
#define GROUP_5_PENDING_CONFIG_EXISTS_size NULL
#define GROUP_5_PENDING_CONFIG_EXISTS GROUP_5_PENDING_CONFIG_EXISTS__enum,GROUP_5_PENDING_CONFIG_EXISTS_size

// GROUP_5_COUNT_C_TX_NOT_AVAIL
#define GROUP_5_COUNT_C_TX_NOT_AVAIL_size "hƒcdh"
#define GROUP_5_COUNT_C_TX_NOT_AVAIL GROUP_5_COUNT_C_TX_NOT_AVAIL__enum,GROUP_5_COUNT_C_TX_NOT_AVAIL_size

// GROUP_5_COUNT_C_RX_NOT_AVAIL
#define GROUP_5_COUNT_C_RX_NOT_AVAIL_size "hcƒd"
#define GROUP_5_COUNT_C_RX_NOT_AVAIL GROUP_5_COUNT_C_RX_NOT_AVAIL__enum,GROUP_5_COUNT_C_RX_NOT_AVAIL_size

// GROUP_5_URLC_UM_DECIPHER_INFO
#define GROUP_5_URLC_UM_DECIPHER_INFO_size "h•d"
#define GROUP_5_URLC_UM_DECIPHER_INFO GROUP_5_URLC_UM_DECIPHER_INFO__enum,GROUP_5_URLC_UM_DECIPHER_INFO_size

// GROUP_5_URLC_RX_CIPHER_DELETE
#define GROUP_5_URLC_RX_CIPHER_DELETE_size "h‡d"
#define GROUP_5_URLC_RX_CIPHER_DELETE GROUP_5_URLC_RX_CIPHER_DELETE__enum,GROUP_5_URLC_RX_CIPHER_DELETE_size

// GROUP_5_URLC_AM_DECIPHER_INFO
#define GROUP_5_URLC_AM_DECIPHER_INFO_size "h“d"
#define GROUP_5_URLC_AM_DECIPHER_INFO GROUP_5_URLC_AM_DECIPHER_INFO__enum,GROUP_5_URLC_AM_DECIPHER_INFO_size

// GROUP_5_URLC_ABORT_CIPHERING_CONFIGURATION
#define GROUP_5_URLC_ABORT_CIPHERING_CONFIGURATION_size NULL
#define GROUP_5_URLC_ABORT_CIPHERING_CONFIGURATION GROUP_5_URLC_ABORT_CIPHERING_CONFIGURATION__enum,GROUP_5_URLC_ABORT_CIPHERING_CONFIGURATION_size

// GROUP_5_URLC_ABORT_RB_CIPHERING_CONFIGURATION
#define GROUP_5_URLC_ABORT_RB_CIPHERING_CONFIGURATION_size "ƒdh"
#define GROUP_5_URLC_ABORT_RB_CIPHERING_CONFIGURATION GROUP_5_URLC_ABORT_RB_CIPHERING_CONFIGURATION__enum,GROUP_5_URLC_ABORT_RB_CIPHERING_CONFIGURATION_size

// GROUP_5_URLC_ABORT_DELETE_GLOBAL_CIPHERING_CONFIGURATION
#define GROUP_5_URLC_ABORT_DELETE_GLOBAL_CIPHERING_CONFIGURATION_size "„d"
#define GROUP_5_URLC_ABORT_DELETE_GLOBAL_CIPHERING_CONFIGURATION GROUP_5_URLC_ABORT_DELETE_GLOBAL_CIPHERING_CONFIGURATION__enum,GROUP_5_URLC_ABORT_DELETE_GLOBAL_CIPHERING_CONFIGURATION_size

// GROUP_5_URLC_PRESENT_NO_OF_CIPHER_CONFIG
#define GROUP_5_URLC_PRESENT_NO_OF_CIPHER_CONFIG_size "…d"
#define GROUP_5_URLC_PRESENT_NO_OF_CIPHER_CONFIG GROUP_5_URLC_PRESENT_NO_OF_CIPHER_CONFIG__enum,GROUP_5_URLC_PRESENT_NO_OF_CIPHER_CONFIG_size

// GROUP_5_URLC_RB_PRESENT_CIPHERING_CONFIG
#define GROUP_5_URLC_RB_PRESENT_CIPHERING_CONFIG_size "„dh"
#define GROUP_5_URLC_RB_PRESENT_CIPHERING_CONFIG GROUP_5_URLC_RB_PRESENT_CIPHERING_CONFIG__enum,GROUP_5_URLC_RB_PRESENT_CIPHERING_CONFIG_size

// GROUP_5_URLC_AM_RX_CIPHER_KEY_INFO
#define GROUP_5_URLC_AM_RX_CIPHER_KEY_INFO_size "h‘d"
#define GROUP_5_URLC_AM_RX_CIPHER_KEY_INFO GROUP_5_URLC_AM_RX_CIPHER_KEY_INFO__enum,GROUP_5_URLC_AM_RX_CIPHER_KEY_INFO_size

// GROUP_5_URLC_RX_CIPHER_CONFIG_DUPLICATE_DELETE
#define GROUP_5_URLC_RX_CIPHER_CONFIG_DUPLICATE_DELETE_size "ƒdh"
#define GROUP_5_URLC_RX_CIPHER_CONFIG_DUPLICATE_DELETE GROUP_5_URLC_RX_CIPHER_CONFIG_DUPLICATE_DELETE__enum,GROUP_5_URLC_RX_CIPHER_CONFIG_DUPLICATE_DELETE_size

// GROUP_5_URLC_AM_TX_HFN
#define GROUP_5_URLC_AM_TX_HFN_size "hdƒh"
#define GROUP_5_URLC_AM_TX_HFN GROUP_5_URLC_AM_TX_HFN__enum,GROUP_5_URLC_AM_TX_HFN_size

// GROUP_5_URLC_UPA_HW_AM_TX_HFN
#define GROUP_5_URLC_UPA_HW_AM_TX_HFN_size "hƒd"
#define GROUP_5_URLC_UPA_HW_AM_TX_HFN GROUP_5_URLC_UPA_HW_AM_TX_HFN__enum,GROUP_5_URLC_UPA_HW_AM_TX_HFN_size

// GROUP_5_URLC_RX_CIPHER_CONFIG_PENDING_DELETE
#define GROUP_5_URLC_RX_CIPHER_CONFIG_PENDING_DELETE_size "ƒdh"
#define GROUP_5_URLC_RX_CIPHER_CONFIG_PENDING_DELETE GROUP_5_URLC_RX_CIPHER_CONFIG_PENDING_DELETE__enum,GROUP_5_URLC_RX_CIPHER_CONFIG_PENDING_DELETE_size

// GROUP_5_URLC_STORE_AM_RX_OLD_CIPHER_KEY
#define GROUP_5_URLC_STORE_AM_RX_OLD_CIPHER_KEY_size "h‘d"
#define GROUP_5_URLC_STORE_AM_RX_OLD_CIPHER_KEY GROUP_5_URLC_STORE_AM_RX_OLD_CIPHER_KEY__enum,GROUP_5_URLC_STORE_AM_RX_OLD_CIPHER_KEY_size

// GROUP_5_URLC_STORE_AM_RX_NEW_CIPHER_KEY
#define GROUP_5_URLC_STORE_AM_RX_NEW_CIPHER_KEY_size "h‘d"
#define GROUP_5_URLC_STORE_AM_RX_NEW_CIPHER_KEY GROUP_5_URLC_STORE_AM_RX_NEW_CIPHER_KEY__enum,GROUP_5_URLC_STORE_AM_RX_NEW_CIPHER_KEY_size

// GROUP_5_URLC_NSN_OLD_KEY_DECIPHER
#define GROUP_5_URLC_NSN_OLD_KEY_DECIPHER_size "h‘d"
#define GROUP_5_URLC_NSN_OLD_KEY_DECIPHER GROUP_5_URLC_NSN_OLD_KEY_DECIPHER__enum,GROUP_5_URLC_NSN_OLD_KEY_DECIPHER_size

// GROUP_5_URLC_NSN_NEW_KEY_DECIPHER
#define GROUP_5_URLC_NSN_NEW_KEY_DECIPHER_size "h‘d"
#define GROUP_5_URLC_NSN_NEW_KEY_DECIPHER GROUP_5_URLC_NSN_NEW_KEY_DECIPHER__enum,GROUP_5_URLC_NSN_NEW_KEY_DECIPHER_size

// GROUP_5_URLC_NSN_TX_SAVE_CK
#define GROUP_5_URLC_NSN_TX_SAVE_CK_size "hd"
#define GROUP_5_URLC_NSN_TX_SAVE_CK GROUP_5_URLC_NSN_TX_SAVE_CK__enum,GROUP_5_URLC_NSN_TX_SAVE_CK_size

// GROUP_5_URLC_NSN_TX_CHOOSE_FAKE_SN
#define GROUP_5_URLC_NSN_TX_CHOOSE_FAKE_SN_size "‚h"
#define GROUP_5_URLC_NSN_TX_CHOOSE_FAKE_SN GROUP_5_URLC_NSN_TX_CHOOSE_FAKE_SN__enum,GROUP_5_URLC_NSN_TX_CHOOSE_FAKE_SN_size

// GROUP_5_URLC_NSN_TX_DISCARD_FAKE_SN
#define GROUP_5_URLC_NSN_TX_DISCARD_FAKE_SN_size "‚h"
#define GROUP_5_URLC_NSN_TX_DISCARD_FAKE_SN GROUP_5_URLC_NSN_TX_DISCARD_FAKE_SN__enum,GROUP_5_URLC_NSN_TX_DISCARD_FAKE_SN_size

// GROUP_5_URLC_NSN_TX_ACK_FAKE_SN
#define GROUP_5_URLC_NSN_TX_ACK_FAKE_SN_size "‚hd"
#define GROUP_5_URLC_NSN_TX_ACK_FAKE_SN GROUP_5_URLC_NSN_TX_ACK_FAKE_SN__enum,GROUP_5_URLC_NSN_TX_ACK_FAKE_SN_size

// GROUP_5_URLC_UPA_HW_COUNT_C
#define GROUP_5_URLC_UPA_HW_COUNT_C_size "hd"
#define GROUP_5_URLC_UPA_HW_COUNT_C GROUP_5_URLC_UPA_HW_COUNT_C__enum,GROUP_5_URLC_UPA_HW_COUNT_C_size

// GROUP_5_HSPA_PLUS_TX_COPRO_KEY_ADD
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_ADD_size "hcd"
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_ADD GROUP_5_HSPA_PLUS_TX_COPRO_KEY_ADD__enum,GROUP_5_HSPA_PLUS_TX_COPRO_KEY_ADD_size

// GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_PLUS
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_PLUS_size "ƒh"
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_PLUS GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_PLUS__enum,GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_PLUS_size

// GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_MINUS
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_MINUS_size "ƒh"
#define GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_MINUS GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_MINUS__enum,GROUP_5_HSPA_PLUS_TX_COPRO_KEY_REF_MINUS_size

// GROUP_6_LBM1_RX_DATA_LOOPBACK
#define GROUP_6_LBM1_RX_DATA_LOOPBACK_size "hƒd"
#define GROUP_6_LBM1_RX_DATA_LOOPBACK GROUP_6_LBM1_RX_DATA_LOOPBACK__enum,GROUP_6_LBM1_RX_DATA_LOOPBACK_size

// GROUP_6_LBM1_RX_DATA_LOOPBACK_PDCP
#define GROUP_6_LBM1_RX_DATA_LOOPBACK_PDCP_size "h‚d"
#define GROUP_6_LBM1_RX_DATA_LOOPBACK_PDCP GROUP_6_LBM1_RX_DATA_LOOPBACK_PDCP__enum,GROUP_6_LBM1_RX_DATA_LOOPBACK_PDCP_size

// GROUP_6_LBM1_RX_DATA_LOOPBACK_TM
#define GROUP_6_LBM1_RX_DATA_LOOPBACK_TM_size "h‚d"
#define GROUP_6_LBM1_RX_DATA_LOOPBACK_TM GROUP_6_LBM1_RX_DATA_LOOPBACK_TM__enum,GROUP_6_LBM1_RX_DATA_LOOPBACK_TM_size

// GROUP_6_LBM2_RX_DATA_LOOPBACK
#define GROUP_6_LBM2_RX_DATA_LOOPBACK_size "…h"
#define GROUP_6_LBM2_RX_DATA_LOOPBACK GROUP_6_LBM2_RX_DATA_LOOPBACK__enum,GROUP_6_LBM2_RX_DATA_LOOPBACK_size

// GROUP_6_LBM2_RX_DATA_DISCARD
#define GROUP_6_LBM2_RX_DATA_DISCARD_size "„h"
#define GROUP_6_LBM2_RX_DATA_DISCARD GROUP_6_LBM2_RX_DATA_DISCARD__enum,GROUP_6_LBM2_RX_DATA_DISCARD_size

// GROUP_6_LBM2_TX_BO_DELAY_FIRST
#define GROUP_6_LBM2_TX_BO_DELAY_FIRST_size NULL
#define GROUP_6_LBM2_TX_BO_DELAY_FIRST GROUP_6_LBM2_TX_BO_DELAY_FIRST__enum,GROUP_6_LBM2_TX_BO_DELAY_FIRST_size

// GROUP_6_LBM2_TX_BO_DELAY_ONLY_ONE
#define GROUP_6_LBM2_TX_BO_DELAY_ONLY_ONE_size NULL
#define GROUP_6_LBM2_TX_BO_DELAY_ONLY_ONE GROUP_6_LBM2_TX_BO_DELAY_ONLY_ONE__enum,GROUP_6_LBM2_TX_BO_DELAY_ONLY_ONE_size

// GROUP_6_LBM2_TX_BO_NONE
#define GROUP_6_LBM2_TX_BO_NONE_size NULL
#define GROUP_6_LBM2_TX_BO_NONE GROUP_6_LBM2_TX_BO_NONE__enum,GROUP_6_LBM2_TX_BO_NONE_size

// GROUP_6_LBM1_UM_FLC2_NOT_ENOUGH_SPACE
#define GROUP_6_LBM1_UM_FLC2_NOT_ENOUGH_SPACE_size "‚h‚dh"
#define GROUP_6_LBM1_UM_FLC2_NOT_ENOUGH_SPACE GROUP_6_LBM1_UM_FLC2_NOT_ENOUGH_SPACE__enum,GROUP_6_LBM1_UM_FLC2_NOT_ENOUGH_SPACE_size

// GROUP_7_TIMER_CANCEL_BY_USER
#define GROUP_7_TIMER_CANCEL_BY_USER_size "ch"
#define GROUP_7_TIMER_CANCEL_BY_USER GROUP_7_TIMER_CANCEL_BY_USER__enum,GROUP_7_TIMER_CANCEL_BY_USER_size

// GROUP_7_TIMER_DISCARD_INVALID_TIMER_VALUE
#define GROUP_7_TIMER_DISCARD_INVALID_TIMER_VALUE_size "h"
#define GROUP_7_TIMER_DISCARD_INVALID_TIMER_VALUE GROUP_7_TIMER_DISCARD_INVALID_TIMER_VALUE__enum,GROUP_7_TIMER_DISCARD_INVALID_TIMER_VALUE_size

// GROUP_7_TIMER_DISCARD_ID_INVALID_PAST
#define GROUP_7_TIMER_DISCARD_ID_INVALID_PAST_size "h"
#define GROUP_7_TIMER_DISCARD_ID_INVALID_PAST GROUP_7_TIMER_DISCARD_ID_INVALID_PAST__enum,GROUP_7_TIMER_DISCARD_ID_INVALID_PAST_size

// GROUP_7_TIMER_DISCARD_IS_STARTED
#define GROUP_7_TIMER_DISCARD_IS_STARTED_size "hƒd"
#define GROUP_7_TIMER_DISCARD_IS_STARTED GROUP_7_TIMER_DISCARD_IS_STARTED__enum,GROUP_7_TIMER_DISCARD_IS_STARTED_size

// GROUP_7_TIMER_DISCARD_CANCELLED
#define GROUP_7_TIMER_DISCARD_CANCELLED_size "h"
#define GROUP_7_TIMER_DISCARD_CANCELLED GROUP_7_TIMER_DISCARD_CANCELLED__enum,GROUP_7_TIMER_DISCARD_CANCELLED_size

// GROUP_7_TIMER_DISCARD_EXPIRED
#define GROUP_7_TIMER_DISCARD_EXPIRED_size "hd"
#define GROUP_7_TIMER_DISCARD_EXPIRED GROUP_7_TIMER_DISCARD_EXPIRED__enum,GROUP_7_TIMER_DISCARD_EXPIRED_size

// GROUP_7_TIMER_POLL_PERIODIC_IS_RUNNING
#define GROUP_7_TIMER_POLL_PERIODIC_IS_RUNNING_size "h"
#define GROUP_7_TIMER_POLL_PERIODIC_IS_RUNNING GROUP_7_TIMER_POLL_PERIODIC_IS_RUNNING__enum,GROUP_7_TIMER_POLL_PERIODIC_IS_RUNNING_size

// GROUP_7_TIMER_POLL_PERIODIC_STARTED
#define GROUP_7_TIMER_POLL_PERIODIC_STARTED_size "ƒh"
#define GROUP_7_TIMER_POLL_PERIODIC_STARTED GROUP_7_TIMER_POLL_PERIODIC_STARTED__enum,GROUP_7_TIMER_POLL_PERIODIC_STARTED_size

// GROUP_7_TIMER_POLL_PERIODIC_EXPIRED
#define GROUP_7_TIMER_POLL_PERIODIC_EXPIRED_size "hd"
#define GROUP_7_TIMER_POLL_PERIODIC_EXPIRED GROUP_7_TIMER_POLL_PERIODIC_EXPIRED__enum,GROUP_7_TIMER_POLL_PERIODIC_EXPIRED_size

// GROUP_7_TIMER_PROCESS_END_GUARD_STARTED
#define GROUP_7_TIMER_PROCESS_END_GUARD_STARTED_size "ƒh"
#define GROUP_7_TIMER_PROCESS_END_GUARD_STARTED GROUP_7_TIMER_PROCESS_END_GUARD_STARTED__enum,GROUP_7_TIMER_PROCESS_END_GUARD_STARTED_size

// GROUP_7_TIMER_PROCESS_END_GUARD_EXPIRED
#define GROUP_7_TIMER_PROCESS_END_GUARD_EXPIRED_size "hd"
#define GROUP_7_TIMER_PROCESS_END_GUARD_EXPIRED GROUP_7_TIMER_PROCESS_END_GUARD_EXPIRED__enum,GROUP_7_TIMER_PROCESS_END_GUARD_EXPIRED_size

// GROUP_7_TIMER_POLL_IS_CANCELLED
#define GROUP_7_TIMER_POLL_IS_CANCELLED_size "h"
#define GROUP_7_TIMER_POLL_IS_CANCELLED GROUP_7_TIMER_POLL_IS_CANCELLED__enum,GROUP_7_TIMER_POLL_IS_CANCELLED_size

// GROUP_7_TIMER_POLL_STARTED
#define GROUP_7_TIMER_POLL_STARTED_size "ƒh"
#define GROUP_7_TIMER_POLL_STARTED GROUP_7_TIMER_POLL_STARTED__enum,GROUP_7_TIMER_POLL_STARTED_size

// GROUP_7_TIMER_POLL_EXPIRED
#define GROUP_7_TIMER_POLL_EXPIRED_size "hd"
#define GROUP_7_TIMER_POLL_EXPIRED GROUP_7_TIMER_POLL_EXPIRED__enum,GROUP_7_TIMER_POLL_EXPIRED_size

// GROUP_7_TIMER_POLL_PROHIBIT_STARTED
#define GROUP_7_TIMER_POLL_PROHIBIT_STARTED_size "ƒh"
#define GROUP_7_TIMER_POLL_PROHIBIT_STARTED GROUP_7_TIMER_POLL_PROHIBIT_STARTED__enum,GROUP_7_TIMER_POLL_PROHIBIT_STARTED_size

// GROUP_7_TIMER_POLL_PROHIBIT_EXPIRED
#define GROUP_7_TIMER_POLL_PROHIBIT_EXPIRED_size "h‚d"
#define GROUP_7_TIMER_POLL_PROHIBIT_EXPIRED GROUP_7_TIMER_POLL_PROHIBIT_EXPIRED__enum,GROUP_7_TIMER_POLL_PROHIBIT_EXPIRED_size

// GROUP_7_TIMER_RST_STARTED
#define GROUP_7_TIMER_RST_STARTED_size "ƒh"
#define GROUP_7_TIMER_RST_STARTED GROUP_7_TIMER_RST_STARTED__enum,GROUP_7_TIMER_RST_STARTED_size

// GROUP_7_TIMER_RST_EXPIRED
#define GROUP_7_TIMER_RST_EXPIRED_size "hd"
#define GROUP_7_TIMER_RST_EXPIRED GROUP_7_TIMER_RST_EXPIRED__enum,GROUP_7_TIMER_RST_EXPIRED_size

// GROUP_7_TIMER_RST_CANCELLED
#define GROUP_7_TIMER_RST_CANCELLED_size "hd"
#define GROUP_7_TIMER_RST_CANCELLED GROUP_7_TIMER_RST_CANCELLED__enum,GROUP_7_TIMER_RST_CANCELLED_size

// GROUP_7_TIMER_STATUS_PROHIBIT_STARTED
#define GROUP_7_TIMER_STATUS_PROHIBIT_STARTED_size "ƒh"
#define GROUP_7_TIMER_STATUS_PROHIBIT_STARTED GROUP_7_TIMER_STATUS_PROHIBIT_STARTED__enum,GROUP_7_TIMER_STATUS_PROHIBIT_STARTED_size

// GROUP_7_TIMER_STATUS_PROHIBIT_EXPIRED
#define GROUP_7_TIMER_STATUS_PROHIBIT_EXPIRED_size "hd"
#define GROUP_7_TIMER_STATUS_PROHIBIT_EXPIRED GROUP_7_TIMER_STATUS_PROHIBIT_EXPIRED__enum,GROUP_7_TIMER_STATUS_PROHIBIT_EXPIRED_size

// GROUP_7_TIMER_STATUS_PERIODIC_STARTED
#define GROUP_7_TIMER_STATUS_PERIODIC_STARTED_size "ƒh"
#define GROUP_7_TIMER_STATUS_PERIODIC_STARTED GROUP_7_TIMER_STATUS_PERIODIC_STARTED__enum,GROUP_7_TIMER_STATUS_PERIODIC_STARTED_size

// GROUP_7_TIMER_STATUS_PERIODIC_EXPIRED
#define GROUP_7_TIMER_STATUS_PERIODIC_EXPIRED_size "hd"
#define GROUP_7_TIMER_STATUS_PERIODIC_EXPIRED GROUP_7_TIMER_STATUS_PERIODIC_EXPIRED__enum,GROUP_7_TIMER_STATUS_PERIODIC_EXPIRED_size

// GROUP_7_TIMER_STATUS_PERIODIC_IS_RUNNING
#define GROUP_7_TIMER_STATUS_PERIODIC_IS_RUNNING_size "h"
#define GROUP_7_TIMER_STATUS_PERIODIC_IS_RUNNING GROUP_7_TIMER_STATUS_PERIODIC_IS_RUNNING__enum,GROUP_7_TIMER_STATUS_PERIODIC_IS_RUNNING_size

// GROUP_7_TIMER_MRW_STARTED
#define GROUP_7_TIMER_MRW_STARTED_size "ƒh"
#define GROUP_7_TIMER_MRW_STARTED GROUP_7_TIMER_MRW_STARTED__enum,GROUP_7_TIMER_MRW_STARTED_size

// GROUP_7_TIMER_MRW_EXPIRED
#define GROUP_7_TIMER_MRW_EXPIRED_size "hd‚h"
#define GROUP_7_TIMER_MRW_EXPIRED GROUP_7_TIMER_MRW_EXPIRED__enum,GROUP_7_TIMER_MRW_EXPIRED_size

// GROUP_7_TIMER_PRESEGMENT_PERIODIC_IS_RUNNING
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_IS_RUNNING_size "h"
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_IS_RUNNING GROUP_7_TIMER_PRESEGMENT_PERIODIC_IS_RUNNING__enum,GROUP_7_TIMER_PRESEGMENT_PERIODIC_IS_RUNNING_size

// GROUP_7_TIMER_PRESEGMENT_PERIODIC_STARTED
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_STARTED_size "ƒh"
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_STARTED GROUP_7_TIMER_PRESEGMENT_PERIODIC_STARTED__enum,GROUP_7_TIMER_PRESEGMENT_PERIODIC_STARTED_size

// GROUP_7_TIMER_PRESEGMENT_PERIODIC_EXPIRED
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_EXPIRED_size "hd"
#define GROUP_7_TIMER_PRESEGMENT_PERIODIC_EXPIRED GROUP_7_TIMER_PRESEGMENT_PERIODIC_EXPIRED__enum,GROUP_7_TIMER_PRESEGMENT_PERIODIC_EXPIRED_size

// GROUP_7_TIMER_TX_NOACK_GUARD_IS_RUNNING
#define GROUP_7_TIMER_TX_NOACK_GUARD_IS_RUNNING_size "h"
#define GROUP_7_TIMER_TX_NOACK_GUARD_IS_RUNNING GROUP_7_TIMER_TX_NOACK_GUARD_IS_RUNNING__enum,GROUP_7_TIMER_TX_NOACK_GUARD_IS_RUNNING_size

// GROUP_7_TIMER_TX_NOACK_GUARD_STARTED
#define GROUP_7_TIMER_TX_NOACK_GUARD_STARTED_size "ƒh"
#define GROUP_7_TIMER_TX_NOACK_GUARD_STARTED GROUP_7_TIMER_TX_NOACK_GUARD_STARTED__enum,GROUP_7_TIMER_TX_NOACK_GUARD_STARTED_size

// GROUP_7_TIMER_TX_NOACK_GUARD_EXPIRED
#define GROUP_7_TIMER_TX_NOACK_GUARD_EXPIRED_size "hd"
#define GROUP_7_TIMER_TX_NOACK_GUARD_EXPIRED GROUP_7_TIMER_TX_NOACK_GUARD_EXPIRED__enum,GROUP_7_TIMER_TX_NOACK_GUARD_EXPIRED_size

// GROUP_7_TIMER_PROCESS_ACK_IS_RUNNING
#define GROUP_7_TIMER_PROCESS_ACK_IS_RUNNING_size "h"
#define GROUP_7_TIMER_PROCESS_ACK_IS_RUNNING GROUP_7_TIMER_PROCESS_ACK_IS_RUNNING__enum,GROUP_7_TIMER_PROCESS_ACK_IS_RUNNING_size

// GROUP_7_TIMER_PROCESS_ACK_STARTED
#define GROUP_7_TIMER_PROCESS_ACK_STARTED_size "ƒh"
#define GROUP_7_TIMER_PROCESS_ACK_STARTED GROUP_7_TIMER_PROCESS_ACK_STARTED__enum,GROUP_7_TIMER_PROCESS_ACK_STARTED_size

// GROUP_7_TIMER_PROCESS_ACK_EXPIRED
#define GROUP_7_TIMER_PROCESS_ACK_EXPIRED_size "hd"
#define GROUP_7_TIMER_PROCESS_ACK_EXPIRED GROUP_7_TIMER_PROCESS_ACK_EXPIRED__enum,GROUP_7_TIMER_PROCESS_ACK_EXPIRED_size

// GROUP_7_TIMER_LONG_POLL_PROHIBIT_STARTED
#define GROUP_7_TIMER_LONG_POLL_PROHIBIT_STARTED_size "ƒh"
#define GROUP_7_TIMER_LONG_POLL_PROHIBIT_STARTED GROUP_7_TIMER_LONG_POLL_PROHIBIT_STARTED__enum,GROUP_7_TIMER_LONG_POLL_PROHIBIT_STARTED_size

// GROUP_7_TIMER_LONG_POLL_PROHIBIT_EXPIRED
#define GROUP_7_TIMER_LONG_POLL_PROHIBIT_EXPIRED_size "h‚d"
#define GROUP_7_TIMER_LONG_POLL_PROHIBIT_EXPIRED GROUP_7_TIMER_LONG_POLL_PROHIBIT_EXPIRED__enum,GROUP_7_TIMER_LONG_POLL_PROHIBIT_EXPIRED_size

// GROUP_8_URLC_FSM_STATE_TRANSITION
#define GROUP_8_URLC_FSM_STATE_TRANSITION_size "h‚d"
#define GROUP_8_URLC_FSM_STATE_TRANSITION GROUP_8_URLC_FSM_STATE_TRANSITION__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_END GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_AM_TX_END_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_END GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_AM_RX_END_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_END GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_TM_TX_END_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_END GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_TM_RX_END_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_END GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_UM_TX_END_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_size "h‚c"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_size

// GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_END
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_END_size "hc"
#define GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_END GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_END__enum,GROUP_8_URLC_FSM_STATE_TRANSITION_UM_RX_END_size

// GROUP_8_URLC_FSM_SUSPEND_REQ_AND_PENDING_EXIST
#define GROUP_8_URLC_FSM_SUSPEND_REQ_AND_PENDING_EXIST_size "‚h"
#define GROUP_8_URLC_FSM_SUSPEND_REQ_AND_PENDING_EXIST GROUP_8_URLC_FSM_SUSPEND_REQ_AND_PENDING_EXIST__enum,GROUP_8_URLC_FSM_SUSPEND_REQ_AND_PENDING_EXIST_size

// GROUP_9_URLC_POST_TX_ACTION_PDU_REL_START
#define GROUP_9_URLC_POST_TX_ACTION_PDU_REL_START_size "‚d"
#define GROUP_9_URLC_POST_TX_ACTION_PDU_REL_START GROUP_9_URLC_POST_TX_ACTION_PDU_REL_START__enum,GROUP_9_URLC_POST_TX_ACTION_PDU_REL_START_size

// GROUP_9_URLC_POST_TX_ACTION_PDU_REL
#define GROUP_9_URLC_POST_TX_ACTION_PDU_REL_size "‚d"
#define GROUP_9_URLC_POST_TX_ACTION_PDU_REL GROUP_9_URLC_POST_TX_ACTION_PDU_REL__enum,GROUP_9_URLC_POST_TX_ACTION_PDU_REL_size

// GROUP_9_URLC_ADM_DL_DATA_IND_NUM
#define GROUP_9_URLC_ADM_DL_DATA_IND_NUM_size "‚d"
#define GROUP_9_URLC_ADM_DL_DATA_IND_NUM GROUP_9_URLC_ADM_DL_DATA_IND_NUM__enum,GROUP_9_URLC_ADM_DL_DATA_IND_NUM_size

// GROUP_9_URLC_ADM_DL_DATA_NUM
#define GROUP_9_URLC_ADM_DL_DATA_NUM_size "‚d"
#define GROUP_9_URLC_ADM_DL_DATA_NUM GROUP_9_URLC_ADM_DL_DATA_NUM__enum,GROUP_9_URLC_ADM_DL_DATA_NUM_size

// GROUP_9_AM_RX_FREE_CTRL_PDU
#define GROUP_9_AM_RX_FREE_CTRL_PDU_size "h"
#define GROUP_9_AM_RX_FREE_CTRL_PDU GROUP_9_AM_RX_FREE_CTRL_PDU__enum,GROUP_9_AM_RX_FREE_CTRL_PDU_size

// GROUP_9_AM_RX_FREE_ERR_PDU
#define GROUP_9_AM_RX_FREE_ERR_PDU_size "h"
#define GROUP_9_AM_RX_FREE_ERR_PDU GROUP_9_AM_RX_FREE_ERR_PDU__enum,GROUP_9_AM_RX_FREE_ERR_PDU_size

// GROUP_9_AM_RX_FREE_DATA_PDU
#define GROUP_9_AM_RX_FREE_DATA_PDU_size "‚h"
#define GROUP_9_AM_RX_FREE_DATA_PDU GROUP_9_AM_RX_FREE_DATA_PDU__enum,GROUP_9_AM_RX_FREE_DATA_PDU_size

// GROUP_9_MAC_IND_ENQUEUE
#define GROUP_9_MAC_IND_ENQUEUE_size "„d"
#define GROUP_9_MAC_IND_ENQUEUE GROUP_9_MAC_IND_ENQUEUE__enum,GROUP_9_MAC_IND_ENQUEUE_size

// GROUP_9_MAC_IND_DEQUEUE
#define GROUP_9_MAC_IND_DEQUEUE_size "„d"
#define GROUP_9_MAC_IND_DEQUEUE GROUP_9_MAC_IND_DEQUEUE__enum,GROUP_9_MAC_IND_DEQUEUE_size

// GROUP_9_MAC_IND_FREE
#define GROUP_9_MAC_IND_FREE_size "„d"
#define GROUP_9_MAC_IND_FREE GROUP_9_MAC_IND_FREE__enum,GROUP_9_MAC_IND_FREE_size

// GROUP_9_REASSEMBLE_DATA_COPY
#define GROUP_9_REASSEMBLE_DATA_COPY_size "ƒdh"
#define GROUP_9_REASSEMBLE_DATA_COPY GROUP_9_REASSEMBLE_DATA_COPY__enum,GROUP_9_REASSEMBLE_DATA_COPY_size

// GROUP_9_AM_RX_STATUS_REPORT_TX_FLAG
#define GROUP_9_AM_RX_STATUS_REPORT_TX_FLAG_size "‚h"
#define GROUP_9_AM_RX_STATUS_REPORT_TX_FLAG GROUP_9_AM_RX_STATUS_REPORT_TX_FLAG__enum,GROUP_9_AM_RX_STATUS_REPORT_TX_FLAG_size

// GROUP_9_UL2_ACC_TEST_COSIM_STEP_INFO
#define GROUP_9_UL2_ACC_TEST_COSIM_STEP_INFO_size "ƒd"
#define GROUP_9_UL2_ACC_TEST_COSIM_STEP_INFO GROUP_9_UL2_ACC_TEST_COSIM_STEP_INFO__enum,GROUP_9_UL2_ACC_TEST_COSIM_STEP_INFO_size

// GROUP_9_UL2_ACC_TEST_FINAL_RESULT_PASS
#define GROUP_9_UL2_ACC_TEST_FINAL_RESULT_PASS_size "d"
#define GROUP_9_UL2_ACC_TEST_FINAL_RESULT_PASS GROUP_9_UL2_ACC_TEST_FINAL_RESULT_PASS__enum,GROUP_9_UL2_ACC_TEST_FINAL_RESULT_PASS_size

// GROUP_9_UL2_ACC_TEST_FINAL_RESULT_FAIL
#define GROUP_9_UL2_ACC_TEST_FINAL_RESULT_FAIL_size NULL
#define GROUP_9_UL2_ACC_TEST_FINAL_RESULT_FAIL GROUP_9_UL2_ACC_TEST_FINAL_RESULT_FAIL__enum,GROUP_9_UL2_ACC_TEST_FINAL_RESULT_FAIL_size

// ERROR_RX_ENTITY_NOT_FOUND
#define ERROR_RX_ENTITY_NOT_FOUND_size "d"
#define ERROR_RX_ENTITY_NOT_FOUND ERROR_RX_ENTITY_NOT_FOUND__enum,ERROR_RX_ENTITY_NOT_FOUND_size

// ERROR_RLC_DLIST_INSERT_FAIL
#define ERROR_RLC_DLIST_INSERT_FAIL_size "„dh"
#define ERROR_RLC_DLIST_INSERT_FAIL ERROR_RLC_DLIST_INSERT_FAIL__enum,ERROR_RLC_DLIST_INSERT_FAIL_size

// ERROR_DL_PDU_TOO_LARGE
#define ERROR_DL_PDU_TOO_LARGE_size "‚dh"
#define ERROR_DL_PDU_TOO_LARGE ERROR_DL_PDU_TOO_LARGE__enum,ERROR_DL_PDU_TOO_LARGE_size

// ERROR_DL_PDU_N_LENGTH_MISMATCH
#define ERROR_DL_PDU_N_LENGTH_MISMATCH_size "ƒdh"
#define ERROR_DL_PDU_N_LENGTH_MISMATCH ERROR_DL_PDU_N_LENGTH_MISMATCH__enum,ERROR_DL_PDU_N_LENGTH_MISMATCH_size

// ERROR_DL_PDU_EMPTY_IN_RXBUF
#define ERROR_DL_PDU_EMPTY_IN_RXBUF_size "h"
#define ERROR_DL_PDU_EMPTY_IN_RXBUF ERROR_DL_PDU_EMPTY_IN_RXBUF__enum,ERROR_DL_PDU_EMPTY_IN_RXBUF_size

// ERROR_TIMER_STRUCT_MISMATCH
#define ERROR_TIMER_STRUCT_MISMATCH_size "c"
#define ERROR_TIMER_STRUCT_MISMATCH ERROR_TIMER_STRUCT_MISMATCH__enum,ERROR_TIMER_STRUCT_MISMATCH_size

// ERROR_INVALID_RB
#define ERROR_INVALID_RB_size "sd"
#define ERROR_INVALID_RB ERROR_INVALID_RB__enum,ERROR_INVALID_RB_size

// ERROR_INVALID_THREE_PARAMS
#define ERROR_INVALID_THREE_PARAMS_size "s„d"
#define ERROR_INVALID_THREE_PARAMS ERROR_INVALID_THREE_PARAMS__enum,ERROR_INVALID_THREE_PARAMS_size

// ERROR_MISMATCH_SDU_NO
#define ERROR_MISMATCH_SDU_NO_size "‚dh"
#define ERROR_MISMATCH_SDU_NO ERROR_MISMATCH_SDU_NO__enum,ERROR_MISMATCH_SDU_NO_size

// ERROR_DRLC_REASSEMBLY
#define ERROR_DRLC_REASSEMBLY_size "sdh"
#define ERROR_DRLC_REASSEMBLY ERROR_DRLC_REASSEMBLY__enum,ERROR_DRLC_REASSEMBLY_size

// ERROR_RLC_MODE
#define ERROR_RLC_MODE_size "sd"
#define ERROR_RLC_MODE ERROR_RLC_MODE__enum,ERROR_RLC_MODE_size

// ERROR_INVALID_EXT_MESSAGE
#define ERROR_INVALID_EXT_MESSAGE_size "d"
#define ERROR_INVALID_EXT_MESSAGE ERROR_INVALID_EXT_MESSAGE__enum,ERROR_INVALID_EXT_MESSAGE_size

// ERROR_INVALID_L2L_MESSAGE
#define ERROR_INVALID_L2L_MESSAGE_size "sd"
#define ERROR_INVALID_L2L_MESSAGE ERROR_INVALID_L2L_MESSAGE__enum,ERROR_INVALID_L2L_MESSAGE_size

// ERROR_MISMATCH_REASSEMBLY_PARAMS
#define ERROR_MISMATCH_REASSEMBLY_PARAMS_size "‚dsdh"
#define ERROR_MISMATCH_REASSEMBLY_PARAMS ERROR_MISMATCH_REASSEMBLY_PARAMS__enum,ERROR_MISMATCH_REASSEMBLY_PARAMS_size

// ERROR_MISMATCH_PDU_STATE
#define ERROR_MISMATCH_PDU_STATE_size "sdh"
#define ERROR_MISMATCH_PDU_STATE ERROR_MISMATCH_PDU_STATE__enum,ERROR_MISMATCH_PDU_STATE_size

// ERROR_INVALID_NO_MORE_SUFI
#define ERROR_INVALID_NO_MORE_SUFI_size "‚dh"
#define ERROR_INVALID_NO_MORE_SUFI ERROR_INVALID_NO_MORE_SUFI__enum,ERROR_INVALID_NO_MORE_SUFI_size

// ERROR_GET_AM_BO_TYPE
#define ERROR_GET_AM_BO_TYPE_size "sdh"
#define ERROR_GET_AM_BO_TYPE ERROR_GET_AM_BO_TYPE__enum,ERROR_GET_AM_BO_TYPE_size

// ERROR_PB_LI_MISMATCH
#define ERROR_PB_LI_MISMATCH_size "h"
#define ERROR_PB_LI_MISMATCH ERROR_PB_LI_MISMATCH__enum,ERROR_PB_LI_MISMATCH_size

// ERROR_RB_ADDITION_FAILURE
#define ERROR_RB_ADDITION_FAILURE_size "sd"
#define ERROR_RB_ADDITION_FAILURE ERROR_RB_ADDITION_FAILURE__enum,ERROR_RB_ADDITION_FAILURE_size

// ERROR_LBM_UL_FLC2_BUFFER_FULL
#define ERROR_LBM_UL_FLC2_BUFFER_FULL_size "sd"
#define ERROR_LBM_UL_FLC2_BUFFER_FULL ERROR_LBM_UL_FLC2_BUFFER_FULL__enum,ERROR_LBM_UL_FLC2_BUFFER_FULL_size

// ERROR_RX_ACC_CTRL_BUF_FULL
#define ERROR_RX_ACC_CTRL_BUF_FULL_size "h"
#define ERROR_RX_ACC_CTRL_BUF_FULL ERROR_RX_ACC_CTRL_BUF_FULL__enum,ERROR_RX_ACC_CTRL_BUF_FULL_size

// ERROR_RX_ACC_SDU_BUF_FULL
#define ERROR_RX_ACC_SDU_BUF_FULL_size "h"
#define ERROR_RX_ACC_SDU_BUF_FULL ERROR_RX_ACC_SDU_BUF_FULL__enum,ERROR_RX_ACC_SDU_BUF_FULL_size

// ERROR_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL
#define ERROR_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL_size "dh"
#define ERROR_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL ERROR_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL__enum,ERROR_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL_size

// ERROR_RX_ACC_HW_INCORRECT_LI_WORKAROUND
#define ERROR_RX_ACC_HW_INCORRECT_LI_WORKAROUND_size "‚h"
#define ERROR_RX_ACC_HW_INCORRECT_LI_WORKAROUND ERROR_RX_ACC_HW_INCORRECT_LI_WORKAROUND__enum,ERROR_RX_ACC_HW_INCORRECT_LI_WORKAROUND_size

// ERROR_RX_ACC_HW_SDU_BUF_FULL_WORKAROUND
#define ERROR_RX_ACC_HW_SDU_BUF_FULL_WORKAROUND_size "ƒh"
#define ERROR_RX_ACC_HW_SDU_BUF_FULL_WORKAROUND ERROR_RX_ACC_HW_SDU_BUF_FULL_WORKAROUND__enum,ERROR_RX_ACC_HW_SDU_BUF_FULL_WORKAROUND_size

// ERROR_DATSZERR_IF
#define ERROR_DATSZERR_IF_size "„d"
#define ERROR_DATSZERR_IF ERROR_DATSZERR_IF__enum,ERROR_DATSZERR_IF_size

// ERROR_SIZE_NOT_SYNC
#define ERROR_SIZE_NOT_SYNC_size "‚d"
#define ERROR_SIZE_NOT_SYNC ERROR_SIZE_NOT_SYNC__enum,ERROR_SIZE_NOT_SYNC_size

// ERROR_WRBKADR_NOT_4_BYTE_ALIGN
#define ERROR_WRBKADR_NOT_4_BYTE_ALIGN_size "d"
#define ERROR_WRBKADR_NOT_4_BYTE_ALIGN ERROR_WRBKADR_NOT_4_BYTE_ALIGN__enum,ERROR_WRBKADR_NOT_4_BYTE_ALIGN_size

// ERROR_RBID_MISSX_IF
#define ERROR_RBID_MISSX_IF_size "d"
#define ERROR_RBID_MISSX_IF ERROR_RBID_MISSX_IF__enum,ERROR_RBID_MISSX_IF_size

// ERROR_SRCCNT0_IF
#define ERROR_SRCCNT0_IF_size NULL
#define ERROR_SRCCNT0_IF ERROR_SRCCNT0_IF__enum,ERROR_SRCCNT0_IF_size

// ERROR_SRCSZ0_IF
#define ERROR_SRCSZ0_IF_size "d"
#define ERROR_SRCSZ0_IF ERROR_SRCSZ0_IF__enum,ERROR_SRCSZ0_IF_size

// ERROR_SEGSZERR_IF
#define ERROR_SEGSZERR_IF_size NULL
#define ERROR_SEGSZERR_IF ERROR_SEGSZERR_IF__enum,ERROR_SEGSZERR_IF_size

// ERROR_CKIDX_OUT_OF_RANGE
#define ERROR_CKIDX_OUT_OF_RANGE_size NULL
#define ERROR_CKIDX_OUT_OF_RANGE ERROR_CKIDX_OUT_OF_RANGE__enum,ERROR_CKIDX_OUT_OF_RANGE_size

// ERROR_ALG_OUT_OF_RANGE
#define ERROR_ALG_OUT_OF_RANGE_size NULL
#define ERROR_ALG_OUT_OF_RANGE ERROR_ALG_OUT_OF_RANGE__enum,ERROR_ALG_OUT_OF_RANGE_size

// ERROR_NXTDSC_IS_NULL
#define ERROR_NXTDSC_IS_NULL_size NULL
#define ERROR_NXTDSC_IS_NULL ERROR_NXTDSC_IS_NULL__enum,ERROR_NXTDSC_IS_NULL_size

// ERROR_HSUPA_IF
#define ERROR_HSUPA_IF_size "h"
#define ERROR_HSUPA_IF ERROR_HSUPA_IF__enum,ERROR_HSUPA_IF_size

// ERROR_HW_RBIDX_IS_USED
#define ERROR_HW_RBIDX_IS_USED_size "d"
#define ERROR_HW_RBIDX_IS_USED ERROR_HW_RBIDX_IS_USED__enum,ERROR_HW_RBIDX_IS_USED_size

// WARNING_TX_SEM_TIMER_DISCARD
#define WARNING_TX_SEM_TIMER_DISCARD_size "h"
#define WARNING_TX_SEM_TIMER_DISCARD WARNING_TX_SEM_TIMER_DISCARD__enum,WARNING_TX_SEM_TIMER_DISCARD_size

// WARNING_TX_SEM_TAKEN
#define WARNING_TX_SEM_TAKEN_size "h"
#define WARNING_TX_SEM_TAKEN WARNING_TX_SEM_TAKEN__enum,WARNING_TX_SEM_TAKEN_size

// WARNING_TX_SEM_TAKEN_RESEG
#define WARNING_TX_SEM_TAKEN_RESEG_size "h"
#define WARNING_TX_SEM_TAKEN_RESEG WARNING_TX_SEM_TAKEN_RESEG__enum,WARNING_TX_SEM_TAKEN_RESEG_size

// WARNING_INVALID_PARAMS
#define WARNING_INVALID_PARAMS_size "sd"
#define WARNING_INVALID_PARAMS WARNING_INVALID_PARAMS__enum,WARNING_INVALID_PARAMS_size

// WARNING_RX_ACC_CTRL_BUF_FULL
#define WARNING_RX_ACC_CTRL_BUF_FULL_size "h"
#define WARNING_RX_ACC_CTRL_BUF_FULL WARNING_RX_ACC_CTRL_BUF_FULL__enum,WARNING_RX_ACC_CTRL_BUF_FULL_size

// WARNING_RX_ACC_SDU_BUF_FULL
#define WARNING_RX_ACC_SDU_BUF_FULL_size "h"
#define WARNING_RX_ACC_SDU_BUF_FULL WARNING_RX_ACC_SDU_BUF_FULL__enum,WARNING_RX_ACC_SDU_BUF_FULL_size

// WARNING_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL
#define WARNING_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL_size "dh"
#define WARNING_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL WARNING_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL__enum,WARNING_RX_ACC_SDU_PROTOCOL_CHECKSUM_FAIL_size

// WARNING_RX_ACC_HW_INCORRECT_LI_WORKAROUND
#define WARNING_RX_ACC_HW_INCORRECT_LI_WORKAROUND_size "‚h"
#define WARNING_RX_ACC_HW_INCORRECT_LI_WORKAROUND WARNING_RX_ACC_HW_INCORRECT_LI_WORKAROUND__enum,WARNING_RX_ACC_HW_INCORRECT_LI_WORKAROUND_size

// WARNING_PS_RAB_MORE_THAN_ONE_RB
#define WARNING_PS_RAB_MORE_THAN_ONE_RB_size "d"
#define WARNING_PS_RAB_MORE_THAN_ONE_RB WARNING_PS_RAB_MORE_THAN_ONE_RB__enum,WARNING_PS_RAB_MORE_THAN_ONE_RB_size

// WARNING_RAB_MORE_THAN_THREE_RB
#define WARNING_RAB_MORE_THAN_THREE_RB_size "d"
#define WARNING_RAB_MORE_THAN_THREE_RB WARNING_RAB_MORE_THAN_THREE_RB__enum,WARNING_RAB_MORE_THAN_THREE_RB_size

// WARNING_AM_HFN_ABSENT
#define WARNING_AM_HFN_ABSENT_size "h"
#define WARNING_AM_HFN_ABSENT WARNING_AM_HFN_ABSENT__enum,WARNING_AM_HFN_ABSENT_size

// WARNING_RESET_ACK_RECEIVED_DTR
#define WARNING_RESET_ACK_RECEIVED_DTR_size "h"
#define WARNING_RESET_ACK_RECEIVED_DTR WARNING_RESET_ACK_RECEIVED_DTR__enum,WARNING_RESET_ACK_RECEIVED_DTR_size

// WARNING_UNKNOWN_CONTROL_PDU
#define WARNING_UNKNOWN_CONTROL_PDU_size "h"
#define WARNING_UNKNOWN_CONTROL_PDU WARNING_UNKNOWN_CONTROL_PDU__enum,WARNING_UNKNOWN_CONTROL_PDU_size

// WARNING_INVALID_SUFI
#define WARNING_INVALID_SUFI_size "ch"
#define WARNING_INVALID_SUFI WARNING_INVALID_SUFI__enum,WARNING_INVALID_SUFI_size

// WARNING_TM_DATA_IND_MISSING
#define WARNING_TM_DATA_IND_MISSING_size NULL
#define WARNING_TM_DATA_IND_MISSING WARNING_TM_DATA_IND_MISSING__enum,WARNING_TM_DATA_IND_MISSING_size

// WARNING_LOOPBACK_NULL_UL_DATA
#define WARNING_LOOPBACK_NULL_UL_DATA_size "ch"
#define WARNING_LOOPBACK_NULL_UL_DATA WARNING_LOOPBACK_NULL_UL_DATA__enum,WARNING_LOOPBACK_NULL_UL_DATA_size

// WARNING_LOOPBACK_NULL_DL_DATA
#define WARNING_LOOPBACK_NULL_DL_DATA_size "ch"
#define WARNING_LOOPBACK_NULL_DL_DATA WARNING_LOOPBACK_NULL_DL_DATA__enum,WARNING_LOOPBACK_NULL_DL_DATA_size

// WARNING_LOOPBACK_MODE_2_BUFFER_NOT_EXIST
#define WARNING_LOOPBACK_MODE_2_BUFFER_NOT_EXIST_size NULL
#define WARNING_LOOPBACK_MODE_2_BUFFER_NOT_EXIST WARNING_LOOPBACK_MODE_2_BUFFER_NOT_EXIST__enum,WARNING_LOOPBACK_MODE_2_BUFFER_NOT_EXIST_size

// WARNING_RB_ENTITY_ID_NOT_FOUND_IN_ACTIVE
#define WARNING_RB_ENTITY_ID_NOT_FOUND_IN_ACTIVE_size "hd"
#define WARNING_RB_ENTITY_ID_NOT_FOUND_IN_ACTIVE WARNING_RB_ENTITY_ID_NOT_FOUND_IN_ACTIVE__enum,WARNING_RB_ENTITY_ID_NOT_FOUND_IN_ACTIVE_size

// WARNING_ERRONEOUS_SN_RESET
#define WARNING_ERRONEOUS_SN_RESET_size "h"
#define WARNING_ERRONEOUS_SN_RESET WARNING_ERRONEOUS_SN_RESET__enum,WARNING_ERRONEOUS_SN_RESET_size

// WARNING_MAX_MRW_RESET
#define WARNING_MAX_MRW_RESET_size "h"
#define WARNING_MAX_MRW_RESET WARNING_MAX_MRW_RESET__enum,WARNING_MAX_MRW_RESET_size

// WARNING_AM_TIMER_EXPIRY_EVENT_INVALID
#define WARNING_AM_TIMER_EXPIRY_EVENT_INVALID_size "hcd"
#define WARNING_AM_TIMER_EXPIRY_EVENT_INVALID WARNING_AM_TIMER_EXPIRY_EVENT_INVALID__enum,WARNING_AM_TIMER_EXPIRY_EVENT_INVALID_size

// WARNING_AM_RECEIVER_BUFFER_OCCUPIED
#define WARNING_AM_RECEIVER_BUFFER_OCCUPIED_size "‚dh"
#define WARNING_AM_RECEIVER_BUFFER_OCCUPIED WARNING_AM_RECEIVER_BUFFER_OCCUPIED__enum,WARNING_AM_RECEIVER_BUFFER_OCCUPIED_size

// WARNING_DISCARDED_STATUSPDU_RECEIVED
#define WARNING_DISCARDED_STATUSPDU_RECEIVED_size "h"
#define WARNING_DISCARDED_STATUSPDU_RECEIVED WARNING_DISCARDED_STATUSPDU_RECEIVED__enum,WARNING_DISCARDED_STATUSPDU_RECEIVED_size

// WARNING_CONFLICT_STATUSPDU_RECEIVED
#define WARNING_CONFLICT_STATUSPDU_RECEIVED_size "h"
#define WARNING_CONFLICT_STATUSPDU_RECEIVED WARNING_CONFLICT_STATUSPDU_RECEIVED__enum,WARNING_CONFLICT_STATUSPDU_RECEIVED_size

// WARNING_CONFLICT_PDU_STATE_SN
#define WARNING_CONFLICT_PDU_STATE_SN_size "dch"
#define WARNING_CONFLICT_PDU_STATE_SN WARNING_CONFLICT_PDU_STATE_SN__enum,WARNING_CONFLICT_PDU_STATE_SN_size

// WARNING_ERRONEOUS_STATUSPDU_RECEIVED
#define WARNING_ERRONEOUS_STATUSPDU_RECEIVED_size "h"
#define WARNING_ERRONEOUS_STATUSPDU_RECEIVED WARNING_ERRONEOUS_STATUSPDU_RECEIVED__enum,WARNING_ERRONEOUS_STATUSPDU_RECEIVED_size

// WARNING_POLL_TIMER_DEADLOCK
#define WARNING_POLL_TIMER_DEADLOCK_size "‚dh"
#define WARNING_POLL_TIMER_DEADLOCK WARNING_POLL_TIMER_DEADLOCK__enum,WARNING_POLL_TIMER_DEADLOCK_size

// WARNING_AM_RST_NON_EXIST
#define WARNING_AM_RST_NON_EXIST_size "dh"
#define WARNING_AM_RST_NON_EXIST WARNING_AM_RST_NON_EXIST__enum,WARNING_AM_RST_NON_EXIST_size

// WARNING_URLC_CONTROL_PADDING_SENT
#define WARNING_URLC_CONTROL_PADDING_SENT_size "h"
#define WARNING_URLC_CONTROL_PADDING_SENT WARNING_URLC_CONTROL_PADDING_SENT__enum,WARNING_URLC_CONTROL_PADDING_SENT_size

// WARNING_AM_PDU_LI_INCORRECT
#define WARNING_AM_PDU_LI_INCORRECT_size "‚dh"
#define WARNING_AM_PDU_LI_INCORRECT WARNING_AM_PDU_LI_INCORRECT__enum,WARNING_AM_PDU_LI_INCORRECT_size

// WARNING_AM_RECEIVE_BUFFER_FULL
#define WARNING_AM_RECEIVE_BUFFER_FULL_size "ƒdh"
#define WARNING_AM_RECEIVE_BUFFER_FULL WARNING_AM_RECEIVE_BUFFER_FULL__enum,WARNING_AM_RECEIVE_BUFFER_FULL_size

// WARNING_FLC_DL_PS_PDU_HIGH
#define WARNING_FLC_DL_PS_PDU_HIGH_size "ƒdh"
#define WARNING_FLC_DL_PS_PDU_HIGH WARNING_FLC_DL_PS_PDU_HIGH__enum,WARNING_FLC_DL_PS_PDU_HIGH_size

// WARNING_FLC_DL_PS_PDU_LOW
#define WARNING_FLC_DL_PS_PDU_LOW_size "ƒdh"
#define WARNING_FLC_DL_PS_PDU_LOW WARNING_FLC_DL_PS_PDU_LOW__enum,WARNING_FLC_DL_PS_PDU_LOW_size

// WARNING_PDU_TO_REL_NOT_FOUND
#define WARNING_PDU_TO_REL_NOT_FOUND_size NULL
#define WARNING_PDU_TO_REL_NOT_FOUND WARNING_PDU_TO_REL_NOT_FOUND__enum,WARNING_PDU_TO_REL_NOT_FOUND_size

// WARNING_FLC_DL_PS_PDU_NULL
#define WARNING_FLC_DL_PS_PDU_NULL_size "hƒdh"
#define WARNING_FLC_DL_PS_PDU_NULL WARNING_FLC_DL_PS_PDU_NULL__enum,WARNING_FLC_DL_PS_PDU_NULL_size

// WARNING_AM_RX_BUFFER_FULL_AND_OLD
#define WARNING_AM_RX_BUFFER_FULL_AND_OLD_size "ƒdh"
#define WARNING_AM_RX_BUFFER_FULL_AND_OLD WARNING_AM_RX_BUFFER_FULL_AND_OLD__enum,WARNING_AM_RX_BUFFER_FULL_AND_OLD_size

// WARNING_AM_RX_BUFFER_BEING_FULL
#define WARNING_AM_RX_BUFFER_BEING_FULL_size "…dh"
#define WARNING_AM_RX_BUFFER_BEING_FULL WARNING_AM_RX_BUFFER_BEING_FULL__enum,WARNING_AM_RX_BUFFER_BEING_FULL_size

// WARNING_AM_RX_REASSEMBLE_ABORT
#define WARNING_AM_RX_REASSEMBLE_ABORT_size "‚dh"
#define WARNING_AM_RX_REASSEMBLE_ABORT WARNING_AM_RX_REASSEMBLE_ABORT__enum,WARNING_AM_RX_REASSEMBLE_ABORT_size

// WARNING_RX_PENDING_CONFIG_EXIST
#define WARNING_RX_PENDING_CONFIG_EXIST_size NULL
#define WARNING_RX_PENDING_CONFIG_EXIST WARNING_RX_PENDING_CONFIG_EXIST__enum,WARNING_RX_PENDING_CONFIG_EXIST_size

// WARNING_TX_NACK_QUEUE_STATE_NO_MISMATCH
#define WARNING_TX_NACK_QUEUE_STATE_NO_MISMATCH_size "h‚dh"
#define WARNING_TX_NACK_QUEUE_STATE_NO_MISMATCH WARNING_TX_NACK_QUEUE_STATE_NO_MISMATCH__enum,WARNING_TX_NACK_QUEUE_STATE_NO_MISMATCH_size

// WARNING_USELESS_REASSEMBLE_REQUEST
#define WARNING_USELESS_REASSEMBLE_REQUEST_size "dh"
#define WARNING_USELESS_REASSEMBLE_REQUEST WARNING_USELESS_REASSEMBLE_REQUEST__enum,WARNING_USELESS_REASSEMBLE_REQUEST_size

// WARNING_DROP_PDUS_DUE_TO_DL_PS_PDU_FULL
#define WARNING_DROP_PDUS_DUE_TO_DL_PS_PDU_FULL_size "ƒdh"
#define WARNING_DROP_PDUS_DUE_TO_DL_PS_PDU_FULL WARNING_DROP_PDUS_DUE_TO_DL_PS_PDU_FULL__enum,WARNING_DROP_PDUS_DUE_TO_DL_PS_PDU_FULL_size

// WARNING_AM_MUI_QUEUE_GROW
#define WARNING_AM_MUI_QUEUE_GROW_size "‚dh"
#define WARNING_AM_MUI_QUEUE_GROW WARNING_AM_MUI_QUEUE_GROW__enum,WARNING_AM_MUI_QUEUE_GROW_size

// WARNING_AM_MUI_QUEUE_STATUS
#define WARNING_AM_MUI_QUEUE_STATUS_size "†h"
#define WARNING_AM_MUI_QUEUE_STATUS WARNING_AM_MUI_QUEUE_STATUS__enum,WARNING_AM_MUI_QUEUE_STATUS_size

// WARNING_AM_MUI_QUEUE_DUMP
#define WARNING_AM_MUI_QUEUE_DUMP_size "‚hchd"
#define WARNING_AM_MUI_QUEUE_DUMP WARNING_AM_MUI_QUEUE_DUMP__enum,WARNING_AM_MUI_QUEUE_DUMP_size

// WARNING_TIMER_EXPIRY_INVALID
#define WARNING_TIMER_EXPIRY_INVALID_size "‚dh"
#define WARNING_TIMER_EXPIRY_INVALID WARNING_TIMER_EXPIRY_INVALID__enum,WARNING_TIMER_EXPIRY_INVALID_size

// WARNING_RB_HFN_RECONFIGURATION
#define WARNING_RB_HFN_RECONFIGURATION_size "‚dh"
#define WARNING_RB_HFN_RECONFIGURATION WARNING_RB_HFN_RECONFIGURATION__enum,WARNING_RB_HFN_RECONFIGURATION_size

// WARNING_AM_TIMER_EXPIRY_STRUCTURE_INVALID
#define WARNING_AM_TIMER_EXPIRY_STRUCTURE_INVALID_size "cd"
#define WARNING_AM_TIMER_EXPIRY_STRUCTURE_INVALID WARNING_AM_TIMER_EXPIRY_STRUCTURE_INVALID__enum,WARNING_AM_TIMER_EXPIRY_STRUCTURE_INVALID_size

// WARNING_TM_DISCARD_CRC_ERROR_PDU
#define WARNING_TM_DISCARD_CRC_ERROR_PDU_size "‚dh"
#define WARNING_TM_DISCARD_CRC_ERROR_PDU WARNING_TM_DISCARD_CRC_ERROR_PDU__enum,WARNING_TM_DISCARD_CRC_ERROR_PDU_size

// WARNING_AM_RE_TX_ASYNC_PDU
#define WARNING_AM_RE_TX_ASYNC_PDU_size "ƒh"
#define WARNING_AM_RE_TX_ASYNC_PDU WARNING_AM_RE_TX_ASYNC_PDU__enum,WARNING_AM_RE_TX_ASYNC_PDU_size

// WARNING_AM_DISCARD_SDU
#define WARNING_AM_DISCARD_SDU_size "dh"
#define WARNING_AM_DISCARD_SDU WARNING_AM_DISCARD_SDU__enum,WARNING_AM_DISCARD_SDU_size

// WARNING_AM_RX_INVALID_PDU_SIZE
#define WARNING_AM_RX_INVALID_PDU_SIZE_size "‚dh"
#define WARNING_AM_RX_INVALID_PDU_SIZE WARNING_AM_RX_INVALID_PDU_SIZE__enum,WARNING_AM_RX_INVALID_PDU_SIZE_size

// WARNING_RAB_IMPLICITLY_ALTER_DOMAIN
#define WARNING_RAB_IMPLICITLY_ALTER_DOMAIN_size "‚cdh"
#define WARNING_RAB_IMPLICITLY_ALTER_DOMAIN WARNING_RAB_IMPLICITLY_ALTER_DOMAIN__enum,WARNING_RAB_IMPLICITLY_ALTER_DOMAIN_size

// WARNING_RB_IMPLICITLY_ALTER_DOMAIN
#define WARNING_RB_IMPLICITLY_ALTER_DOMAIN_size "‚ch"
#define WARNING_RB_IMPLICITLY_ALTER_DOMAIN WARNING_RB_IMPLICITLY_ALTER_DOMAIN__enum,WARNING_RB_IMPLICITLY_ALTER_DOMAIN_size

// WARNING_TM_CHECKOUT_SDU_FAIL
#define WARNING_TM_CHECKOUT_SDU_FAIL_size "hd"
#define WARNING_TM_CHECKOUT_SDU_FAIL WARNING_TM_CHECKOUT_SDU_FAIL__enum,WARNING_TM_CHECKOUT_SDU_FAIL_size

// WARNING_UL2_GEMINI_SUSPEND_IGNORE_MSG
#define WARNING_UL2_GEMINI_SUSPEND_IGNORE_MSG_size NULL
#define WARNING_UL2_GEMINI_SUSPEND_IGNORE_MSG WARNING_UL2_GEMINI_SUSPEND_IGNORE_MSG__enum,WARNING_UL2_GEMINI_SUSPEND_IGNORE_MSG_size

// WARNING_RECEIVE_EXCESS_SDU
#define WARNING_RECEIVE_EXCESS_SDU_size "hd"
#define WARNING_RECEIVE_EXCESS_SDU WARNING_RECEIVE_EXCESS_SDU__enum,WARNING_RECEIVE_EXCESS_SDU_size

// WARNING_AM_RX_INVALID_MRW
#define WARNING_AM_RX_INVALID_MRW_size "„dh"
#define WARNING_AM_RX_INVALID_MRW WARNING_AM_RX_INVALID_MRW__enum,WARNING_AM_RX_INVALID_MRW_size

// WARNING_UM_LBM_OVERFLOW
#define WARNING_UM_LBM_OVERFLOW_size "‚h"
#define WARNING_UM_LBM_OVERFLOW WARNING_UM_LBM_OVERFLOW__enum,WARNING_UM_LBM_OVERFLOW_size

// WARNING_UM_LBM_REASM_CHANGE_PRIORITY
#define WARNING_UM_LBM_REASM_CHANGE_PRIORITY_size "ƒdc"
#define WARNING_UM_LBM_REASM_CHANGE_PRIORITY WARNING_UM_LBM_REASM_CHANGE_PRIORITY__enum,WARNING_UM_LBM_REASM_CHANGE_PRIORITY_size

// WARNING_AM_DELETE_BEFORE_POST_TX
#define WARNING_AM_DELETE_BEFORE_POST_TX_size "h‚d‚h"
#define WARNING_AM_DELETE_BEFORE_POST_TX WARNING_AM_DELETE_BEFORE_POST_TX__enum,WARNING_AM_DELETE_BEFORE_POST_TX_size

// WARNING_POST_TX_UNKNOWN_RLC_ENTITY
#define WARNING_POST_TX_UNKNOWN_RLC_ENTITY_size "hd"
#define WARNING_POST_TX_UNKNOWN_RLC_ENTITY WARNING_POST_TX_UNKNOWN_RLC_ENTITY__enum,WARNING_POST_TX_UNKNOWN_RLC_ENTITY_size

// WARNING_AM_RESERVED_PDU_TX_AVOID_OR_RESET_ONGOING
#define WARNING_AM_RESERVED_PDU_TX_AVOID_OR_RESET_ONGOING_size "h‚c"
#define WARNING_AM_RESERVED_PDU_TX_AVOID_OR_RESET_ONGOING WARNING_AM_RESERVED_PDU_TX_AVOID_OR_RESET_ONGOING__enum,WARNING_AM_RESERVED_PDU_TX_AVOID_OR_RESET_ONGOING_size

// WARNING_AM_RESERVED_PDU_OUTSIDE_WINDOW
#define WARNING_AM_RESERVED_PDU_OUTSIDE_WINDOW_size "ƒh"
#define WARNING_AM_RESERVED_PDU_OUTSIDE_WINDOW WARNING_AM_RESERVED_PDU_OUTSIDE_WINDOW__enum,WARNING_AM_RESERVED_PDU_OUTSIDE_WINDOW_size

// WARNING_AM_RESERVED_PDU_PRESEG_QUEUE_EMPTY
#define WARNING_AM_RESERVED_PDU_PRESEG_QUEUE_EMPTY_size "h"
#define WARNING_AM_RESERVED_PDU_PRESEG_QUEUE_EMPTY WARNING_AM_RESERVED_PDU_PRESEG_QUEUE_EMPTY__enum,WARNING_AM_RESERVED_PDU_PRESEG_QUEUE_EMPTY_size

// WARNING_AM_RESERVED_PDU_HW_UPDATE_HFN
#define WARNING_AM_RESERVED_PDU_HW_UPDATE_HFN_size "hd"
#define WARNING_AM_RESERVED_PDU_HW_UPDATE_HFN WARNING_AM_RESERVED_PDU_HW_UPDATE_HFN__enum,WARNING_AM_RESERVED_PDU_HW_UPDATE_HFN_size

// WARNING_UM_DUMMY_PDU_SIZE_MISMATCH
#define WARNING_UM_DUMMY_PDU_SIZE_MISMATCH_size "ƒh"
#define WARNING_UM_DUMMY_PDU_SIZE_MISMATCH WARNING_UM_DUMMY_PDU_SIZE_MISMATCH__enum,WARNING_UM_DUMMY_PDU_SIZE_MISMATCH_size

// WARNING_UM_DUMMY_PDU_PRESEG_QUEUE_EMPTY
#define WARNING_UM_DUMMY_PDU_PRESEG_QUEUE_EMPTY_size "h"
#define WARNING_UM_DUMMY_PDU_PRESEG_QUEUE_EMPTY WARNING_UM_DUMMY_PDU_PRESEG_QUEUE_EMPTY__enum,WARNING_UM_DUMMY_PDU_PRESEG_QUEUE_EMPTY_size

// WARNING_UM_DUMMY_PDU_POST_TX
#define WARNING_UM_DUMMY_PDU_POST_TX_size "h"
#define WARNING_UM_DUMMY_PDU_POST_TX WARNING_UM_DUMMY_PDU_POST_TX__enum,WARNING_UM_DUMMY_PDU_POST_TX_size

// WARNING_LBM_SPECIFY_SDU_FOR_UNCLOSED_RB
#define WARNING_LBM_SPECIFY_SDU_FOR_UNCLOSED_RB_size "h"
#define WARNING_LBM_SPECIFY_SDU_FOR_UNCLOSED_RB WARNING_LBM_SPECIFY_SDU_FOR_UNCLOSED_RB__enum,WARNING_LBM_SPECIFY_SDU_FOR_UNCLOSED_RB_size

// WARNING_PRESEG_LIMIT_OUT_OF_RANGE
#define WARNING_PRESEG_LIMIT_OUT_OF_RANGE_size "‚h"
#define WARNING_PRESEG_LIMIT_OUT_OF_RANGE WARNING_PRESEG_LIMIT_OUT_OF_RANGE__enum,WARNING_PRESEG_LIMIT_OUT_OF_RANGE_size

// WARNING_PRESEG_UM_LI_SIZE_CHANGE
#define WARNING_PRESEG_UM_LI_SIZE_CHANGE_size "hd"
#define WARNING_PRESEG_UM_LI_SIZE_CHANGE WARNING_PRESEG_UM_LI_SIZE_CHANGE__enum,WARNING_PRESEG_UM_LI_SIZE_CHANGE_size

// WARNING_AM_RX_DISCARD_CTRL_DUE_TO_REESTABLISH
#define WARNING_AM_RX_DISCARD_CTRL_DUE_TO_REESTABLISH_size "h‚d"
#define WARNING_AM_RX_DISCARD_CTRL_DUE_TO_REESTABLISH WARNING_AM_RX_DISCARD_CTRL_DUE_TO_REESTABLISH__enum,WARNING_AM_RX_DISCARD_CTRL_DUE_TO_REESTABLISH_size

// WARNING_AM_RX_PROC_CTRL_WHEN_ENTER_PCH
#define WARNING_AM_RX_PROC_CTRL_WHEN_ENTER_PCH_size "h‚d"
#define WARNING_AM_RX_PROC_CTRL_WHEN_ENTER_PCH WARNING_AM_RX_PROC_CTRL_WHEN_ENTER_PCH__enum,WARNING_AM_RX_PROC_CTRL_WHEN_ENTER_PCH_size

// WARNING_UM_RX_PROC_PDU_WHEN_ENTER_PCH
#define WARNING_UM_RX_PROC_PDU_WHEN_ENTER_PCH_size "h‚d"
#define WARNING_UM_RX_PROC_PDU_WHEN_ENTER_PCH WARNING_UM_RX_PROC_PDU_WHEN_ENTER_PCH__enum,WARNING_UM_RX_PROC_PDU_WHEN_ENTER_PCH_size

// WARNING_AM_STORE_SEGCAT_DETAIL
#define WARNING_AM_STORE_SEGCAT_DETAIL_size "h‚d‚h"
#define WARNING_AM_STORE_SEGCAT_DETAIL WARNING_AM_STORE_SEGCAT_DETAIL__enum,WARNING_AM_STORE_SEGCAT_DETAIL_size

// WARNING_UM_LBM_SDU_COUNT_EXCEEDED
#define WARNING_UM_LBM_SDU_COUNT_EXCEEDED_size "h"
#define WARNING_UM_LBM_SDU_COUNT_EXCEEDED WARNING_UM_LBM_SDU_COUNT_EXCEEDED__enum,WARNING_UM_LBM_SDU_COUNT_EXCEEDED_size

// WARNING_RX_STATUS_PDU_TOO_MANY_SUFI
#define WARNING_RX_STATUS_PDU_TOO_MANY_SUFI_size "dh"
#define WARNING_RX_STATUS_PDU_TOO_MANY_SUFI WARNING_RX_STATUS_PDU_TOO_MANY_SUFI__enum,WARNING_RX_STATUS_PDU_TOO_MANY_SUFI_size

// WARNING_SKIP_CONTROL_PDU
#define WARNING_SKIP_CONTROL_PDU_size "‚h"
#define WARNING_SKIP_CONTROL_PDU WARNING_SKIP_CONTROL_PDU__enum,WARNING_SKIP_CONTROL_PDU_size

// WARNING_FAIL_TO_ALLOCATE_DUMMY_PDU
#define WARNING_FAIL_TO_ALLOCATE_DUMMY_PDU_size "h"
#define WARNING_FAIL_TO_ALLOCATE_DUMMY_PDU WARNING_FAIL_TO_ALLOCATE_DUMMY_PDU__enum,WARNING_FAIL_TO_ALLOCATE_DUMMY_PDU_size

// WARNING_UL_SIGNALING_RECOVERABLE_ERROR
#define WARNING_UL_SIGNALING_RECOVERABLE_ERROR_size "h"
#define WARNING_UL_SIGNALING_RECOVERABLE_ERROR WARNING_UL_SIGNALING_RECOVERABLE_ERROR__enum,WARNING_UL_SIGNALING_RECOVERABLE_ERROR_size

// WARNING_UL_SIGNALING_UNRECOVERABLE_ERROR
#define WARNING_UL_SIGNALING_UNRECOVERABLE_ERROR_size "h"
#define WARNING_UL_SIGNALING_UNRECOVERABLE_ERROR WARNING_UL_SIGNALING_UNRECOVERABLE_ERROR__enum,WARNING_UL_SIGNALING_UNRECOVERABLE_ERROR_size

// WARNING_TX_NO_PDU_GEN
#define WARNING_TX_NO_PDU_GEN_size "h"
#define WARNING_TX_NO_PDU_GEN WARNING_TX_NO_PDU_GEN__enum,WARNING_TX_NO_PDU_GEN_size

// WARNING_PDU_TO_BE_PRINT_LOST
#define WARNING_PDU_TO_BE_PRINT_LOST_size "h"
#define WARNING_PDU_TO_BE_PRINT_LOST WARNING_PDU_TO_BE_PRINT_LOST__enum,WARNING_PDU_TO_BE_PRINT_LOST_size

// WARNING_ACTIVATE_ALL_RLC_ENTITY_WITHOUT_CHANNEL
#define WARNING_ACTIVATE_ALL_RLC_ENTITY_WITHOUT_CHANNEL_size "d"
#define WARNING_ACTIVATE_ALL_RLC_ENTITY_WITHOUT_CHANNEL WARNING_ACTIVATE_ALL_RLC_ENTITY_WITHOUT_CHANNEL__enum,WARNING_ACTIVATE_ALL_RLC_ENTITY_WITHOUT_CHANNEL_size

// WARNING_BURST_RESET_PDU_RECEIVED
#define WARNING_BURST_RESET_PDU_RECEIVED_size "hd"
#define WARNING_BURST_RESET_PDU_RECEIVED WARNING_BURST_RESET_PDU_RECEIVED__enum,WARNING_BURST_RESET_PDU_RECEIVED_size

// WARNING_RX_CK_ERROR_DETECTED
#define WARNING_RX_CK_ERROR_DETECTED_size "h‚d"
#define WARNING_RX_CK_ERROR_DETECTED WARNING_RX_CK_ERROR_DETECTED__enum,WARNING_RX_CK_ERROR_DETECTED_size

// WARNING_TX_CK_ERROR_DETECTED
#define WARNING_TX_CK_ERROR_DETECTED_size "h‚d"
#define WARNING_TX_CK_ERROR_DETECTED WARNING_TX_CK_ERROR_DETECTED__enum,WARNING_TX_CK_ERROR_DETECTED_size

// WARNING_HIT_UNAVAILABLE_SDU_TEST
#define WARNING_HIT_UNAVAILABLE_SDU_TEST_size "d"
#define WARNING_HIT_UNAVAILABLE_SDU_TEST WARNING_HIT_UNAVAILABLE_SDU_TEST__enum,WARNING_HIT_UNAVAILABLE_SDU_TEST_size

// WARNING_AM_SPECIAL_HE_CHANGE_BY_RECONFIGURATION
#define WARNING_AM_SPECIAL_HE_CHANGE_BY_RECONFIGURATION_size "‚ch"
#define WARNING_AM_SPECIAL_HE_CHANGE_BY_RECONFIGURATION WARNING_AM_SPECIAL_HE_CHANGE_BY_RECONFIGURATION__enum,WARNING_AM_SPECIAL_HE_CHANGE_BY_RECONFIGURATION_size

// WARNING_AM_RECEIVE_POLL_SUFI_WHEN_FIXED_PDU
#define WARNING_AM_RECEIVE_POLL_SUFI_WHEN_FIXED_PDU_size "h"
#define WARNING_AM_RECEIVE_POLL_SUFI_WHEN_FIXED_PDU WARNING_AM_RECEIVE_POLL_SUFI_WHEN_FIXED_PDU__enum,WARNING_AM_RECEIVE_POLL_SUFI_WHEN_FIXED_PDU_size

// WARNING_AM_POLL_SUFI_EXCEED_RX_WND
#define WARNING_AM_POLL_SUFI_EXCEED_RX_WND_size "h"
#define WARNING_AM_POLL_SUFI_EXCEED_RX_WND WARNING_AM_POLL_SUFI_EXCEED_RX_WND__enum,WARNING_AM_POLL_SUFI_EXCEED_RX_WND_size

// WARNING_TM_RECEIVE_PDU_WITH_OVERFLOWN_MAC_HEADER
#define WARNING_TM_RECEIVE_PDU_WITH_OVERFLOWN_MAC_HEADER_size "ƒh"
#define WARNING_TM_RECEIVE_PDU_WITH_OVERFLOWN_MAC_HEADER WARNING_TM_RECEIVE_PDU_WITH_OVERFLOWN_MAC_HEADER__enum,WARNING_TM_RECEIVE_PDU_WITH_OVERFLOWN_MAC_HEADER_size

// WARNING_RX_ACC_NO_AVAILABLE_SDU
#define WARNING_RX_ACC_NO_AVAILABLE_SDU_size "dh"
#define WARNING_RX_ACC_NO_AVAILABLE_SDU WARNING_RX_ACC_NO_AVAILABLE_SDU__enum,WARNING_RX_ACC_NO_AVAILABLE_SDU_size

// WARNING_RX_ACC_REASM_SKIP
#define WARNING_RX_ACC_REASM_SKIP_size "h"
#define WARNING_RX_ACC_REASM_SKIP WARNING_RX_ACC_REASM_SKIP__enum,WARNING_RX_ACC_REASM_SKIP_size

// WARNING_RX_ACC_REASM_REQ_SKIP
#define WARNING_RX_ACC_REASM_REQ_SKIP_size "h"
#define WARNING_RX_ACC_REASM_REQ_SKIP WARNING_RX_ACC_REASM_REQ_SKIP__enum,WARNING_RX_ACC_REASM_REQ_SKIP_size

// WARNING_RX_ACC_TRIGGER_REASSEMBLY_FOR_RO_BUF_OVER_THRESHOLD
#define WARNING_RX_ACC_TRIGGER_REASSEMBLY_FOR_RO_BUF_OVER_THRESHOLD_size "h"
#define WARNING_RX_ACC_TRIGGER_REASSEMBLY_FOR_RO_BUF_OVER_THRESHOLD WARNING_RX_ACC_TRIGGER_REASSEMBLY_FOR_RO_BUF_OVER_THRESHOLD__enum,WARNING_RX_ACC_TRIGGER_REASSEMBLY_FOR_RO_BUF_OVER_THRESHOLD_size

// WARNING_RX_ACC_NO_SDU_BUF_IN_HW
#define WARNING_RX_ACC_NO_SDU_BUF_IN_HW_size "h"
#define WARNING_RX_ACC_NO_SDU_BUF_IN_HW WARNING_RX_ACC_NO_SDU_BUF_IN_HW__enum,WARNING_RX_ACC_NO_SDU_BUF_IN_HW_size

// WARNING_RX_ACC_RO_BUF_FULL
#define WARNING_RX_ACC_RO_BUF_FULL_size "‚h"
#define WARNING_RX_ACC_RO_BUF_FULL WARNING_RX_ACC_RO_BUF_FULL__enum,WARNING_RX_ACC_RO_BUF_FULL_size

// WARNING_RX_ACC_DROP_PDU_INFO
#define WARNING_RX_ACC_DROP_PDU_INFO_size "dc‚dh"
#define WARNING_RX_ACC_DROP_PDU_INFO WARNING_RX_ACC_DROP_PDU_INFO__enum,WARNING_RX_ACC_DROP_PDU_INFO_size

// WARNING_RX_ACC_IM_BUF_FULL
#define WARNING_RX_ACC_IM_BUF_FULL_size NULL
#define WARNING_RX_ACC_IM_BUF_FULL WARNING_RX_ACC_IM_BUF_FULL__enum,WARNING_RX_ACC_IM_BUF_FULL_size

// WARNING_RX_ACC_SDU_BUF_BELLOW_THRESHOLD
#define WARNING_RX_ACC_SDU_BUF_BELLOW_THRESHOLD_size "‚dh"
#define WARNING_RX_ACC_SDU_BUF_BELLOW_THRESHOLD WARNING_RX_ACC_SDU_BUF_BELLOW_THRESHOLD__enum,WARNING_RX_ACC_SDU_BUF_BELLOW_THRESHOLD_size

// WARNING_RX_ACC_DROP_BUF_OVERWRITE
#define WARNING_RX_ACC_DROP_BUF_OVERWRITE_size "‚d"
#define WARNING_RX_ACC_DROP_BUF_OVERWRITE WARNING_RX_ACC_DROP_BUF_OVERWRITE__enum,WARNING_RX_ACC_DROP_BUF_OVERWRITE_size

// WARNING_RX_ACC_NO_AVAILABLE_DL_FLC2_POOL
#define WARNING_RX_ACC_NO_AVAILABLE_DL_FLC2_POOL_size "h"
#define WARNING_RX_ACC_NO_AVAILABLE_DL_FLC2_POOL WARNING_RX_ACC_NO_AVAILABLE_DL_FLC2_POOL__enum,WARNING_RX_ACC_NO_AVAILABLE_DL_FLC2_POOL_size

// WARNING_RX_ACC_PDU_SIZE_MISMATCH
#define WARNING_RX_ACC_PDU_SIZE_MISMATCH_size "‚hch"
#define WARNING_RX_ACC_PDU_SIZE_MISMATCH WARNING_RX_ACC_PDU_SIZE_MISMATCH__enum,WARNING_RX_ACC_PDU_SIZE_MISMATCH_size

// WARNING_RX_ACC_CTRL_PDU_SIZE_MISMATCH
#define WARNING_RX_ACC_CTRL_PDU_SIZE_MISMATCH_size "ƒhc"
#define WARNING_RX_ACC_CTRL_PDU_SIZE_MISMATCH WARNING_RX_ACC_CTRL_PDU_SIZE_MISMATCH__enum,WARNING_RX_ACC_CTRL_PDU_SIZE_MISMATCH_size

// WARNING_RX_ACC_REASM_HANG
#define WARNING_RX_ACC_REASM_HANG_size "h"
#define WARNING_RX_ACC_REASM_HANG WARNING_RX_ACC_REASM_HANG__enum,WARNING_RX_ACC_REASM_HANG_size

// WARNING_RX_ACC_REASM_SKIP_CMD
#define WARNING_RX_ACC_REASM_SKIP_CMD_size "„dh"
#define WARNING_RX_ACC_REASM_SKIP_CMD WARNING_RX_ACC_REASM_SKIP_CMD__enum,WARNING_RX_ACC_REASM_SKIP_CMD_size

// WARNING_RX_ACC_MAC_RLC_RESET
#define WARNING_RX_ACC_MAC_RLC_RESET_size "h"
#define WARNING_RX_ACC_MAC_RLC_RESET WARNING_RX_ACC_MAC_RLC_RESET__enum,WARNING_RX_ACC_MAC_RLC_RESET_size

// WARNING_RX_ACC_REASM_SDU_BUF_SIZE_ERROR
#define WARNING_RX_ACC_REASM_SDU_BUF_SIZE_ERROR_size "h"
#define WARNING_RX_ACC_REASM_SDU_BUF_SIZE_ERROR WARNING_RX_ACC_REASM_SDU_BUF_SIZE_ERROR__enum,WARNING_RX_ACC_REASM_SDU_BUF_SIZE_ERROR_size

// WARNING_RX_ACC_DATA_SIZE_ZERO
#define WARNING_RX_ACC_DATA_SIZE_ZERO_size NULL
#define WARNING_RX_ACC_DATA_SIZE_ZERO WARNING_RX_ACC_DATA_SIZE_ZERO__enum,WARNING_RX_ACC_DATA_SIZE_ZERO_size

// WARNING_RX_ACC_CTRL_SIZE_ZERO
#define WARNING_RX_ACC_CTRL_SIZE_ZERO_size NULL
#define WARNING_RX_ACC_CTRL_SIZE_ZERO WARNING_RX_ACC_CTRL_SIZE_ZERO__enum,WARNING_RX_ACC_CTRL_SIZE_ZERO_size

// WARNING_RX_ACC_HANG_ERROR
#define WARNING_RX_ACC_HANG_ERROR_size "d"
#define WARNING_RX_ACC_HANG_ERROR WARNING_RX_ACC_HANG_ERROR__enum,WARNING_RX_ACC_HANG_ERROR_size

// WARNING_RX_ACC_HSDPA_PDU_ADDRQ
#define WARNING_RX_ACC_HSDPA_PDU_ADDRQ_size "‚hdƒhƒd"
#define WARNING_RX_ACC_HSDPA_PDU_ADDRQ WARNING_RX_ACC_HSDPA_PDU_ADDRQ__enum,WARNING_RX_ACC_HSDPA_PDU_ADDRQ_size

// WARNING_RX_ACC_SW_ENTITY_ZERO
#define WARNING_RX_ACC_SW_ENTITY_ZERO_size "h"
#define WARNING_RX_ACC_SW_ENTITY_ZERO WARNING_RX_ACC_SW_ENTITY_ZERO__enum,WARNING_RX_ACC_SW_ENTITY_ZERO_size

// WARNING_RX_ACC_UPDATE_DATA_PDU_SIZE
#define WARNING_RX_ACC_UPDATE_DATA_PDU_SIZE_size "dh"
#define WARNING_RX_ACC_UPDATE_DATA_PDU_SIZE WARNING_RX_ACC_UPDATE_DATA_PDU_SIZE__enum,WARNING_RX_ACC_UPDATE_DATA_PDU_SIZE_size

// WARNING_RX_ACC_MRW_ONGOING_POSTPONE_PDU
#define WARNING_RX_ACC_MRW_ONGOING_POSTPONE_PDU_size "h"
#define WARNING_RX_ACC_MRW_ONGOING_POSTPONE_PDU WARNING_RX_ACC_MRW_ONGOING_POSTPONE_PDU__enum,WARNING_RX_ACC_MRW_ONGOING_POSTPONE_PDU_size

// WARNING_RX_ACC_ONE_OCTET_LEFT_REASM_SDU
#define WARNING_RX_ACC_ONE_OCTET_LEFT_REASM_SDU_size "d"
#define WARNING_RX_ACC_ONE_OCTET_LEFT_REASM_SDU WARNING_RX_ACC_ONE_OCTET_LEFT_REASM_SDU__enum,WARNING_RX_ACC_ONE_OCTET_LEFT_REASM_SDU_size

// WARNING_RX_ACC_RECEIVE_PDUS_ON_SLEEP_MODE
#define WARNING_RX_ACC_RECEIVE_PDUS_ON_SLEEP_MODE_size "dc"
#define WARNING_RX_ACC_RECEIVE_PDUS_ON_SLEEP_MODE WARNING_RX_ACC_RECEIVE_PDUS_ON_SLEEP_MODE__enum,WARNING_RX_ACC_RECEIVE_PDUS_ON_SLEEP_MODE_size

// WARNING_RX_FLEX_ACC_SDU_BUF_FULL
#define WARNING_RX_FLEX_ACC_SDU_BUF_FULL_size "‚dh"
#define WARNING_RX_FLEX_ACC_SDU_BUF_FULL WARNING_RX_FLEX_ACC_SDU_BUF_FULL__enum,WARNING_RX_FLEX_ACC_SDU_BUF_FULL_size

// WARNING_RX_FLEX_ACC_EMPTY_DSCR
#define WARNING_RX_FLEX_ACC_EMPTY_DSCR_size "dh"
#define WARNING_RX_FLEX_ACC_EMPTY_DSCR WARNING_RX_FLEX_ACC_EMPTY_DSCR__enum,WARNING_RX_FLEX_ACC_EMPTY_DSCR_size

// WARNING_RX_FLEX_ACC_NO_AVAILABLE_GPD
#define WARNING_RX_FLEX_ACC_NO_AVAILABLE_GPD_size "‚dh"
#define WARNING_RX_FLEX_ACC_NO_AVAILABLE_GPD WARNING_RX_FLEX_ACC_NO_AVAILABLE_GPD__enum,WARNING_RX_FLEX_ACC_NO_AVAILABLE_GPD_size

// WARNING_RX_FLEX_ACC_ONE_OCTET_SHORT_LI_CONFLICT
#define WARNING_RX_FLEX_ACC_ONE_OCTET_SHORT_LI_CONFLICT_size "dh"
#define WARNING_RX_FLEX_ACC_ONE_OCTET_SHORT_LI_CONFLICT WARNING_RX_FLEX_ACC_ONE_OCTET_SHORT_LI_CONFLICT__enum,WARNING_RX_FLEX_ACC_ONE_OCTET_SHORT_LI_CONFLICT_size

// WARNING_RX_FLEX_ACC_PADDING_LI_CONFLICT
#define WARNING_RX_FLEX_ACC_PADDING_LI_CONFLICT_size "dh"
#define WARNING_RX_FLEX_ACC_PADDING_LI_CONFLICT WARNING_RX_FLEX_ACC_PADDING_LI_CONFLICT__enum,WARNING_RX_FLEX_ACC_PADDING_LI_CONFLICT_size

// WARNING_RX_FIXED_ACC_NO_AVAILABLE_GPD
#define WARNING_RX_FIXED_ACC_NO_AVAILABLE_GPD_size "ƒh"
#define WARNING_RX_FIXED_ACC_NO_AVAILABLE_GPD WARNING_RX_FIXED_ACC_NO_AVAILABLE_GPD__enum,WARNING_RX_FIXED_ACC_NO_AVAILABLE_GPD_size

// WARNING_RX_FLEX_ACC_LONG_SDU
#define WARNING_RX_FLEX_ACC_LONG_SDU_size "‚d"
#define WARNING_RX_FLEX_ACC_LONG_SDU WARNING_RX_FLEX_ACC_LONG_SDU__enum,WARNING_RX_FLEX_ACC_LONG_SDU_size

// WARNING_RX_FLEX_ACC_MOVE_LAST_RD_IDX
#define WARNING_RX_FLEX_ACC_MOVE_LAST_RD_IDX_size "h"
#define WARNING_RX_FLEX_ACC_MOVE_LAST_RD_IDX WARNING_RX_FLEX_ACC_MOVE_LAST_RD_IDX__enum,WARNING_RX_FLEX_ACC_MOVE_LAST_RD_IDX_size

// WARNING_RX_FLEX_ACC_HW_RECEIVE_BUFFER_FULL
#define WARNING_RX_FLEX_ACC_HW_RECEIVE_BUFFER_FULL_size "dh‚dh"
#define WARNING_RX_FLEX_ACC_HW_RECEIVE_BUFFER_FULL WARNING_RX_FLEX_ACC_HW_RECEIVE_BUFFER_FULL__enum,WARNING_RX_FLEX_ACC_HW_RECEIVE_BUFFER_FULL_size

// WARNING_RX_FLEX_ACC_BUF_FULL_IF
#define WARNING_RX_FLEX_ACC_BUF_FULL_IF_size "„h"
#define WARNING_RX_FLEX_ACC_BUF_FULL_IF WARNING_RX_FLEX_ACC_BUF_FULL_IF__enum,WARNING_RX_FLEX_ACC_BUF_FULL_IF_size

// WARNING_RX_FLEX_ACC_ADDR_LIST_FULL_IF
#define WARNING_RX_FLEX_ACC_ADDR_LIST_FULL_IF_size "‚h"
#define WARNING_RX_FLEX_ACC_ADDR_LIST_FULL_IF WARNING_RX_FLEX_ACC_ADDR_LIST_FULL_IF__enum,WARNING_RX_FLEX_ACC_ADDR_LIST_FULL_IF_size

// WARNING_RX_FLEX_ACC_RESET_ONGOING_POSTPONE_PDU
#define WARNING_RX_FLEX_ACC_RESET_ONGOING_POSTPONE_PDU_size "ƒh"
#define WARNING_RX_FLEX_ACC_RESET_ONGOING_POSTPONE_PDU WARNING_RX_FLEX_ACC_RESET_ONGOING_POSTPONE_PDU__enum,WARNING_RX_FLEX_ACC_RESET_ONGOING_POSTPONE_PDU_size

// WARNING_RX_FLEX_ACC_UM_REASM_NOT_FINISH
#define WARNING_RX_FLEX_ACC_UM_REASM_NOT_FINISH_size "hd"
#define WARNING_RX_FLEX_ACC_UM_REASM_NOT_FINISH WARNING_RX_FLEX_ACC_UM_REASM_NOT_FINISH__enum,WARNING_RX_FLEX_ACC_UM_REASM_NOT_FINISH_size

// WARNING_RX_FLEX_ACC_ERROR_HANDLE_FLC2_FLUSH
#define WARNING_RX_FLEX_ACC_ERROR_HANDLE_FLC2_FLUSH_size "†h"
#define WARNING_RX_FLEX_ACC_ERROR_HANDLE_FLC2_FLUSH WARNING_RX_FLEX_ACC_ERROR_HANDLE_FLC2_FLUSH__enum,WARNING_RX_FLEX_ACC_ERROR_HANDLE_FLC2_FLUSH_size

// WARNING_RX_FLEX_ACC_ERROR_HANDLE_ADDR_LIST_PDU_RELEASE
#define WARNING_RX_FLEX_ACC_ERROR_HANDLE_ADDR_LIST_PDU_RELEASE_size "‚h‚dh"
#define WARNING_RX_FLEX_ACC_ERROR_HANDLE_ADDR_LIST_PDU_RELEASE WARNING_RX_FLEX_ACC_ERROR_HANDLE_ADDR_LIST_PDU_RELEASE__enum,WARNING_RX_FLEX_ACC_ERROR_HANDLE_ADDR_LIST_PDU_RELEASE_size

// WARNING_RX_FLEX_ACC_TRIGGER_REASSEMBLY_FOR_RX_BUF_OVER_THRESHOLD
#define WARNING_RX_FLEX_ACC_TRIGGER_REASSEMBLY_FOR_RX_BUF_OVER_THRESHOLD_size "h"
#define WARNING_RX_FLEX_ACC_TRIGGER_REASSEMBLY_FOR_RX_BUF_OVER_THRESHOLD WARNING_RX_FLEX_ACC_TRIGGER_REASSEMBLY_FOR_RX_BUF_OVER_THRESHOLD__enum,WARNING_RX_FLEX_ACC_TRIGGER_REASSEMBLY_FOR_RX_BUF_OVER_THRESHOLD_size

// WARNING_RX_GPD_SHORTAGE
#define WARNING_RX_GPD_SHORTAGE_size "ƒh"
#define WARNING_RX_GPD_SHORTAGE WARNING_RX_GPD_SHORTAGE__enum,WARNING_RX_GPD_SHORTAGE_size

// WARNING_RX_GPD_BD_LIMIT
#define WARNING_RX_GPD_BD_LIMIT_size NULL
#define WARNING_RX_GPD_BD_LIMIT WARNING_RX_GPD_BD_LIMIT__enum,WARNING_RX_GPD_BD_LIMIT_size

// WARNING_RX_FLEX_ACC_PAYLOAD_LEN_ZERO
#define WARNING_RX_FLEX_ACC_PAYLOAD_LEN_ZERO_size "‚d"
#define WARNING_RX_FLEX_ACC_PAYLOAD_LEN_ZERO WARNING_RX_FLEX_ACC_PAYLOAD_LEN_ZERO__enum,WARNING_RX_FLEX_ACC_PAYLOAD_LEN_ZERO_size

// WARNING_RX_FLEX_ACC_TRUNCATE_SDU_DUE_TO_BD_LIMIT
#define WARNING_RX_FLEX_ACC_TRUNCATE_SDU_DUE_TO_BD_LIMIT_size "ƒd"
#define WARNING_RX_FLEX_ACC_TRUNCATE_SDU_DUE_TO_BD_LIMIT WARNING_RX_FLEX_ACC_TRUNCATE_SDU_DUE_TO_BD_LIMIT__enum,WARNING_RX_FLEX_ACC_TRUNCATE_SDU_DUE_TO_BD_LIMIT_size

// WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_NEW_DROP_REASON
#define WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_NEW_DROP_REASON_size "ch"
#define WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_NEW_DROP_REASON WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_NEW_DROP_REASON__enum,WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_NEW_DROP_REASON_size

// WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_FAIL_TO_UPDATE_RXBM
#define WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_FAIL_TO_UPDATE_RXBM_size "h"
#define WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_FAIL_TO_UPDATE_RXBM WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_FAIL_TO_UPDATE_RXBM__enum,WARNING_RX_FLEX_INCORRECT_LI_WORKAROUND_FAIL_TO_UPDATE_RXBM_size

// WARNING_PRESEG_TX_RLC_DSC_DATA_POOL_FULL
#define WARNING_PRESEG_TX_RLC_DSC_DATA_POOL_FULL_size NULL
#define WARNING_PRESEG_TX_RLC_DSC_DATA_POOL_FULL WARNING_PRESEG_TX_RLC_DSC_DATA_POOL_FULL__enum,WARNING_PRESEG_TX_RLC_DSC_DATA_POOL_FULL_size

// WARNING_RETX_TX_RLC_DSC_DATA_POOL_FULL
#define WARNING_RETX_TX_RLC_DSC_DATA_POOL_FULL_size NULL
#define WARNING_RETX_TX_RLC_DSC_DATA_POOL_FULL WARNING_RETX_TX_RLC_DSC_DATA_POOL_FULL__enum,WARNING_RETX_TX_RLC_DSC_DATA_POOL_FULL_size

// WARNING_TX_RLC_DSC_DUMMY_POOL_FULL
#define WARNING_TX_RLC_DSC_DUMMY_POOL_FULL_size NULL
#define WARNING_TX_RLC_DSC_DUMMY_POOL_FULL WARNING_TX_RLC_DSC_DUMMY_POOL_FULL__enum,WARNING_TX_RLC_DSC_DUMMY_POOL_FULL_size

// WARNING_TX_RLC_DSC_DATA_POOL_FULL
#define WARNING_TX_RLC_DSC_DATA_POOL_FULL_size NULL
#define WARNING_TX_RLC_DSC_DATA_POOL_FULL WARNING_TX_RLC_DSC_DATA_POOL_FULL__enum,WARNING_TX_RLC_DSC_DATA_POOL_FULL_size

// WARNING_RX_FLEX_ADAPT_CHECK
#define WARNING_RX_FLEX_ADAPT_CHECK_size "„d"
#define WARNING_RX_FLEX_ADAPT_CHECK WARNING_RX_FLEX_ADAPT_CHECK__enum,WARNING_RX_FLEX_ADAPT_CHECK_size

// WARNING_RX_FLEX_ADAPT_MODIFY
#define WARNING_RX_FLEX_ADAPT_MODIFY_size "hcd"
#define WARNING_RX_FLEX_ADAPT_MODIFY WARNING_RX_FLEX_ADAPT_MODIFY__enum,WARNING_RX_FLEX_ADAPT_MODIFY_size

// WARNING_RX_FLEX_ADAPT_RESET
#define WARNING_RX_FLEX_ADAPT_RESET_size NULL
#define WARNING_RX_FLEX_ADAPT_RESET WARNING_RX_FLEX_ADAPT_RESET__enum,WARNING_RX_FLEX_ADAPT_RESET_size

// WARNING_TX_FLEX_MIN_LARGER_THAN_MAX
#define WARNING_TX_FLEX_MIN_LARGER_THAN_MAX_size "h‚d"
#define WARNING_TX_FLEX_MIN_LARGER_THAN_MAX WARNING_TX_FLEX_MIN_LARGER_THAN_MAX__enum,WARNING_TX_FLEX_MIN_LARGER_THAN_MAX_size

// WARNING_CS_OVER_HSPA_UTRAN_SEGMENT_IN_DL
#define WARNING_CS_OVER_HSPA_UTRAN_SEGMENT_IN_DL_size "‚h"
#define WARNING_CS_OVER_HSPA_UTRAN_SEGMENT_IN_DL WARNING_CS_OVER_HSPA_UTRAN_SEGMENT_IN_DL__enum,WARNING_CS_OVER_HSPA_UTRAN_SEGMENT_IN_DL_size

// WARNING_NO_MAPPING_TASK_TX
#define WARNING_NO_MAPPING_TASK_TX_size "d"
#define WARNING_NO_MAPPING_TASK_TX WARNING_NO_MAPPING_TASK_TX__enum,WARNING_NO_MAPPING_TASK_TX_size

// WARNING_NO_MAPPING_TASK_RX
#define WARNING_NO_MAPPING_TASK_RX_size "d"
#define WARNING_NO_MAPPING_TASK_RX WARNING_NO_MAPPING_TASK_RX__enum,WARNING_NO_MAPPING_TASK_RX_size

// WARNING_NO_MAPPING_TASK_TX_RB
#define WARNING_NO_MAPPING_TASK_TX_RB_size "d"
#define WARNING_NO_MAPPING_TASK_TX_RB WARNING_NO_MAPPING_TASK_TX_RB__enum,WARNING_NO_MAPPING_TASK_TX_RB_size

// WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_ACTIVATION
#define WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_ACTIVATION_size "h"
#define WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_ACTIVATION WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_ACTIVATION__enum,WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_ACTIVATION_size

// WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_PROHIBIT_ACTIVATION
#define WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_PROHIBIT_ACTIVATION_size "h"
#define WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_PROHIBIT_ACTIVATION WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_PROHIBIT_ACTIVATION__enum,WARNING_NO_POLLTRIGGER_BIT_IN_TIMER_POLL_PROHIBIT_ACTIVATION_size

// WARNING_TX_RX_NOT_FULLY_RB_REESTABLISHED
#define WARNING_TX_RX_NOT_FULLY_RB_REESTABLISHED_size NULL
#define WARNING_TX_RX_NOT_FULLY_RB_REESTABLISHED WARNING_TX_RX_NOT_FULLY_RB_REESTABLISHED__enum,WARNING_TX_RX_NOT_FULLY_RB_REESTABLISHED_size

// URLC_FUNC_CALCBO_B
#define URLC_FUNC_CALCBO_B_size "h…d"
#define URLC_FUNC_CALCBO_B URLC_FUNC_CALCBO_B__enum,URLC_FUNC_CALCBO_B_size

// URLC_FUNC_CALCBO_E
#define URLC_FUNC_CALCBO_E_size "h…d"
#define URLC_FUNC_CALCBO_E URLC_FUNC_CALCBO_E__enum,URLC_FUNC_CALCBO_E_size

// URLC_FUNC_ADDTOASSEMBLYBUF
#define URLC_FUNC_ADDTOASSEMBLYBUF_size "h‚d"
#define URLC_FUNC_ADDTOASSEMBLYBUF URLC_FUNC_ADDTOASSEMBLYBUF__enum,URLC_FUNC_ADDTOASSEMBLYBUF_size

// URLC_FUNC_CONSTRUCTAMSDU_B
#define URLC_FUNC_CONSTRUCTAMSDU_B_size "h“d"
#define URLC_FUNC_CONSTRUCTAMSDU_B URLC_FUNC_CONSTRUCTAMSDU_B__enum,URLC_FUNC_CONSTRUCTAMSDU_B_size

// URLC_FUNC_CONSTRUCTAMSDU_E
#define URLC_FUNC_CONSTRUCTAMSDU_E_size "h‚d"
#define URLC_FUNC_CONSTRUCTAMSDU_E URLC_FUNC_CONSTRUCTAMSDU_E__enum,URLC_FUNC_CONSTRUCTAMSDU_E_size

// URLC_FUNC_CONSTRUCTUMSDU_B
#define URLC_FUNC_CONSTRUCTUMSDU_B_size "h“d"
#define URLC_FUNC_CONSTRUCTUMSDU_B URLC_FUNC_CONSTRUCTUMSDU_B__enum,URLC_FUNC_CONSTRUCTUMSDU_B_size

// URLC_FUNC_CONSTRUCTUMSDU_E
#define URLC_FUNC_CONSTRUCTUMSDU_E_size "h‚d"
#define URLC_FUNC_CONSTRUCTUMSDU_E URLC_FUNC_CONSTRUCTUMSDU_E__enum,URLC_FUNC_CONSTRUCTUMSDU_E_size

// URLC_FUNC_RECALCAMBO_B
#define URLC_FUNC_RECALCAMBO_B_size "hƒd"
#define URLC_FUNC_RECALCAMBO_B URLC_FUNC_RECALCAMBO_B__enum,URLC_FUNC_RECALCAMBO_B_size

// URLC_FUNC_RECALCAMBO_E
#define URLC_FUNC_RECALCAMBO_E_size "hƒd"
#define URLC_FUNC_RECALCAMBO_E URLC_FUNC_RECALCAMBO_E__enum,URLC_FUNC_RECALCAMBO_E_size

// URLC_FUNC_REASSEMBLETMSDU_B
#define URLC_FUNC_REASSEMBLETMSDU_B_size "h‚d"
#define URLC_FUNC_REASSEMBLETMSDU_B URLC_FUNC_REASSEMBLETMSDU_B__enum,URLC_FUNC_REASSEMBLETMSDU_B_size

// URLC_FUNC_HEADERISEUMPDU_E
#define URLC_FUNC_HEADERISEUMPDU_E_size "hc‘h"
#define URLC_FUNC_HEADERISEUMPDU_E URLC_FUNC_HEADERISEUMPDU_E__enum,URLC_FUNC_HEADERISEUMPDU_E_size

// URLC_FUNC_FLUSHUMRECEIVERBUFFER_B
#define URLC_FUNC_FLUSHUMRECEIVERBUFFER_B_size "ƒd"
#define URLC_FUNC_FLUSHUMRECEIVERBUFFER_B URLC_FUNC_FLUSHUMRECEIVERBUFFER_B__enum,URLC_FUNC_FLUSHUMRECEIVERBUFFER_B_size

// URLC_FUNC_URLCLOOPBACKCOPYDATA_E
#define URLC_FUNC_URLCLOOPBACKCOPYDATA_E_size "ƒh"
#define URLC_FUNC_URLCLOOPBACKCOPYDATA_E URLC_FUNC_URLCLOOPBACKCOPYDATA_E__enum,URLC_FUNC_URLCLOOPBACKCOPYDATA_E_size

// URLC_FUNC_ADVANCETXWINDOW_B
#define URLC_FUNC_ADVANCETXWINDOW_B_size "hd"
#define URLC_FUNC_ADVANCETXWINDOW_B URLC_FUNC_ADVANCETXWINDOW_B__enum,URLC_FUNC_ADVANCETXWINDOW_B_size

// URLC_FUNC_ADVANCETXWINDOW_E
#define URLC_FUNC_ADVANCETXWINDOW_E_size "hd"
#define URLC_FUNC_ADVANCETXWINDOW_E URLC_FUNC_ADVANCETXWINDOW_E__enum,URLC_FUNC_ADVANCETXWINDOW_E_size

// URLC_FUNC_RETRANSMITPDU_B
#define URLC_FUNC_RETRANSMITPDU_B_size "h"
#define URLC_FUNC_RETRANSMITPDU_B URLC_FUNC_RETRANSMITPDU_B__enum,URLC_FUNC_RETRANSMITPDU_B_size

// URLC_FUNC_RETRANSMITPDU_E
#define URLC_FUNC_RETRANSMITPDU_E_size "hdc"
#define URLC_FUNC_RETRANSMITPDU_E URLC_FUNC_RETRANSMITPDU_E__enum,URLC_FUNC_RETRANSMITPDU_E_size

// URLC_FUNC_RESTOREPRESEGSDU_B
#define URLC_FUNC_RESTOREPRESEGSDU_B_size "‡h"
#define URLC_FUNC_RESTOREPRESEGSDU_B URLC_FUNC_RESTOREPRESEGSDU_B__enum,URLC_FUNC_RESTOREPRESEGSDU_B_size

// URLC_FUNC_RESTOREPRESEGSDU_E
#define URLC_FUNC_RESTOREPRESEGSDU_E_size "„h"
#define URLC_FUNC_RESTOREPRESEGSDU_E URLC_FUNC_RESTOREPRESEGSDU_E__enum,URLC_FUNC_RESTOREPRESEGSDU_E_size

// WARNING_RLC_FPGA_COSIM_TC
#define WARNING_RLC_FPGA_COSIM_TC_size "s"
#define WARNING_RLC_FPGA_COSIM_TC WARNING_RLC_FPGA_COSIM_TC__enum,WARNING_RLC_FPGA_COSIM_TC_size

// WARNING_RLC_FPGA_COSIM_TS
#define WARNING_RLC_FPGA_COSIM_TS_size "d"
#define WARNING_RLC_FPGA_COSIM_TS WARNING_RLC_FPGA_COSIM_TS__enum,WARNING_RLC_FPGA_COSIM_TS_size

// GROUP_9_RLC_HSDPA_UPDATE_VRR
#define GROUP_9_RLC_HSDPA_UPDATE_VRR_size "‚d"
#define GROUP_9_RLC_HSDPA_UPDATE_VRR GROUP_9_RLC_HSDPA_UPDATE_VRR__enum,GROUP_9_RLC_HSDPA_UPDATE_VRR_size

// GROUP_9_RLC_HSDPA_UPDATE_VRR_CP
#define GROUP_9_RLC_HSDPA_UPDATE_VRR_CP_size "‚d"
#define GROUP_9_RLC_HSDPA_UPDATE_VRR_CP GROUP_9_RLC_HSDPA_UPDATE_VRR_CP__enum,GROUP_9_RLC_HSDPA_UPDATE_VRR_CP_size

// GROUP_9_RLC_HSDPA_UPDATE_VRR_HFN
#define GROUP_9_RLC_HSDPA_UPDATE_VRR_HFN_size "d"
#define GROUP_9_RLC_HSDPA_UPDATE_VRR_HFN GROUP_9_RLC_HSDPA_UPDATE_VRR_HFN__enum,GROUP_9_RLC_HSDPA_UPDATE_VRR_HFN_size

// GROUP_9_RLC_HSDPA_MOVE_ROBUFF
#define GROUP_9_RLC_HSDPA_MOVE_ROBUFF_size "ƒd"
#define GROUP_9_RLC_HSDPA_MOVE_ROBUFF GROUP_9_RLC_HSDPA_MOVE_ROBUFF__enum,GROUP_9_RLC_HSDPA_MOVE_ROBUFF_size

// GROUP_9_RLC_HSDPA_MOVE_ROBUFF_ADDR
#define GROUP_9_RLC_HSDPA_MOVE_ROBUFF_ADDR_size "„d"
#define GROUP_9_RLC_HSDPA_MOVE_ROBUFF_ADDR GROUP_9_RLC_HSDPA_MOVE_ROBUFF_ADDR__enum,GROUP_9_RLC_HSDPA_MOVE_ROBUFF_ADDR_size

// GROUP_9_RLC_HSDPA_DECIPHER_PDU
#define GROUP_9_RLC_HSDPA_DECIPHER_PDU_size "ƒd"
#define GROUP_9_RLC_HSDPA_DECIPHER_PDU GROUP_9_RLC_HSDPA_DECIPHER_PDU__enum,GROUP_9_RLC_HSDPA_DECIPHER_PDU_size

// GROUP_9_RLC_HSDPA_DROP_PDU
#define GROUP_9_RLC_HSDPA_DROP_PDU_size "ƒd"
#define GROUP_9_RLC_HSDPA_DROP_PDU GROUP_9_RLC_HSDPA_DROP_PDU__enum,GROUP_9_RLC_HSDPA_DROP_PDU_size

// GROUP_9_RLC_HSDPA_CTRLPDU_BEGINIDX
#define GROUP_9_RLC_HSDPA_CTRLPDU_BEGINIDX_size "d"
#define GROUP_9_RLC_HSDPA_CTRLPDU_BEGINIDX GROUP_9_RLC_HSDPA_CTRLPDU_BEGINIDX__enum,GROUP_9_RLC_HSDPA_CTRLPDU_BEGINIDX_size

// GROUP_9_RLC_HSDPA_CTRLPDU_SIZE
#define GROUP_9_RLC_HSDPA_CTRLPDU_SIZE_size "‚d"
#define GROUP_9_RLC_HSDPA_CTRLPDU_SIZE GROUP_9_RLC_HSDPA_CTRLPDU_SIZE__enum,GROUP_9_RLC_HSDPA_CTRLPDU_SIZE_size

// GROUP_9_RLC_HSDPA_CTRLPDU_DATA
#define GROUP_9_RLC_HSDPA_CTRLPDU_DATA_size "…d"
#define GROUP_9_RLC_HSDPA_CTRLPDU_DATA GROUP_9_RLC_HSDPA_CTRLPDU_DATA__enum,GROUP_9_RLC_HSDPA_CTRLPDU_DATA_size

// GROUP_9_RLC_HSDPA_CTRLPDU_STORE
#define GROUP_9_RLC_HSDPA_CTRLPDU_STORE_size "„d"
#define GROUP_9_RLC_HSDPA_CTRLPDU_STORE GROUP_9_RLC_HSDPA_CTRLPDU_STORE__enum,GROUP_9_RLC_HSDPA_CTRLPDU_STORE_size

// GROUP_9_RLC_HSDPA_DROPPDU_REASON
#define GROUP_9_RLC_HSDPA_DROPPDU_REASON_size "‚d"
#define GROUP_9_RLC_HSDPA_DROPPDU_REASON GROUP_9_RLC_HSDPA_DROPPDU_REASON__enum,GROUP_9_RLC_HSDPA_DROPPDU_REASON_size

// GROUP_9_RLC_HSDPA_RLC_PDU_LEN
#define GROUP_9_RLC_HSDPA_RLC_PDU_LEN_size "‚d"
#define GROUP_9_RLC_HSDPA_RLC_PDU_LEN GROUP_9_RLC_HSDPA_RLC_PDU_LEN__enum,GROUP_9_RLC_HSDPA_RLC_PDU_LEN_size

// GROUP_9_RLC_HSDPA_RLC_PRINT_RAW_DATA
#define GROUP_9_RLC_HSDPA_RLC_PRINT_RAW_DATA_size "…d"
#define GROUP_9_RLC_HSDPA_RLC_PRINT_RAW_DATA GROUP_9_RLC_HSDPA_RLC_PRINT_RAW_DATA__enum,GROUP_9_RLC_HSDPA_RLC_PRINT_RAW_DATA_size

// GROUP_9_RLC_HSDPA_COUNTC
#define GROUP_9_RLC_HSDPA_COUNTC_size "„d"
#define GROUP_9_RLC_HSDPA_COUNTC GROUP_9_RLC_HSDPA_COUNTC__enum,GROUP_9_RLC_HSDPA_COUNTC_size

// GROUP_9_RLC_CKs
#define GROUP_9_RLC_CKs_size "…d"
#define GROUP_9_RLC_CKs GROUP_9_RLC_CKs__enum,GROUP_9_RLC_CKs_size

// GROUP_9_F8
#define GROUP_9_F8_size "…d"
#define GROUP_9_F8 GROUP_9_F8__enum,GROUP_9_F8_size

// GROUP_9_RLC_HSDPA_CLR_CTRLCNT
#define GROUP_9_RLC_HSDPA_CLR_CTRLCNT_size "„d"
#define GROUP_9_RLC_HSDPA_CLR_CTRLCNT GROUP_9_RLC_HSDPA_CLR_CTRLCNT__enum,GROUP_9_RLC_HSDPA_CLR_CTRLCNT_size

// GROUP_9_RLC_HSDPA_CLR_DROPCNT
#define GROUP_9_RLC_HSDPA_CLR_DROPCNT_size "ƒd"
#define GROUP_9_RLC_HSDPA_CLR_DROPCNT GROUP_9_RLC_HSDPA_CLR_DROPCNT__enum,GROUP_9_RLC_HSDPA_CLR_DROPCNT_size

// GROUP_9_RLC_HSDPA_PDU_ADDRQ
#define GROUP_9_RLC_HSDPA_PDU_ADDRQ_size "‚hd‚hdhƒd"
#define GROUP_9_RLC_HSDPA_PDU_ADDRQ GROUP_9_RLC_HSDPA_PDU_ADDRQ__enum,GROUP_9_RLC_HSDPA_PDU_ADDRQ_size

// GROUP_9_RLC_HSDPA_SDUBUF_PRINT
#define GROUP_9_RLC_HSDPA_SDUBUF_PRINT_size "ƒd"
#define GROUP_9_RLC_HSDPA_SDUBUF_PRINT GROUP_9_RLC_HSDPA_SDUBUF_PRINT__enum,GROUP_9_RLC_HSDPA_SDUBUF_PRINT_size

// GROUP_9_RLC_HSDPA_SDUBUF_GET
#define GROUP_9_RLC_HSDPA_SDUBUF_GET_size "d"
#define GROUP_9_RLC_HSDPA_SDUBUF_GET GROUP_9_RLC_HSDPA_SDUBUF_GET__enum,GROUP_9_RLC_HSDPA_SDUBUF_GET_size

// GROUP_9_RLC_HSDPA_CMD
#define GROUP_9_RLC_HSDPA_CMD_size "c"
#define GROUP_9_RLC_HSDPA_CMD GROUP_9_RLC_HSDPA_CMD__enum,GROUP_9_RLC_HSDPA_CMD_size

// GROUP_9_RLC_HSDPA_UPDATE_CTRLCNT
#define GROUP_9_RLC_HSDPA_UPDATE_CTRLCNT_size "„d"
#define GROUP_9_RLC_HSDPA_UPDATE_CTRLCNT GROUP_9_RLC_HSDPA_UPDATE_CTRLCNT__enum,GROUP_9_RLC_HSDPA_UPDATE_CTRLCNT_size

// GROUP_9_RLC_HSDPA_RLC_RESET
#define GROUP_9_RLC_HSDPA_RLC_RESET_size "d"
#define GROUP_9_RLC_HSDPA_RLC_RESET GROUP_9_RLC_HSDPA_RLC_RESET__enum,GROUP_9_RLC_HSDPA_RLC_RESET_size

// GROUP_9_RLC_HSDPA_CIPHER_CONFIG
#define GROUP_9_RLC_HSDPA_CIPHER_CONFIG_size "‚d"
#define GROUP_9_RLC_HSDPA_CIPHER_CONFIG GROUP_9_RLC_HSDPA_CIPHER_CONFIG__enum,GROUP_9_RLC_HSDPA_CIPHER_CONFIG_size

// GROUP_9_RLC_HSDPA_BACKUP_INFO
#define GROUP_9_RLC_HSDPA_BACKUP_INFO_size "…d"
#define GROUP_9_RLC_HSDPA_BACKUP_INFO GROUP_9_RLC_HSDPA_BACKUP_INFO__enum,GROUP_9_RLC_HSDPA_BACKUP_INFO_size

// GROUP_9_RLC_HSDPA_RB_RESTORE_INFO
#define GROUP_9_RLC_HSDPA_RB_RESTORE_INFO_size "„d"
#define GROUP_9_RLC_HSDPA_RB_RESTORE_INFO GROUP_9_RLC_HSDPA_RB_RESTORE_INFO__enum,GROUP_9_RLC_HSDPA_RB_RESTORE_INFO_size

// GROUP_9_RLC_HSDPA_RB_MOVE_LAST_SN_LAST_IDX
#define GROUP_9_RLC_HSDPA_RB_MOVE_LAST_SN_LAST_IDX_size "ƒd"
#define GROUP_9_RLC_HSDPA_RB_MOVE_LAST_SN_LAST_IDX GROUP_9_RLC_HSDPA_RB_MOVE_LAST_SN_LAST_IDX__enum,GROUP_9_RLC_HSDPA_RB_MOVE_LAST_SN_LAST_IDX_size

// GROUP_9_RLC_HSDPA_DROP_STAT
#define GROUP_9_RLC_HSDPA_DROP_STAT_size "d"
#define GROUP_9_RLC_HSDPA_DROP_STAT GROUP_9_RLC_HSDPA_DROP_STAT__enum,GROUP_9_RLC_HSDPA_DROP_STAT_size

// GROUP_9_RLC_HSDPA_REASSM_UPDATE
#define GROUP_9_RLC_HSDPA_REASSM_UPDATE_size "ƒd"
#define GROUP_9_RLC_HSDPA_REASSM_UPDATE GROUP_9_RLC_HSDPA_REASSM_UPDATE__enum,GROUP_9_RLC_HSDPA_REASSM_UPDATE_size

// GROUP_9_RLC_HSDPA_SDUBUF_FULL
#define GROUP_9_RLC_HSDPA_SDUBUF_FULL_size NULL
#define GROUP_9_RLC_HSDPA_SDUBUF_FULL GROUP_9_RLC_HSDPA_SDUBUF_FULL__enum,GROUP_9_RLC_HSDPA_SDUBUF_FULL_size

// GROUP_9_RLC_HSDPA_REASSM_DONE
#define GROUP_9_RLC_HSDPA_REASSM_DONE_size "d"
#define GROUP_9_RLC_HSDPA_REASSM_DONE GROUP_9_RLC_HSDPA_REASSM_DONE__enum,GROUP_9_RLC_HSDPA_REASSM_DONE_size

// GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKS
#define GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKS_size "d"
#define GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKS GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKS__enum,GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKS_size

// GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKE
#define GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKE_size "d"
#define GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKE GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKE__enum,GROUP_9_RLC_HSDPA_REASSM_TIMERCHECKE_size

// GROUP_9_RLC_HSDPA_REASSM_GET_MUTEX
#define GROUP_9_RLC_HSDPA_REASSM_GET_MUTEX_size NULL
#define GROUP_9_RLC_HSDPA_REASSM_GET_MUTEX GROUP_9_RLC_HSDPA_REASSM_GET_MUTEX__enum,GROUP_9_RLC_HSDPA_REASSM_GET_MUTEX_size

// GROUP_9_RLC_HSDPA_REASSM_GIVE_MUTEX
#define GROUP_9_RLC_HSDPA_REASSM_GIVE_MUTEX_size NULL
#define GROUP_9_RLC_HSDPA_REASSM_GIVE_MUTEX GROUP_9_RLC_HSDPA_REASSM_GIVE_MUTEX__enum,GROUP_9_RLC_HSDPA_REASSM_GIVE_MUTEX_size

// GROUP_9_RLC_HSDPA_RESET_GET_MUTEX
#define GROUP_9_RLC_HSDPA_RESET_GET_MUTEX_size NULL
#define GROUP_9_RLC_HSDPA_RESET_GET_MUTEX GROUP_9_RLC_HSDPA_RESET_GET_MUTEX__enum,GROUP_9_RLC_HSDPA_RESET_GET_MUTEX_size

// GROUP_9_RLC_HSDPA_RESET_GIVE_MUTEX
#define GROUP_9_RLC_HSDPA_RESET_GIVE_MUTEX_size NULL
#define GROUP_9_RLC_HSDPA_RESET_GIVE_MUTEX GROUP_9_RLC_HSDPA_RESET_GIVE_MUTEX__enum,GROUP_9_RLC_HSDPA_RESET_GIVE_MUTEX_size

// GROUP_9_RLC_HSDPA_REASSM_EVENT
#define GROUP_9_RLC_HSDPA_REASSM_EVENT_size "d"
#define GROUP_9_RLC_HSDPA_REASSM_EVENT GROUP_9_RLC_HSDPA_REASSM_EVENT__enum,GROUP_9_RLC_HSDPA_REASSM_EVENT_size

// GROUP_9_RLC_HSDPA_REASSM_RETRIEVE_SDU
#define GROUP_9_RLC_HSDPA_REASSM_RETRIEVE_SDU_size NULL
#define GROUP_9_RLC_HSDPA_REASSM_RETRIEVE_SDU GROUP_9_RLC_HSDPA_REASSM_RETRIEVE_SDU__enum,GROUP_9_RLC_HSDPA_REASSM_RETRIEVE_SDU_size

// GROUP_9_RLC_MINIRLC_EXECUTION_START
#define GROUP_9_RLC_MINIRLC_EXECUTION_START_size "†d"
#define GROUP_9_RLC_MINIRLC_EXECUTION_START GROUP_9_RLC_MINIRLC_EXECUTION_START__enum,GROUP_9_RLC_MINIRLC_EXECUTION_START_size

// GROUP_9_RLC_MINIRLC_CKs
#define GROUP_9_RLC_MINIRLC_CKs_size "…d"
#define GROUP_9_RLC_MINIRLC_CKs GROUP_9_RLC_MINIRLC_CKs__enum,GROUP_9_RLC_MINIRLC_CKs_size

// GROUP_9_RLC_MINIRLC_VRR
#define GROUP_9_RLC_MINIRLC_VRR_size "d"
#define GROUP_9_RLC_MINIRLC_VRR GROUP_9_RLC_MINIRLC_VRR__enum,GROUP_9_RLC_MINIRLC_VRR_size

// GROUP_9_RLC_MINIRLC_REASM
#define GROUP_9_RLC_MINIRLC_REASM_size "ƒd"
#define GROUP_9_RLC_MINIRLC_REASM GROUP_9_RLC_MINIRLC_REASM__enum,GROUP_9_RLC_MINIRLC_REASM_size

// GROUP_9_RLC_MINIRLC_REASM_RESULT
#define GROUP_9_RLC_MINIRLC_REASM_RESULT_size "„d"
#define GROUP_9_RLC_MINIRLC_REASM_RESULT GROUP_9_RLC_MINIRLC_REASM_RESULT__enum,GROUP_9_RLC_MINIRLC_REASM_RESULT_size

// GROUP_9_RLC_MINIRLC_EXECUTION_END
#define GROUP_9_RLC_MINIRLC_EXECUTION_END_size NULL
#define GROUP_9_RLC_MINIRLC_EXECUTION_END GROUP_9_RLC_MINIRLC_EXECUTION_END__enum,GROUP_9_RLC_MINIRLC_EXECUTION_END_size

// GROUP_9_RLC_MINIRLC_REFILL_SDUBUF
#define GROUP_9_RLC_MINIRLC_REFILL_SDUBUF_size "d"
#define GROUP_9_RLC_MINIRLC_REFILL_SDUBUF GROUP_9_RLC_MINIRLC_REFILL_SDUBUF__enum,GROUP_9_RLC_MINIRLC_REFILL_SDUBUF_size

// GROUP_9_RLC_MINIRLC_GENERATEPDU_INIT
#define GROUP_9_RLC_MINIRLC_GENERATEPDU_INIT_size "ƒd"
#define GROUP_9_RLC_MINIRLC_GENERATEPDU_INIT GROUP_9_RLC_MINIRLC_GENERATEPDU_INIT__enum,GROUP_9_RLC_MINIRLC_GENERATEPDU_INIT_size

// GROUP_9_RLC_MINIRLC_RAND_SEED
#define GROUP_9_RLC_MINIRLC_RAND_SEED_size "d"
#define GROUP_9_RLC_MINIRLC_RAND_SEED GROUP_9_RLC_MINIRLC_RAND_SEED__enum,GROUP_9_RLC_MINIRLC_RAND_SEED_size

// GROUP_9_RLC_MINIRLC_PARAMTERS
#define GROUP_9_RLC_MINIRLC_PARAMTERS_size "Šd"
#define GROUP_9_RLC_MINIRLC_PARAMTERS GROUP_9_RLC_MINIRLC_PARAMTERS__enum,GROUP_9_RLC_MINIRLC_PARAMTERS_size

// GROUP_9_RLC_MINIRLC_BITMAP
#define GROUP_9_RLC_MINIRLC_BITMAP_size "ƒd"
#define GROUP_9_RLC_MINIRLC_BITMAP GROUP_9_RLC_MINIRLC_BITMAP__enum,GROUP_9_RLC_MINIRLC_BITMAP_size

// GROUP_9_RLC_MINIRLC_VRR_OLD_START_SN
#define GROUP_9_RLC_MINIRLC_VRR_OLD_START_SN_size "‚d"
#define GROUP_9_RLC_MINIRLC_VRR_OLD_START_SN GROUP_9_RLC_MINIRLC_VRR_OLD_START_SN__enum,GROUP_9_RLC_MINIRLC_VRR_OLD_START_SN_size

// GROUP_9_RLC_MINIRLC_CIPHER_CONFIG
#define GROUP_9_RLC_MINIRLC_CIPHER_CONFIG_size "‹d"
#define GROUP_9_RLC_MINIRLC_CIPHER_CONFIG GROUP_9_RLC_MINIRLC_CIPHER_CONFIG__enum,GROUP_9_RLC_MINIRLC_CIPHER_CONFIG_size

// GROUP_9_RLC_MINIRLC_PRINT_CIPHER_CONFIG
#define GROUP_9_RLC_MINIRLC_PRINT_CIPHER_CONFIG_size "‡d"
#define GROUP_9_RLC_MINIRLC_PRINT_CIPHER_CONFIG GROUP_9_RLC_MINIRLC_PRINT_CIPHER_CONFIG__enum,GROUP_9_RLC_MINIRLC_PRINT_CIPHER_CONFIG_size

// GROUP_9_RLC_MINIRLC_ADDRLIST_VERDICT
#define GROUP_9_RLC_MINIRLC_ADDRLIST_VERDICT_size "„d"
#define GROUP_9_RLC_MINIRLC_ADDRLIST_VERDICT GROUP_9_RLC_MINIRLC_ADDRLIST_VERDICT__enum,GROUP_9_RLC_MINIRLC_ADDRLIST_VERDICT_size

// GROUP_9_RLC_MINIRLC_PDU_SIZE
#define GROUP_9_RLC_MINIRLC_PDU_SIZE_size "d"
#define GROUP_9_RLC_MINIRLC_PDU_SIZE GROUP_9_RLC_MINIRLC_PDU_SIZE__enum,GROUP_9_RLC_MINIRLC_PDU_SIZE_size

// GROUP_9_RLC_BC_GET_CTRL_BUFF
#define GROUP_9_RLC_BC_GET_CTRL_BUFF_size "ƒd"
#define GROUP_9_RLC_BC_GET_CTRL_BUFF GROUP_9_RLC_BC_GET_CTRL_BUFF__enum,GROUP_9_RLC_BC_GET_CTRL_BUFF_size

// GROUP_10_PRESEG_NEXTSPACE
#define GROUP_10_PRESEG_NEXTSPACE_size "hƒdƒh"
#define GROUP_10_PRESEG_NEXTSPACE GROUP_10_PRESEG_NEXTSPACE__enum,GROUP_10_PRESEG_NEXTSPACE_size

// GROUP_10_PRESEG_RETX_BUFFER_FULL
#define GROUP_10_PRESEG_RETX_BUFFER_FULL_size "h‚dƒh"
#define GROUP_10_PRESEG_RETX_BUFFER_FULL GROUP_10_PRESEG_RETX_BUFFER_FULL__enum,GROUP_10_PRESEG_RETX_BUFFER_FULL_size

// GROUP_10_PRESEG_RETX_BUFFER_CLEAN
#define GROUP_10_PRESEG_RETX_BUFFER_CLEAN_size "h‚dƒh"
#define GROUP_10_PRESEG_RETX_BUFFER_CLEAN GROUP_10_PRESEG_RETX_BUFFER_CLEAN__enum,GROUP_10_PRESEG_RETX_BUFFER_CLEAN_size

// GROUP_10_LISR_AM_MEM_ALLOC_CONTAINER
#define GROUP_10_LISR_AM_MEM_ALLOC_CONTAINER_size "h‚dh"
#define GROUP_10_LISR_AM_MEM_ALLOC_CONTAINER GROUP_10_LISR_AM_MEM_ALLOC_CONTAINER__enum,GROUP_10_LISR_AM_MEM_ALLOC_CONTAINER_size

// GROUP_10_LISR_AM_RETX_CONTAINER
#define GROUP_10_LISR_AM_RETX_CONTAINER_size "h‚dƒh"
#define GROUP_10_LISR_AM_RETX_CONTAINER GROUP_10_LISR_AM_RETX_CONTAINER__enum,GROUP_10_LISR_AM_RETX_CONTAINER_size

// GROUP_10_LISR_AM_FREE_CONTAINER
#define GROUP_10_LISR_AM_FREE_CONTAINER_size "h‚dƒh"
#define GROUP_10_LISR_AM_FREE_CONTAINER GROUP_10_LISR_AM_FREE_CONTAINER__enum,GROUP_10_LISR_AM_FREE_CONTAINER_size

// GROUP_10_LISR_AM_RETX_FREE_CONTAINER_LOOP
#define GROUP_10_LISR_AM_RETX_FREE_CONTAINER_LOOP_size "„h"
#define GROUP_10_LISR_AM_RETX_FREE_CONTAINER_LOOP GROUP_10_LISR_AM_RETX_FREE_CONTAINER_LOOP__enum,GROUP_10_LISR_AM_RETX_FREE_CONTAINER_LOOP_size

// GROUP_10_LISR_AM_RETX_FREE_CONTAINER
#define GROUP_10_LISR_AM_RETX_FREE_CONTAINER_size "h‚dƒh"
#define GROUP_10_LISR_AM_RETX_FREE_CONTAINER GROUP_10_LISR_AM_RETX_FREE_CONTAINER__enum,GROUP_10_LISR_AM_RETX_FREE_CONTAINER_size

// GROUP_10_LISR_AM_CONTAINER_INFO
#define GROUP_10_LISR_AM_CONTAINER_INFO_size "h‚dƒh"
#define GROUP_10_LISR_AM_CONTAINER_INFO GROUP_10_LISR_AM_CONTAINER_INFO__enum,GROUP_10_LISR_AM_CONTAINER_INFO_size

// GROUP_10_CACHE_SWITCH
#define GROUP_10_CACHE_SWITCH_size "‚dh"
#define GROUP_10_CACHE_SWITCH GROUP_10_CACHE_SWITCH__enum,GROUP_10_CACHE_SWITCH_size

// GROUP_10_AM_TX_CONTROL_PDU
#define GROUP_10_AM_TX_CONTROL_PDU_size "ƒh"
#define GROUP_10_AM_TX_CONTROL_PDU GROUP_10_AM_TX_CONTROL_PDU__enum,GROUP_10_AM_TX_CONTROL_PDU_size

// GROUP_10_AM_RETX_PDU
#define GROUP_10_AM_RETX_PDU_size "‚h"
#define GROUP_10_AM_RETX_PDU GROUP_10_AM_RETX_PDU__enum,GROUP_10_AM_RETX_PDU_size

// GROUP_10_LISR_TX_SET_RETX_INFO
#define GROUP_10_LISR_TX_SET_RETX_INFO_size "‚hƒd"
#define GROUP_10_LISR_TX_SET_RETX_INFO GROUP_10_LISR_TX_SET_RETX_INFO__enum,GROUP_10_LISR_TX_SET_RETX_INFO_size

// GROUP_10_AM_RETX_PDU_PREPARE
#define GROUP_10_AM_RETX_PDU_PREPARE_size "‚h„dƒh"
#define GROUP_10_AM_RETX_PDU_PREPARE GROUP_10_AM_RETX_PDU_PREPARE__enum,GROUP_10_AM_RETX_PDU_PREPARE_size

// GROUP_11_DUMP_DSCR_CONTENT
#define GROUP_11_DUMP_DSCR_CONTENT_size NULL
#define GROUP_11_DUMP_DSCR_CONTENT GROUP_11_DUMP_DSCR_CONTENT__enum,GROUP_11_DUMP_DSCR_CONTENT_size

// GROUP_2_RLC_TX_PDU_PRINT
#define GROUP_2_RLC_TX_PDU_PRINT_size NULL
#define GROUP_2_RLC_TX_PDU_PRINT GROUP_2_RLC_TX_PDU_PRINT__enum,GROUP_2_RLC_TX_PDU_PRINT_size


#endif // urlc_trc_gen.h
