
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004023c8 <.init>:
  4023c8:	stp	x29, x30, [sp, #-16]!
  4023cc:	mov	x29, sp
  4023d0:	bl	402bd0 <ferror@plt+0x60>
  4023d4:	ldp	x29, x30, [sp], #16
  4023d8:	ret

Disassembly of section .plt:

00000000004023e0 <memcpy@plt-0x20>:
  4023e0:	stp	x16, x30, [sp, #-16]!
  4023e4:	adrp	x16, 418000 <ferror@plt+0x15490>
  4023e8:	ldr	x17, [x16, #4088]
  4023ec:	add	x16, x16, #0xff8
  4023f0:	br	x17
  4023f4:	nop
  4023f8:	nop
  4023fc:	nop

0000000000402400 <memcpy@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16490>
  402404:	ldr	x17, [x16]
  402408:	add	x16, x16, #0x0
  40240c:	br	x17

0000000000402410 <tcflush@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16490>
  402414:	ldr	x17, [x16, #8]
  402418:	add	x16, x16, #0x8
  40241c:	br	x17

0000000000402420 <_exit@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16490>
  402424:	ldr	x17, [x16, #16]
  402428:	add	x16, x16, #0x10
  40242c:	br	x17

0000000000402430 <getcwd@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16490>
  402434:	ldr	x17, [x16, #24]
  402438:	add	x16, x16, #0x18
  40243c:	br	x17

0000000000402440 <strtoul@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16490>
  402444:	ldr	x17, [x16, #32]
  402448:	add	x16, x16, #0x20
  40244c:	br	x17

0000000000402450 <strlen@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16490>
  402454:	ldr	x17, [x16, #40]
  402458:	add	x16, x16, #0x28
  40245c:	br	x17

0000000000402460 <getsid@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16490>
  402464:	ldr	x17, [x16, #48]
  402468:	add	x16, x16, #0x30
  40246c:	br	x17

0000000000402470 <fputs@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16490>
  402474:	ldr	x17, [x16, #56]
  402478:	add	x16, x16, #0x38
  40247c:	br	x17

0000000000402480 <exit@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16490>
  402484:	ldr	x17, [x16, #64]
  402488:	add	x16, x16, #0x40
  40248c:	br	x17

0000000000402490 <dup@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16490>
  402494:	ldr	x17, [x16, #72]
  402498:	add	x16, x16, #0x48
  40249c:	br	x17

00000000004024a0 <tcsetpgrp@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024a4:	ldr	x17, [x16, #80]
  4024a8:	add	x16, x16, #0x50
  4024ac:	br	x17

00000000004024b0 <execl@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024b4:	ldr	x17, [x16, #88]
  4024b8:	add	x16, x16, #0x58
  4024bc:	br	x17

00000000004024c0 <strtoimax@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024c4:	ldr	x17, [x16, #96]
  4024c8:	add	x16, x16, #0x60
  4024cc:	br	x17

00000000004024d0 <getpgid@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024d4:	ldr	x17, [x16, #104]
  4024d8:	add	x16, x16, #0x68
  4024dc:	br	x17

00000000004024e0 <strtod@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024e4:	ldr	x17, [x16, #112]
  4024e8:	add	x16, x16, #0x70
  4024ec:	br	x17

00000000004024f0 <cfgetospeed@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4024f4:	ldr	x17, [x16, #120]
  4024f8:	add	x16, x16, #0x78
  4024fc:	br	x17

0000000000402500 <geteuid@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16490>
  402504:	ldr	x17, [x16, #128]
  402508:	add	x16, x16, #0x80
  40250c:	br	x17

0000000000402510 <ttyname@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16490>
  402514:	ldr	x17, [x16, #136]
  402518:	add	x16, x16, #0x88
  40251c:	br	x17

0000000000402520 <sigtimedwait@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16490>
  402524:	ldr	x17, [x16, #144]
  402528:	add	x16, x16, #0x90
  40252c:	br	x17

0000000000402530 <setenv@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16490>
  402534:	ldr	x17, [x16, #152]
  402538:	add	x16, x16, #0x98
  40253c:	br	x17

0000000000402540 <fgets_unlocked@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16490>
  402544:	ldr	x17, [x16, #160]
  402548:	add	x16, x16, #0xa0
  40254c:	br	x17

0000000000402550 <opendir@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16490>
  402554:	ldr	x17, [x16, #168]
  402558:	add	x16, x16, #0xa8
  40255c:	br	x17

0000000000402560 <__cxa_atexit@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16490>
  402564:	ldr	x17, [x16, #176]
  402568:	add	x16, x16, #0xb0
  40256c:	br	x17

0000000000402570 <fputc@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16490>
  402574:	ldr	x17, [x16, #184]
  402578:	add	x16, x16, #0xb8
  40257c:	br	x17

0000000000402580 <kill@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16490>
  402584:	ldr	x17, [x16, #192]
  402588:	add	x16, x16, #0xc0
  40258c:	br	x17

0000000000402590 <asprintf@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16490>
  402594:	ldr	x17, [x16, #200]
  402598:	add	x16, x16, #0xc8
  40259c:	br	x17

00000000004025a0 <fork@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025a4:	ldr	x17, [x16, #208]
  4025a8:	add	x16, x16, #0xd0
  4025ac:	br	x17

00000000004025b0 <snprintf@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025b4:	ldr	x17, [x16, #216]
  4025b8:	add	x16, x16, #0xd8
  4025bc:	br	x17

00000000004025c0 <cfsetospeed@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025c4:	ldr	x17, [x16, #224]
  4025c8:	add	x16, x16, #0xe0
  4025cc:	br	x17

00000000004025d0 <gnu_dev_makedev@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025d4:	ldr	x17, [x16, #232]
  4025d8:	add	x16, x16, #0xe8
  4025dc:	br	x17

00000000004025e0 <localeconv@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025e4:	ldr	x17, [x16, #240]
  4025e8:	add	x16, x16, #0xf0
  4025ec:	br	x17

00000000004025f0 <tcgetattr@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4025f4:	ldr	x17, [x16, #248]
  4025f8:	add	x16, x16, #0xf8
  4025fc:	br	x17

0000000000402600 <fileno@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16490>
  402604:	ldr	x17, [x16, #256]
  402608:	add	x16, x16, #0x100
  40260c:	br	x17

0000000000402610 <fclose@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16490>
  402614:	ldr	x17, [x16, #264]
  402618:	add	x16, x16, #0x108
  40261c:	br	x17

0000000000402620 <getpid@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16490>
  402624:	ldr	x17, [x16, #272]
  402628:	add	x16, x16, #0x110
  40262c:	br	x17

0000000000402630 <fopen@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16490>
  402634:	ldr	x17, [x16, #280]
  402638:	add	x16, x16, #0x118
  40263c:	br	x17

0000000000402640 <malloc@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16490>
  402644:	ldr	x17, [x16, #288]
  402648:	add	x16, x16, #0x120
  40264c:	br	x17

0000000000402650 <setsockopt@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16490>
  402654:	ldr	x17, [x16, #296]
  402658:	add	x16, x16, #0x128
  40265c:	br	x17

0000000000402660 <open@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16490>
  402664:	ldr	x17, [x16, #304]
  402668:	add	x16, x16, #0x130
  40266c:	br	x17

0000000000402670 <poll@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16490>
  402674:	ldr	x17, [x16, #312]
  402678:	add	x16, x16, #0x138
  40267c:	br	x17

0000000000402680 <__isoc99_fscanf@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16490>
  402684:	ldr	x17, [x16, #320]
  402688:	add	x16, x16, #0x140
  40268c:	br	x17

0000000000402690 <getppid@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16490>
  402694:	ldr	x17, [x16, #328]
  402698:	add	x16, x16, #0x148
  40269c:	br	x17

00000000004026a0 <sigemptyset@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026a4:	ldr	x17, [x16, #336]
  4026a8:	add	x16, x16, #0x150
  4026ac:	br	x17

00000000004026b0 <strncmp@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026b4:	ldr	x17, [x16, #344]
  4026b8:	add	x16, x16, #0x158
  4026bc:	br	x17

00000000004026c0 <bindtextdomain@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026c4:	ldr	x17, [x16, #352]
  4026c8:	add	x16, x16, #0x160
  4026cc:	br	x17

00000000004026d0 <__libc_start_main@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026d4:	ldr	x17, [x16, #360]
  4026d8:	add	x16, x16, #0x168
  4026dc:	br	x17

00000000004026e0 <fgetc@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026e4:	ldr	x17, [x16, #368]
  4026e8:	add	x16, x16, #0x170
  4026ec:	br	x17

00000000004026f0 <fdopen@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4026f4:	ldr	x17, [x16, #376]
  4026f8:	add	x16, x16, #0x178
  4026fc:	br	x17

0000000000402700 <getpwnam@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16490>
  402704:	ldr	x17, [x16, #384]
  402708:	add	x16, x16, #0x180
  40270c:	br	x17

0000000000402710 <sleep@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16490>
  402714:	ldr	x17, [x16, #392]
  402718:	add	x16, x16, #0x188
  40271c:	br	x17

0000000000402720 <posix_memalign@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16490>
  402724:	ldr	x17, [x16, #400]
  402728:	add	x16, x16, #0x190
  40272c:	br	x17

0000000000402730 <getspnam@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16490>
  402734:	ldr	x17, [x16, #408]
  402738:	add	x16, x16, #0x198
  40273c:	br	x17

0000000000402740 <waitid@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16490>
  402744:	ldr	x17, [x16, #416]
  402748:	add	x16, x16, #0x1a0
  40274c:	br	x17

0000000000402750 <readdir@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16490>
  402754:	ldr	x17, [x16, #424]
  402758:	add	x16, x16, #0x1a8
  40275c:	br	x17

0000000000402760 <strdup@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16490>
  402764:	ldr	x17, [x16, #432]
  402768:	add	x16, x16, #0x1b0
  40276c:	br	x17

0000000000402770 <closedir@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16490>
  402774:	ldr	x17, [x16, #440]
  402778:	add	x16, x16, #0x1b8
  40277c:	br	x17

0000000000402780 <close@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16490>
  402784:	ldr	x17, [x16, #448]
  402788:	add	x16, x16, #0x1c0
  40278c:	br	x17

0000000000402790 <sigaction@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16490>
  402794:	ldr	x17, [x16, #456]
  402798:	add	x16, x16, #0x1c8
  40279c:	br	x17

00000000004027a0 <strrchr@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027a4:	ldr	x17, [x16, #464]
  4027a8:	add	x16, x16, #0x1d0
  4027ac:	br	x17

00000000004027b0 <tcgetpgrp@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027b4:	ldr	x17, [x16, #472]
  4027b8:	add	x16, x16, #0x1d8
  4027bc:	br	x17

00000000004027c0 <__gmon_start__@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027c4:	ldr	x17, [x16, #480]
  4027c8:	add	x16, x16, #0x1e0
  4027cc:	br	x17

00000000004027d0 <write@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027d4:	ldr	x17, [x16, #488]
  4027d8:	add	x16, x16, #0x1e8
  4027dc:	br	x17

00000000004027e0 <strtoumax@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027e4:	ldr	x17, [x16, #496]
  4027e8:	add	x16, x16, #0x1f0
  4027ec:	br	x17

00000000004027f0 <abort@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4027f4:	ldr	x17, [x16, #504]
  4027f8:	add	x16, x16, #0x1f8
  4027fc:	br	x17

0000000000402800 <gnu_dev_major@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16490>
  402804:	ldr	x17, [x16, #512]
  402808:	add	x16, x16, #0x200
  40280c:	br	x17

0000000000402810 <puts@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16490>
  402814:	ldr	x17, [x16, #520]
  402818:	add	x16, x16, #0x208
  40281c:	br	x17

0000000000402820 <textdomain@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16490>
  402824:	ldr	x17, [x16, #528]
  402828:	add	x16, x16, #0x210
  40282c:	br	x17

0000000000402830 <strsep@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16490>
  402834:	ldr	x17, [x16, #536]
  402838:	add	x16, x16, #0x218
  40283c:	br	x17

0000000000402840 <getopt_long@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16490>
  402844:	ldr	x17, [x16, #544]
  402848:	add	x16, x16, #0x220
  40284c:	br	x17

0000000000402850 <strcmp@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16490>
  402854:	ldr	x17, [x16, #552]
  402858:	add	x16, x16, #0x228
  40285c:	br	x17

0000000000402860 <warn@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16490>
  402864:	ldr	x17, [x16, #560]
  402868:	add	x16, x16, #0x230
  40286c:	br	x17

0000000000402870 <__ctype_b_loc@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16490>
  402874:	ldr	x17, [x16, #568]
  402878:	add	x16, x16, #0x238
  40287c:	br	x17

0000000000402880 <rewinddir@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16490>
  402884:	ldr	x17, [x16, #576]
  402888:	add	x16, x16, #0x240
  40288c:	br	x17

0000000000402890 <strtol@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16490>
  402894:	ldr	x17, [x16, #584]
  402898:	add	x16, x16, #0x248
  40289c:	br	x17

00000000004028a0 <setpgid@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028a4:	ldr	x17, [x16, #592]
  4028a8:	add	x16, x16, #0x250
  4028ac:	br	x17

00000000004028b0 <getline@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028b4:	ldr	x17, [x16, #600]
  4028b8:	add	x16, x16, #0x258
  4028bc:	br	x17

00000000004028c0 <chdir@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028c4:	ldr	x17, [x16, #608]
  4028c8:	add	x16, x16, #0x260
  4028cc:	br	x17

00000000004028d0 <free@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028d4:	ldr	x17, [x16, #616]
  4028d8:	add	x16, x16, #0x268
  4028dc:	br	x17

00000000004028e0 <nanosleep@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028e4:	ldr	x17, [x16, #624]
  4028e8:	add	x16, x16, #0x270
  4028ec:	br	x17

00000000004028f0 <vasprintf@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4028f4:	ldr	x17, [x16, #632]
  4028f8:	add	x16, x16, #0x278
  4028fc:	br	x17

0000000000402900 <connect@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16490>
  402904:	ldr	x17, [x16, #640]
  402908:	add	x16, x16, #0x280
  40290c:	br	x17

0000000000402910 <strndup@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16490>
  402914:	ldr	x17, [x16, #648]
  402918:	add	x16, x16, #0x288
  40291c:	br	x17

0000000000402920 <strspn@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16490>
  402924:	ldr	x17, [x16, #656]
  402928:	add	x16, x16, #0x290
  40292c:	br	x17

0000000000402930 <strchr@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16490>
  402934:	ldr	x17, [x16, #664]
  402938:	add	x16, x16, #0x298
  40293c:	br	x17

0000000000402940 <fwrite@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16490>
  402944:	ldr	x17, [x16, #672]
  402948:	add	x16, x16, #0x2a0
  40294c:	br	x17

0000000000402950 <fcntl@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16490>
  402954:	ldr	x17, [x16, #680]
  402958:	add	x16, x16, #0x2a8
  40295c:	br	x17

0000000000402960 <socket@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16490>
  402964:	ldr	x17, [x16, #688]
  402968:	add	x16, x16, #0x2b0
  40296c:	br	x17

0000000000402970 <fflush@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16490>
  402974:	ldr	x17, [x16, #696]
  402978:	add	x16, x16, #0x2b8
  40297c:	br	x17

0000000000402980 <gnu_dev_minor@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16490>
  402984:	ldr	x17, [x16, #704]
  402988:	add	x16, x16, #0x2c0
  40298c:	br	x17

0000000000402990 <strcpy@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16490>
  402994:	ldr	x17, [x16, #712]
  402998:	add	x16, x16, #0x2c8
  40299c:	br	x17

00000000004029a0 <dirfd@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029a4:	ldr	x17, [x16, #720]
  4029a8:	add	x16, x16, #0x2d0
  4029ac:	br	x17

00000000004029b0 <crypt@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029b4:	ldr	x17, [x16, #728]
  4029b8:	add	x16, x16, #0x2d8
  4029bc:	br	x17

00000000004029c0 <warnx@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029c4:	ldr	x17, [x16, #736]
  4029c8:	add	x16, x16, #0x2e0
  4029cc:	br	x17

00000000004029d0 <read@plt>:
  4029d0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029d4:	ldr	x17, [x16, #744]
  4029d8:	add	x16, x16, #0x2e8
  4029dc:	br	x17

00000000004029e0 <memchr@plt>:
  4029e0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029e4:	ldr	x17, [x16, #752]
  4029e8:	add	x16, x16, #0x2f0
  4029ec:	br	x17

00000000004029f0 <tcsetattr@plt>:
  4029f0:	adrp	x16, 419000 <ferror@plt+0x16490>
  4029f4:	ldr	x17, [x16, #760]
  4029f8:	add	x16, x16, #0x2f8
  4029fc:	br	x17

0000000000402a00 <isatty@plt>:
  402a00:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a04:	ldr	x17, [x16, #768]
  402a08:	add	x16, x16, #0x300
  402a0c:	br	x17

0000000000402a10 <cfgetispeed@plt>:
  402a10:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a14:	ldr	x17, [x16, #776]
  402a18:	add	x16, x16, #0x308
  402a1c:	br	x17

0000000000402a20 <__fxstat@plt>:
  402a20:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a24:	ldr	x17, [x16, #784]
  402a28:	add	x16, x16, #0x310
  402a2c:	br	x17

0000000000402a30 <setsid@plt>:
  402a30:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a34:	ldr	x17, [x16, #792]
  402a38:	add	x16, x16, #0x318
  402a3c:	br	x17

0000000000402a40 <dcgettext@plt>:
  402a40:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a44:	ldr	x17, [x16, #800]
  402a48:	add	x16, x16, #0x320
  402a4c:	br	x17

0000000000402a50 <realpath@plt>:
  402a50:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a54:	ldr	x17, [x16, #808]
  402a58:	add	x16, x16, #0x328
  402a5c:	br	x17

0000000000402a60 <__isoc99_sscanf@plt>:
  402a60:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a64:	ldr	x17, [x16, #816]
  402a68:	add	x16, x16, #0x330
  402a6c:	br	x17

0000000000402a70 <cfsetispeed@plt>:
  402a70:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a74:	ldr	x17, [x16, #824]
  402a78:	add	x16, x16, #0x338
  402a7c:	br	x17

0000000000402a80 <dup2@plt>:
  402a80:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a84:	ldr	x17, [x16, #832]
  402a88:	add	x16, x16, #0x340
  402a8c:	br	x17

0000000000402a90 <strncpy@plt>:
  402a90:	adrp	x16, 419000 <ferror@plt+0x16490>
  402a94:	ldr	x17, [x16, #840]
  402a98:	add	x16, x16, #0x348
  402a9c:	br	x17

0000000000402aa0 <errx@plt>:
  402aa0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402aa4:	ldr	x17, [x16, #848]
  402aa8:	add	x16, x16, #0x350
  402aac:	br	x17

0000000000402ab0 <sigaddset@plt>:
  402ab0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402ab4:	ldr	x17, [x16, #856]
  402ab8:	add	x16, x16, #0x358
  402abc:	br	x17

0000000000402ac0 <strcspn@plt>:
  402ac0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402ac4:	ldr	x17, [x16, #864]
  402ac8:	add	x16, x16, #0x360
  402acc:	br	x17

0000000000402ad0 <vfprintf@plt>:
  402ad0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402ad4:	ldr	x17, [x16, #872]
  402ad8:	add	x16, x16, #0x368
  402adc:	br	x17

0000000000402ae0 <printf@plt>:
  402ae0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402ae4:	ldr	x17, [x16, #880]
  402ae8:	add	x16, x16, #0x370
  402aec:	br	x17

0000000000402af0 <__errno_location@plt>:
  402af0:	adrp	x16, 419000 <ferror@plt+0x16490>
  402af4:	ldr	x17, [x16, #888]
  402af8:	add	x16, x16, #0x378
  402afc:	br	x17

0000000000402b00 <getenv@plt>:
  402b00:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b04:	ldr	x17, [x16, #896]
  402b08:	add	x16, x16, #0x380
  402b0c:	br	x17

0000000000402b10 <alarm@plt>:
  402b10:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b14:	ldr	x17, [x16, #904]
  402b18:	add	x16, x16, #0x388
  402b1c:	br	x17

0000000000402b20 <fprintf@plt>:
  402b20:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b24:	ldr	x17, [x16, #912]
  402b28:	add	x16, x16, #0x390
  402b2c:	br	x17

0000000000402b30 <err@plt>:
  402b30:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b34:	ldr	x17, [x16, #920]
  402b38:	add	x16, x16, #0x398
  402b3c:	br	x17

0000000000402b40 <ioctl@plt>:
  402b40:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b44:	ldr	x17, [x16, #928]
  402b48:	add	x16, x16, #0x3a0
  402b4c:	br	x17

0000000000402b50 <setlocale@plt>:
  402b50:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b54:	ldr	x17, [x16, #936]
  402b58:	add	x16, x16, #0x3a8
  402b5c:	br	x17

0000000000402b60 <__fxstatat@plt>:
  402b60:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b64:	ldr	x17, [x16, #944]
  402b68:	add	x16, x16, #0x3b0
  402b6c:	br	x17

0000000000402b70 <ferror@plt>:
  402b70:	adrp	x16, 419000 <ferror@plt+0x16490>
  402b74:	ldr	x17, [x16, #952]
  402b78:	add	x16, x16, #0x3b8
  402b7c:	br	x17

Disassembly of section .text:

0000000000402b80 <.text>:
  402b80:	mov	x29, #0x0                   	// #0
  402b84:	mov	x30, #0x0                   	// #0
  402b88:	mov	x5, x0
  402b8c:	ldr	x1, [sp]
  402b90:	add	x2, sp, #0x8
  402b94:	mov	x6, sp
  402b98:	movz	x0, #0x0, lsl #48
  402b9c:	movk	x0, #0x0, lsl #32
  402ba0:	movk	x0, #0x40, lsl #16
  402ba4:	movk	x0, #0x2cd0
  402ba8:	movz	x3, #0x0, lsl #48
  402bac:	movk	x3, #0x0, lsl #32
  402bb0:	movk	x3, #0x40, lsl #16
  402bb4:	movk	x3, #0x79a0
  402bb8:	movz	x4, #0x0, lsl #48
  402bbc:	movk	x4, #0x0, lsl #32
  402bc0:	movk	x4, #0x40, lsl #16
  402bc4:	movk	x4, #0x7a20
  402bc8:	bl	4026d0 <__libc_start_main@plt>
  402bcc:	bl	4027f0 <abort@plt>
  402bd0:	adrp	x0, 418000 <ferror@plt+0x15490>
  402bd4:	ldr	x0, [x0, #4064]
  402bd8:	cbz	x0, 402be0 <ferror@plt+0x70>
  402bdc:	b	4027c0 <__gmon_start__@plt>
  402be0:	ret
  402be4:	adrp	x0, 419000 <ferror@plt+0x16490>
  402be8:	add	x0, x0, #0x3d8
  402bec:	adrp	x1, 419000 <ferror@plt+0x16490>
  402bf0:	add	x1, x1, #0x3d8
  402bf4:	cmp	x0, x1
  402bf8:	b.eq	402c2c <ferror@plt+0xbc>  // b.none
  402bfc:	stp	x29, x30, [sp, #-32]!
  402c00:	mov	x29, sp
  402c04:	adrp	x0, 407000 <ferror@plt+0x4490>
  402c08:	ldr	x0, [x0, #2688]
  402c0c:	str	x0, [sp, #24]
  402c10:	mov	x1, x0
  402c14:	cbz	x1, 402c24 <ferror@plt+0xb4>
  402c18:	adrp	x0, 419000 <ferror@plt+0x16490>
  402c1c:	add	x0, x0, #0x3d8
  402c20:	blr	x1
  402c24:	ldp	x29, x30, [sp], #32
  402c28:	ret
  402c2c:	ret
  402c30:	adrp	x0, 419000 <ferror@plt+0x16490>
  402c34:	add	x0, x0, #0x3d8
  402c38:	adrp	x1, 419000 <ferror@plt+0x16490>
  402c3c:	add	x1, x1, #0x3d8
  402c40:	sub	x0, x0, x1
  402c44:	lsr	x1, x0, #63
  402c48:	add	x0, x1, x0, asr #3
  402c4c:	cmp	xzr, x0, asr #1
  402c50:	b.eq	402c88 <ferror@plt+0x118>  // b.none
  402c54:	stp	x29, x30, [sp, #-32]!
  402c58:	mov	x29, sp
  402c5c:	asr	x1, x0, #1
  402c60:	adrp	x0, 407000 <ferror@plt+0x4490>
  402c64:	ldr	x0, [x0, #2696]
  402c68:	str	x0, [sp, #24]
  402c6c:	mov	x2, x0
  402c70:	cbz	x2, 402c80 <ferror@plt+0x110>
  402c74:	adrp	x0, 419000 <ferror@plt+0x16490>
  402c78:	add	x0, x0, #0x3d8
  402c7c:	blr	x2
  402c80:	ldp	x29, x30, [sp], #32
  402c84:	ret
  402c88:	ret
  402c8c:	adrp	x0, 419000 <ferror@plt+0x16490>
  402c90:	ldrb	w0, [x0, #1024]
  402c94:	cbnz	w0, 402cb8 <ferror@plt+0x148>
  402c98:	stp	x29, x30, [sp, #-16]!
  402c9c:	mov	x29, sp
  402ca0:	bl	402be4 <ferror@plt+0x74>
  402ca4:	adrp	x0, 419000 <ferror@plt+0x16490>
  402ca8:	mov	w1, #0x1                   	// #1
  402cac:	strb	w1, [x0, #1024]
  402cb0:	ldp	x29, x30, [sp], #16
  402cb4:	ret
  402cb8:	ret
  402cbc:	stp	x29, x30, [sp, #-16]!
  402cc0:	mov	x29, sp
  402cc4:	bl	402c30 <ferror@plt+0xc0>
  402cc8:	ldp	x29, x30, [sp], #16
  402ccc:	ret
  402cd0:	sub	sp, sp, #0x190
  402cd4:	adrp	x8, 407000 <ferror@plt+0x4490>
  402cd8:	add	x8, x8, #0xba8
  402cdc:	ldr	q1, [x8]
  402ce0:	stp	x29, x30, [sp, #304]
  402ce4:	add	x29, sp, #0x130
  402ce8:	movi	v0.2d, #0x0
  402cec:	sub	x8, x29, #0x18
  402cf0:	stp	x28, x27, [sp, #320]
  402cf4:	stp	x26, x25, [sp, #336]
  402cf8:	stp	x24, x23, [sp, #352]
  402cfc:	stp	x22, x21, [sp, #368]
  402d00:	stp	x20, x19, [sp, #384]
  402d04:	mov	x20, x1
  402d08:	mov	w21, w0
  402d0c:	stp	q0, q0, [sp, #224]
  402d10:	stp	q0, q0, [sp, #192]
  402d14:	stp	q0, q0, [sp, #160]
  402d18:	stp	q0, q0, [sp, #128]
  402d1c:	stur	q1, [x29, #-48]
  402d20:	stp	x8, x8, [x29, #-24]
  402d24:	bl	402620 <getpid@plt>
  402d28:	cmp	w0, #0x1
  402d2c:	b.ne	402d44 <ferror@plt+0x1d4>  // b.any
  402d30:	bl	402a30 <setsid@plt>
  402d34:	mov	w1, #0x540e                	// #21518
  402d38:	mov	w2, #0x1                   	// #1
  402d3c:	mov	w0, wzr
  402d40:	bl	402b40 <ioctl@plt>
  402d44:	adrp	x1, 407000 <ferror@plt+0x4490>
  402d48:	add	x1, x1, #0xcb1
  402d4c:	mov	w0, #0x6                   	// #6
  402d50:	bl	402b50 <setlocale@plt>
  402d54:	adrp	x19, 407000 <ferror@plt+0x4490>
  402d58:	add	x19, x19, #0xbd2
  402d5c:	adrp	x1, 407000 <ferror@plt+0x4490>
  402d60:	add	x1, x1, #0xbdd
  402d64:	mov	x0, x19
  402d68:	bl	4026c0 <bindtextdomain@plt>
  402d6c:	mov	x0, x19
  402d70:	bl	402820 <textdomain@plt>
  402d74:	bl	4033f8 <ferror@plt+0x888>
  402d78:	adrp	x22, 407000 <ferror@plt+0x4490>
  402d7c:	adrp	x23, 407000 <ferror@plt+0x4490>
  402d80:	adrp	x26, 407000 <ferror@plt+0x4490>
  402d84:	adrp	x24, 407000 <ferror@plt+0x4490>
  402d88:	mov	w19, wzr
  402d8c:	add	x22, x22, #0xbef
  402d90:	add	x23, x23, #0xae8
  402d94:	add	x26, x26, #0xa90
  402d98:	adrp	x27, 419000 <ferror@plt+0x16490>
  402d9c:	add	x24, x24, #0xbf6
  402da0:	adrp	x28, 419000 <ferror@plt+0x16490>
  402da4:	b	402dac <ferror@plt+0x23c>
  402da8:	mov	w19, #0x1                   	// #1
  402dac:	mov	w0, w21
  402db0:	mov	x1, x20
  402db4:	mov	x2, x22
  402db8:	mov	x3, x23
  402dbc:	mov	x4, xzr
  402dc0:	bl	402840 <getopt_long@plt>
  402dc4:	sub	w8, w0, #0x56
  402dc8:	cmp	w8, #0x1e
  402dcc:	b.hi	402df0 <ferror@plt+0x280>  // b.pmore
  402dd0:	adr	x9, 402da8 <ferror@plt+0x238>
  402dd4:	ldrh	w10, [x26, x8, lsl #1]
  402dd8:	add	x9, x9, x10, lsl #2
  402ddc:	br	x9
  402de0:	adrp	x8, 419000 <ferror@plt+0x16490>
  402de4:	mov	w9, #0x1                   	// #1
  402de8:	strb	w9, [x8, #1036]
  402dec:	b	402dac <ferror@plt+0x23c>
  402df0:	cmn	w0, #0x1
  402df4:	b.ne	402dac <ferror@plt+0x23c>  // b.any
  402df8:	b	402e24 <ferror@plt+0x2b4>
  402dfc:	ldr	x25, [x27, #992]
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	mov	x0, xzr
  402e08:	mov	x1, x24
  402e0c:	bl	402a40 <dcgettext@plt>
  402e10:	mov	x1, x0
  402e14:	mov	x0, x25
  402e18:	bl	406468 <ferror@plt+0x38f8>
  402e1c:	str	w0, [x28, #1032]
  402e20:	b	402dac <ferror@plt+0x23c>
  402e24:	bl	402500 <geteuid@plt>
  402e28:	cbnz	w0, 403398 <ferror@plt+0x828>
  402e2c:	adrp	x2, 419000 <ferror@plt+0x16490>
  402e30:	add	x2, x2, #0x410
  402e34:	mov	w0, #0x3                   	// #3
  402e38:	mov	w1, #0x1                   	// #1
  402e3c:	bl	403550 <ferror@plt+0x9e0>
  402e40:	adrp	x2, 419000 <ferror@plt+0x16490>
  402e44:	add	x2, x2, #0x4a8
  402e48:	mov	w0, #0x14                  	// #20
  402e4c:	mov	w1, #0x1                   	// #1
  402e50:	bl	403550 <ferror@plt+0x9e0>
  402e54:	adrp	x2, 419000 <ferror@plt+0x16490>
  402e58:	add	x2, x2, #0x540
  402e5c:	mov	w0, #0x2                   	// #2
  402e60:	mov	w1, #0x1                   	// #1
  402e64:	bl	403550 <ferror@plt+0x9e0>
  402e68:	adrp	x2, 419000 <ferror@plt+0x16490>
  402e6c:	add	x2, x2, #0x5d8
  402e70:	mov	w0, #0x1                   	// #1
  402e74:	mov	w1, #0x1                   	// #1
  402e78:	bl	403550 <ferror@plt+0x9e0>
  402e7c:	bl	40496c <ferror@plt+0x1dfc>
  402e80:	adrp	x0, 404000 <ferror@plt+0x1490>
  402e84:	add	x0, x0, #0x968
  402e88:	bl	407a28 <ferror@plt+0x4eb8>
  402e8c:	adrp	x8, 419000 <ferror@plt+0x16490>
  402e90:	ldrsw	x8, [x8, #1000]
  402e94:	cmp	w8, w21
  402e98:	b.ge	402ea8 <ferror@plt+0x338>  // b.tcont
  402e9c:	ldr	x0, [x20, x8, lsl #3]
  402ea0:	cbnz	x0, 402eb0 <ferror@plt+0x340>
  402ea4:	b	402eb8 <ferror@plt+0x348>
  402ea8:	mov	x0, xzr
  402eac:	cbz	x0, 402eb8 <ferror@plt+0x348>
  402eb0:	ldrb	w8, [x0]
  402eb4:	cbnz	w8, 402ec4 <ferror@plt+0x354>
  402eb8:	adrp	x0, 407000 <ferror@plt+0x4490>
  402ebc:	add	x0, x0, #0xc51
  402ec0:	bl	402b00 <getenv@plt>
  402ec4:	sub	x2, x29, #0x18
  402ec8:	mov	w1, wzr
  402ecc:	bl	404970 <ferror@plt+0x1e00>
  402ed0:	cbz	w0, 402f04 <ferror@plt+0x394>
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	bl	402a00 <isatty@plt>
  402edc:	cbnz	w0, 402eec <ferror@plt+0x37c>
  402ee0:	mov	w0, #0x1                   	// #1
  402ee4:	mov	w1, wzr
  402ee8:	bl	402a80 <dup2@plt>
  402eec:	mov	w0, #0x2                   	// #2
  402ef0:	bl	402a00 <isatty@plt>
  402ef4:	cbnz	w0, 402f04 <ferror@plt+0x394>
  402ef8:	mov	w0, #0x1                   	// #1
  402efc:	mov	w1, #0x2                   	// #2
  402f00:	bl	402a80 <dup2@plt>
  402f04:	sub	x0, x29, #0x18
  402f08:	bl	40359c <ferror@plt+0xa2c>
  402f0c:	cbnz	w0, 4033a4 <ferror@plt+0x834>
  402f10:	mov	w0, w19
  402f14:	bl	4035ac <ferror@plt+0xa3c>
  402f18:	cbz	x0, 403228 <ferror@plt+0x6b8>
  402f1c:	ldur	x21, [x29, #-24]
  402f20:	sub	x22, x29, #0x18
  402f24:	mov	x20, x0
  402f28:	cmp	x21, x22
  402f2c:	b.eq	402f8c <ferror@plt+0x41c>  // b.none
  402f30:	mov	w23, #0x1                   	// #1
  402f34:	adrp	x24, 419000 <ferror@plt+0x16490>
  402f38:	b	402f60 <ferror@plt+0x3f0>
  402f3c:	ldr	w8, [x24, #1648]
  402f40:	lsl	w9, w23, w0
  402f44:	mov	x0, x21
  402f48:	orr	w8, w8, w9
  402f4c:	str	w8, [x24, #1648]
  402f50:	bl	4038cc <ferror@plt+0xd5c>
  402f54:	ldr	x21, [x21]
  402f58:	cmp	x21, x22
  402f5c:	b.eq	402f8c <ferror@plt+0x41c>  // b.none
  402f60:	ldr	w8, [x21, #40]
  402f64:	cmp	w8, #0xf
  402f68:	b.gt	402f8c <ferror@plt+0x41c>
  402f6c:	ldr	w0, [x21, #36]
  402f70:	tbz	w0, #31, 402f3c <ferror@plt+0x3cc>
  402f74:	ldr	x0, [x21, #16]
  402f78:	mov	w1, #0x902                 	// #2306
  402f7c:	bl	402660 <open@plt>
  402f80:	str	w0, [x21, #36]
  402f84:	tbz	w0, #31, 402f3c <ferror@plt+0x3cc>
  402f88:	b	402f54 <ferror@plt+0x3e4>
  402f8c:	ldur	x21, [x29, #-24]
  402f90:	ldr	x8, [x21]
  402f94:	cmp	x8, x22
  402f98:	b.eq	403014 <ferror@plt+0x4a4>  // b.none
  402f9c:	adrp	x1, 403000 <ferror@plt+0x490>
  402fa0:	adrp	x2, 419000 <ferror@plt+0x16490>
  402fa4:	add	x1, x1, #0xb6c
  402fa8:	add	x2, x2, #0x678
  402fac:	mov	w0, #0x11                  	// #17
  402fb0:	bl	403550 <ferror@plt+0x9e0>
  402fb4:	adrp	x22, 407000 <ferror@plt+0x4490>
  402fb8:	add	x22, x22, #0xcd0
  402fbc:	sub	x23, x29, #0x18
  402fc0:	b	402fe4 <ferror@plt+0x474>
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	mov	x0, xzr
  402fcc:	mov	x1, x22
  402fd0:	bl	402a40 <dcgettext@plt>
  402fd4:	bl	402860 <warn@plt>
  402fd8:	ldr	x21, [x21]
  402fdc:	cmp	x21, x23
  402fe0:	b.eq	403198 <ferror@plt+0x628>  // b.none
  402fe4:	ldr	w8, [x21, #40]
  402fe8:	cmp	w8, #0xf
  402fec:	b.gt	403198 <ferror@plt+0x628>
  402ff0:	bl	4025a0 <fork@plt>
  402ff4:	cmn	w0, #0x1
  402ff8:	str	w0, [x21, #44]
  402ffc:	b.eq	402fc4 <ferror@plt+0x454>  // b.none
  403000:	cbnz	w0, 402fd8 <ferror@plt+0x468>
  403004:	mov	w0, #0x11                  	// #17
  403008:	mov	x1, xzr
  40300c:	mov	x2, xzr
  403010:	bl	403550 <ferror@plt+0x9e0>
  403014:	mov	x0, x21
  403018:	bl	403b80 <ferror@plt+0x1010>
  40301c:	adrp	x22, 407000 <ferror@plt+0x4490>
  403020:	adrp	x23, 407000 <ferror@plt+0x4490>
  403024:	adrp	x27, 419000 <ferror@plt+0x16490>
  403028:	add	x22, x22, #0xcb2
  40302c:	add	x23, x23, #0xc8b
  403030:	ldr	x24, [x20, #8]
  403034:	cbz	w19, 403040 <ferror@plt+0x4d0>
  403038:	mov	w25, wzr
  40303c:	b	403050 <ferror@plt+0x4e0>
  403040:	mov	x0, x24
  403044:	bl	403d20 <ferror@plt+0x11b0>
  403048:	cmp	w0, #0x0
  40304c:	cset	w25, ne  // ne = any
  403050:	mov	x0, x24
  403054:	mov	x1, x21
  403058:	mov	w2, w25
  40305c:	bl	403d48 <ferror@plt+0x11d8>
  403060:	mov	x0, x21
  403064:	bl	403e78 <ferror@plt+0x1308>
  403068:	cbz	x0, 403164 <ferror@plt+0x5f4>
  40306c:	cbnz	w25, 40324c <ferror@plt+0x6dc>
  403070:	ldrb	w8, [x24]
  403074:	cbz	w8, 4030b4 <ferror@plt+0x544>
  403078:	mov	x26, x0
  40307c:	mov	x0, x24
  403080:	bl	403d20 <ferror@plt+0x11b0>
  403084:	cbnz	w0, 4030b4 <ferror@plt+0x544>
  403088:	mov	x0, x26
  40308c:	mov	x1, x24
  403090:	bl	4029b0 <crypt@plt>
  403094:	cbnz	x0, 4030e8 <ferror@plt+0x578>
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x1, x23
  4030a0:	bl	402a40 <dcgettext@plt>
  4030a4:	bl	402860 <warn@plt>
  4030a8:	mov	w8, wzr
  4030ac:	cbz	w8, 4030bc <ferror@plt+0x54c>
  4030b0:	b	4030fc <ferror@plt+0x58c>
  4030b4:	mov	w8, #0x1                   	// #1
  4030b8:	cbnz	w8, 4030fc <ferror@plt+0x58c>
  4030bc:	ldr	x24, [x27, #984]
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	mov	x0, xzr
  4030c8:	mov	x1, x22
  4030cc:	bl	402a40 <dcgettext@plt>
  4030d0:	mov	x1, x0
  4030d4:	mov	x0, x24
  4030d8:	bl	402b20 <fprintf@plt>
  4030dc:	ldr	x24, [x20, #8]
  4030e0:	cbnz	w19, 403038 <ferror@plt+0x4c8>
  4030e4:	b	403040 <ferror@plt+0x4d0>
  4030e8:	ldr	x1, [x20, #8]
  4030ec:	bl	402850 <strcmp@plt>
  4030f0:	cmp	w0, #0x0
  4030f4:	cset	w8, eq  // eq = none
  4030f8:	cbz	w8, 4030bc <ferror@plt+0x54c>
  4030fc:	mov	x0, x20
  403100:	bl	404180 <ferror@plt+0x1610>
  403104:	adrp	x2, 419000 <ferror@plt+0x16490>
  403108:	add	x2, x2, #0x410
  40310c:	mov	w0, #0x3                   	// #3
  403110:	mov	w1, #0x1                   	// #1
  403114:	bl	403550 <ferror@plt+0x9e0>
  403118:	adrp	x2, 419000 <ferror@plt+0x16490>
  40311c:	add	x2, x2, #0x4a8
  403120:	mov	w0, #0x14                  	// #20
  403124:	mov	w1, #0x1                   	// #1
  403128:	bl	403550 <ferror@plt+0x9e0>
  40312c:	adrp	x2, 419000 <ferror@plt+0x16490>
  403130:	add	x2, x2, #0x540
  403134:	mov	w0, #0x2                   	// #2
  403138:	mov	w1, #0x1                   	// #1
  40313c:	bl	403550 <ferror@plt+0x9e0>
  403140:	ldr	x19, [x27, #984]
  403144:	adrp	x1, 407000 <ferror@plt+0x4490>
  403148:	add	x1, x1, #0xc98
  40314c:	mov	w2, #0x5                   	// #5
  403150:	mov	x0, xzr
  403154:	bl	402a40 <dcgettext@plt>
  403158:	mov	x1, x0
  40315c:	mov	x0, x19
  403160:	bl	402b20 <fprintf@plt>
  403164:	adrp	x8, 419000 <ferror@plt+0x16490>
  403168:	ldr	w8, [x8, #1808]
  40316c:	cbz	w8, 403190 <ferror@plt+0x620>
  403170:	mov	x0, x21
  403174:	bl	4043e0 <ferror@plt+0x1870>
  403178:	adrp	x1, 407000 <ferror@plt+0x4490>
  40317c:	add	x1, x1, #0xcc4
  403180:	mov	w2, #0x5                   	// #5
  403184:	mov	x0, xzr
  403188:	bl	402a40 <dcgettext@plt>
  40318c:	bl	4029c0 <warnx@plt>
  403190:	mov	w0, wzr
  403194:	bl	402480 <exit@plt>
  403198:	add	x2, sp, #0x80
  40319c:	mov	w3, #0x4                   	// #4
  4031a0:	mov	w0, wzr
  4031a4:	mov	w1, wzr
  4031a8:	str	wzr, [sp, #144]
  4031ac:	bl	402740 <waitid@plt>
  4031b0:	cbz	w0, 4031d0 <ferror@plt+0x660>
  4031b4:	tbz	w0, #31, 4033d8 <ferror@plt+0x868>
  4031b8:	bl	402af0 <__errno_location@plt>
  4031bc:	ldr	w8, [x0]
  4031c0:	cmp	w8, #0x4
  4031c4:	b.eq	403198 <ferror@plt+0x628>  // b.none
  4031c8:	cmp	w8, #0xa
  4031cc:	b.ne	4033d8 <ferror@plt+0x868>  // b.any
  4031d0:	ldur	x19, [x29, #-24]
  4031d4:	sub	x20, x29, #0x18
  4031d8:	cmp	x19, x20
  4031dc:	b.eq	403254 <ferror@plt+0x6e4>  // b.none
  4031e0:	mov	w21, wzr
  4031e4:	mov	w22, #0xffffffff            	// #-1
  4031e8:	b	403204 <ferror@plt+0x694>
  4031ec:	mov	w1, #0xf                   	// #15
  4031f0:	bl	402580 <kill@plt>
  4031f4:	add	w21, w21, #0x1
  4031f8:	ldr	x19, [x19]
  4031fc:	cmp	x19, x20
  403200:	b.eq	403258 <ferror@plt+0x6e8>  // b.none
  403204:	ldr	w8, [x19, #36]
  403208:	tbnz	w8, #31, 4031f8 <ferror@plt+0x688>
  40320c:	ldr	w0, [x19, #44]
  403210:	tbnz	w0, #31, 4031f8 <ferror@plt+0x688>
  403214:	ldr	w8, [sp, #144]
  403218:	cmp	w0, w8
  40321c:	b.ne	4031ec <ferror@plt+0x67c>  // b.any
  403220:	str	w22, [x19, #44]
  403224:	b	4031f8 <ferror@plt+0x688>
  403228:	adrp	x1, 407000 <ferror@plt+0x4490>
  40322c:	add	x1, x1, #0xc6d
  403230:	mov	w2, #0x5                   	// #5
  403234:	bl	402a40 <dcgettext@plt>
  403238:	bl	4029c0 <warnx@plt>
  40323c:	mov	w0, #0x2                   	// #2
  403240:	bl	402710 <sleep@plt>
  403244:	mov	w0, #0x1                   	// #1
  403248:	b	403344 <ferror@plt+0x7d4>
  40324c:	mov	w0, #0x1                   	// #1
  403250:	bl	402480 <exit@plt>
  403254:	mov	w21, wzr
  403258:	mov	x0, sp
  40325c:	bl	4026a0 <sigemptyset@plt>
  403260:	mov	x0, sp
  403264:	mov	w1, #0x11                  	// #17
  403268:	bl	402ab0 <sigaddset@plt>
  40326c:	mov	w22, #0xffffffff            	// #-1
  403270:	b	40327c <ferror@plt+0x70c>
  403274:	mov	w8, #0x1                   	// #1
  403278:	cbnz	w8, 403330 <ferror@plt+0x7c0>
  40327c:	cbz	w21, 403274 <ferror@plt+0x704>
  403280:	add	x2, sp, #0x80
  403284:	mov	w3, #0x5                   	// #5
  403288:	mov	w0, wzr
  40328c:	mov	w1, wzr
  403290:	str	wzr, [sp, #144]
  403294:	bl	402740 <waitid@plt>
  403298:	mov	w19, w0
  40329c:	tbnz	w0, #31, 403310 <ferror@plt+0x7a0>
  4032a0:	cbnz	w19, 4032e8 <ferror@plt+0x778>
  4032a4:	ldr	w8, [sp, #144]
  4032a8:	cmp	w8, #0x1
  4032ac:	b.lt	4032e8 <ferror@plt+0x778>  // b.tstop
  4032b0:	ldur	x9, [x29, #-24]
  4032b4:	b	4032bc <ferror@plt+0x74c>
  4032b8:	ldr	x9, [x9]
  4032bc:	cmp	x9, x20
  4032c0:	b.eq	403328 <ferror@plt+0x7b8>  // b.none
  4032c4:	ldr	w10, [x9, #36]
  4032c8:	tbnz	w10, #31, 4032b8 <ferror@plt+0x748>
  4032cc:	ldr	w10, [x9, #44]
  4032d0:	tbnz	w10, #31, 4032b8 <ferror@plt+0x748>
  4032d4:	cmp	w10, w8
  4032d8:	b.ne	4032b8 <ferror@plt+0x748>  // b.any
  4032dc:	sub	w21, w21, #0x1
  4032e0:	str	w22, [x9, #44]
  4032e4:	b	4032b8 <ferror@plt+0x748>
  4032e8:	mov	x0, sp
  4032ec:	sub	x2, x29, #0x30
  4032f0:	mov	x1, xzr
  4032f4:	bl	402520 <sigtimedwait@plt>
  4032f8:	tbz	w0, #31, 403328 <ferror@plt+0x7b8>
  4032fc:	bl	402af0 <__errno_location@plt>
  403300:	ldr	w8, [x0]
  403304:	cmp	w8, #0xb
  403308:	b.eq	403274 <ferror@plt+0x704>  // b.none
  40330c:	b	403328 <ferror@plt+0x7b8>
  403310:	bl	402af0 <__errno_location@plt>
  403314:	ldr	w8, [x0]
  403318:	cmp	w8, #0xa
  40331c:	b.eq	403274 <ferror@plt+0x704>  // b.none
  403320:	cmp	w8, #0x4
  403324:	b.ne	4032a0 <ferror@plt+0x730>  // b.any
  403328:	mov	w8, wzr
  40332c:	cbz	w8, 40327c <ferror@plt+0x70c>
  403330:	mov	w0, #0x11                  	// #17
  403334:	mov	x1, xzr
  403338:	mov	x2, xzr
  40333c:	bl	403550 <ferror@plt+0x9e0>
  403340:	mov	w0, wzr
  403344:	ldp	x20, x19, [sp, #384]
  403348:	ldp	x22, x21, [sp, #368]
  40334c:	ldp	x24, x23, [sp, #352]
  403350:	ldp	x26, x25, [sp, #336]
  403354:	ldp	x28, x27, [sp, #320]
  403358:	ldp	x29, x30, [sp, #304]
  40335c:	add	sp, sp, #0x190
  403360:	ret
  403364:	adrp	x1, 407000 <ferror@plt+0x4490>
  403368:	add	x1, x1, #0xc0f
  40336c:	mov	w2, #0x5                   	// #5
  403370:	mov	x0, xzr
  403374:	bl	402a40 <dcgettext@plt>
  403378:	adrp	x8, 419000 <ferror@plt+0x16490>
  40337c:	ldr	x1, [x8, #1016]
  403380:	adrp	x2, 407000 <ferror@plt+0x4490>
  403384:	add	x2, x2, #0xc1b
  403388:	bl	402ae0 <printf@plt>
  40338c:	mov	w0, wzr
  403390:	bl	402480 <exit@plt>
  403394:	bl	403414 <ferror@plt+0x8a4>
  403398:	adrp	x1, 407000 <ferror@plt+0x4490>
  40339c:	add	x1, x1, #0xc2d
  4033a0:	b	4033e0 <ferror@plt+0x870>
  4033a4:	bl	402af0 <__errno_location@plt>
  4033a8:	ldr	w8, [x0]
  4033ac:	cbnz	w8, 4033b8 <ferror@plt+0x848>
  4033b0:	mov	w8, #0x2                   	// #2
  4033b4:	str	w8, [x0]
  4033b8:	adrp	x1, 407000 <ferror@plt+0x4490>
  4033bc:	add	x1, x1, #0xc59
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	mov	x0, xzr
  4033c8:	bl	402a40 <dcgettext@plt>
  4033cc:	mov	x1, x0
  4033d0:	mov	w0, #0x1                   	// #1
  4033d4:	bl	402b30 <err@plt>
  4033d8:	adrp	x1, 407000 <ferror@plt+0x4490>
  4033dc:	add	x1, x1, #0xcdc
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	402a40 <dcgettext@plt>
  4033ec:	mov	x1, x0
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	bl	402aa0 <errx@plt>
  4033f8:	stp	x29, x30, [sp, #-16]!
  4033fc:	adrp	x0, 404000 <ferror@plt+0x1490>
  403400:	add	x0, x0, #0x54c
  403404:	mov	x29, sp
  403408:	bl	407a28 <ferror@plt+0x4eb8>
  40340c:	ldp	x29, x30, [sp], #16
  403410:	ret
  403414:	stp	x29, x30, [sp, #-32]!
  403418:	adrp	x8, 419000 <ferror@plt+0x16490>
  40341c:	str	x19, [sp, #16]
  403420:	ldr	x19, [x8, #1008]
  403424:	adrp	x1, 407000 <ferror@plt+0x4490>
  403428:	add	x1, x1, #0xd02
  40342c:	mov	w2, #0x5                   	// #5
  403430:	mov	x0, xzr
  403434:	mov	x29, sp
  403438:	bl	402a40 <dcgettext@plt>
  40343c:	mov	x1, x19
  403440:	bl	402470 <fputs@plt>
  403444:	adrp	x1, 407000 <ferror@plt+0x4490>
  403448:	add	x1, x1, #0xd0b
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	402a40 <dcgettext@plt>
  403458:	adrp	x8, 419000 <ferror@plt+0x16490>
  40345c:	ldr	x2, [x8, #1016]
  403460:	mov	x1, x0
  403464:	mov	x0, x19
  403468:	bl	402b20 <fprintf@plt>
  40346c:	mov	w0, #0xa                   	// #10
  403470:	mov	x1, x19
  403474:	bl	402570 <fputc@plt>
  403478:	adrp	x1, 407000 <ferror@plt+0x4490>
  40347c:	add	x1, x1, #0xd27
  403480:	mov	w2, #0x5                   	// #5
  403484:	mov	x0, xzr
  403488:	bl	402a40 <dcgettext@plt>
  40348c:	mov	x1, x19
  403490:	bl	402470 <fputs@plt>
  403494:	adrp	x1, 407000 <ferror@plt+0x4490>
  403498:	add	x1, x1, #0xd3b
  40349c:	mov	w2, #0x5                   	// #5
  4034a0:	mov	x0, xzr
  4034a4:	bl	402a40 <dcgettext@plt>
  4034a8:	mov	x1, x19
  4034ac:	bl	402470 <fputs@plt>
  4034b0:	adrp	x1, 407000 <ferror@plt+0x4490>
  4034b4:	add	x1, x1, #0xd46
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	mov	x0, xzr
  4034c0:	bl	402a40 <dcgettext@plt>
  4034c4:	mov	x1, x19
  4034c8:	bl	402470 <fputs@plt>
  4034cc:	mov	w0, #0xa                   	// #10
  4034d0:	mov	x1, x19
  4034d4:	bl	402570 <fputc@plt>
  4034d8:	adrp	x1, 407000 <ferror@plt+0x4490>
  4034dc:	add	x1, x1, #0xe2f
  4034e0:	mov	w2, #0x5                   	// #5
  4034e4:	mov	x0, xzr
  4034e8:	bl	402a40 <dcgettext@plt>
  4034ec:	adrp	x1, 407000 <ferror@plt+0x4490>
  4034f0:	mov	x19, x0
  4034f4:	add	x1, x1, #0xe50
  4034f8:	mov	w2, #0x5                   	// #5
  4034fc:	mov	x0, xzr
  403500:	bl	402a40 <dcgettext@plt>
  403504:	mov	x4, x0
  403508:	adrp	x0, 407000 <ferror@plt+0x4490>
  40350c:	adrp	x1, 407000 <ferror@plt+0x4490>
  403510:	adrp	x3, 407000 <ferror@plt+0x4490>
  403514:	add	x0, x0, #0xe12
  403518:	add	x1, x1, #0xe23
  40351c:	add	x3, x3, #0xe41
  403520:	mov	x2, x19
  403524:	bl	402ae0 <printf@plt>
  403528:	adrp	x1, 407000 <ferror@plt+0x4490>
  40352c:	add	x1, x1, #0xe60
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x0, xzr
  403538:	bl	402a40 <dcgettext@plt>
  40353c:	adrp	x1, 407000 <ferror@plt+0x4490>
  403540:	add	x1, x1, #0xe7b
  403544:	bl	402ae0 <printf@plt>
  403548:	mov	w0, wzr
  40354c:	bl	402480 <exit@plt>
  403550:	sub	sp, sp, #0xc0
  403554:	add	x8, sp, #0x8
  403558:	stp	x20, x19, [sp, #176]
  40355c:	mov	w20, w0
  403560:	add	x0, x8, #0x8
  403564:	stp	x29, x30, [sp, #160]
  403568:	add	x29, sp, #0xa0
  40356c:	mov	x19, x2
  403570:	str	x1, [sp, #8]
  403574:	bl	4026a0 <sigemptyset@plt>
  403578:	add	x1, sp, #0x8
  40357c:	mov	w0, w20
  403580:	mov	x2, x19
  403584:	str	wzr, [sp, #144]
  403588:	bl	402790 <sigaction@plt>
  40358c:	ldp	x20, x19, [sp, #176]
  403590:	ldp	x29, x30, [sp, #160]
  403594:	add	sp, sp, #0xc0
  403598:	ret
  40359c:	ldr	x8, [x0]
  4035a0:	cmp	x8, x0
  4035a4:	cset	w0, eq  // eq = none
  4035a8:	ret
  4035ac:	sub	sp, sp, #0x50
  4035b0:	stp	x20, x19, [sp, #64]
  4035b4:	adrp	x20, 407000 <ferror@plt+0x4490>
  4035b8:	add	x20, x20, #0xee8
  4035bc:	stp	x22, x21, [sp, #48]
  4035c0:	mov	w21, w0
  4035c4:	mov	x0, x20
  4035c8:	stp	x29, x30, [sp, #16]
  4035cc:	stp	x24, x23, [sp, #32]
  4035d0:	add	x29, sp, #0x10
  4035d4:	bl	402700 <getpwnam@plt>
  4035d8:	mov	x19, x0
  4035dc:	cbz	x0, 40360c <ferror@plt+0xa9c>
  4035e0:	ldr	x0, [x19, #8]
  4035e4:	adrp	x1, 407000 <ferror@plt+0x4490>
  4035e8:	add	x1, x1, #0xbdb
  4035ec:	bl	402850 <strcmp@plt>
  4035f0:	cbnz	w0, 40360c <ferror@plt+0xa9c>
  4035f4:	adrp	x0, 407000 <ferror@plt+0x4490>
  4035f8:	add	x0, x0, #0xee8
  4035fc:	bl	402730 <getspnam@plt>
  403600:	cbz	x0, 40360c <ferror@plt+0xa9c>
  403604:	ldr	x8, [x0, #8]
  403608:	str	x8, [x19, #8]
  40360c:	cbz	w21, 4038b0 <ferror@plt+0xd40>
  403610:	cbnz	x19, 4038b0 <ferror@plt+0xd40>
  403614:	adrp	x19, 419000 <ferror@plt+0x16490>
  403618:	adrp	x8, 407000 <ferror@plt+0x4490>
  40361c:	adrp	x9, 407000 <ferror@plt+0x4490>
  403620:	adrp	x10, 407000 <ferror@plt+0x4490>
  403624:	adrp	x0, 407000 <ferror@plt+0x4490>
  403628:	adrp	x1, 407000 <ferror@plt+0x4490>
  40362c:	add	x19, x19, #0x718
  403630:	add	x8, x8, #0xcb1
  403634:	add	x9, x9, #0xe86
  403638:	add	x10, x10, #0xe91
  40363c:	add	x0, x0, #0xe93
  403640:	add	x1, x1, #0xe8f
  403644:	stp	x20, x8, [x19]
  403648:	stp	x10, x8, [x19, #32]
  40364c:	stp	xzr, x9, [x19, #16]
  403650:	bl	402630 <fopen@plt>
  403654:	cbz	x0, 403868 <ferror@plt+0xcf8>
  403658:	mov	w24, #0x6f72                	// #28530
  40365c:	adrp	x21, 419000 <ferror@plt+0x16490>
  403660:	mov	x20, x0
  403664:	movk	w24, #0x746f, lsl #16
  403668:	add	x21, x21, #0x748
  40366c:	mov	w22, #0x3a                  	// #58
  403670:	mov	w1, #0x4000                	// #16384
  403674:	mov	x0, x21
  403678:	mov	x2, x20
  40367c:	bl	402540 <fgets_unlocked@plt>
  403680:	str	x0, [sp, #8]
  403684:	cbz	x0, 403738 <ferror@plt+0xbc8>
  403688:	ldr	w8, [x21]
  40368c:	ldrb	w9, [x21, #4]
  403690:	eor	w8, w8, w24
  403694:	eor	w9, w9, w22
  403698:	orr	w8, w8, w9
  40369c:	cbnz	w8, 403670 <ferror@plt+0xb00>
  4036a0:	adrp	x22, 407000 <ferror@plt+0x4490>
  4036a4:	add	x22, x22, #0xeb2
  4036a8:	add	x8, x0, #0x5
  4036ac:	add	x0, sp, #0x8
  4036b0:	mov	x1, x22
  4036b4:	str	x8, [sp, #8]
  4036b8:	bl	402830 <strsep@plt>
  4036bc:	adrp	x23, 419000 <ferror@plt+0x16490>
  4036c0:	add	x23, x23, #0x720
  4036c4:	mov	x1, x0
  4036c8:	mov	x0, x23
  4036cc:	bl	404634 <ferror@plt+0x1ac4>
  4036d0:	add	x0, sp, #0x8
  4036d4:	mov	x1, x22
  4036d8:	bl	402830 <strsep@plt>
  4036dc:	add	x0, sp, #0x8
  4036e0:	mov	x1, x22
  4036e4:	bl	402830 <strsep@plt>
  4036e8:	add	x0, sp, #0x8
  4036ec:	mov	x1, x22
  4036f0:	bl	402830 <strsep@plt>
  4036f4:	mov	x1, x0
  4036f8:	add	x0, x23, #0x10
  4036fc:	bl	404634 <ferror@plt+0x1ac4>
  403700:	add	x0, sp, #0x8
  403704:	mov	x1, x22
  403708:	bl	402830 <strsep@plt>
  40370c:	mov	x1, x0
  403710:	add	x0, x23, #0x18
  403714:	bl	404634 <ferror@plt+0x1ac4>
  403718:	adrp	x1, 407000 <ferror@plt+0x4490>
  40371c:	add	x1, x1, #0xcb0
  403720:	add	x0, sp, #0x8
  403724:	bl	402830 <strsep@plt>
  403728:	mov	x1, x0
  40372c:	add	x0, x23, #0x20
  403730:	bl	404634 <ferror@plt+0x1ac4>
  403734:	str	x21, [sp, #8]
  403738:	mov	x0, x20
  40373c:	bl	402610 <fclose@plt>
  403740:	ldr	x8, [sp, #8]
  403744:	cbz	x8, 403888 <ferror@plt+0xd18>
  403748:	ldr	x0, [x19, #8]
  40374c:	bl	404640 <ferror@plt+0x1ad0>
  403750:	cbnz	w0, 4038b0 <ferror@plt+0xd40>
  403754:	adrp	x22, 419000 <ferror@plt+0x16490>
  403758:	ldr	x8, [x22, #1824]
  40375c:	adrp	x0, 407000 <ferror@plt+0x4490>
  403760:	adrp	x1, 407000 <ferror@plt+0x4490>
  403764:	add	x0, x0, #0xecb
  403768:	add	x1, x1, #0xe8f
  40376c:	strb	wzr, [x8]
  403770:	bl	402630 <fopen@plt>
  403774:	cbz	x0, 403868 <ferror@plt+0xcf8>
  403778:	adrp	x21, 41d000 <__progname@@GLIBC_2.17+0x3c08>
  40377c:	mov	x20, x0
  403780:	add	x21, x21, #0x748
  403784:	mov	w23, #0x3a                  	// #58
  403788:	mov	w1, #0x4000                	// #16384
  40378c:	mov	x0, x21
  403790:	mov	x2, x20
  403794:	bl	402540 <fgets_unlocked@plt>
  403798:	str	x0, [sp, #8]
  40379c:	cbz	x0, 4037e0 <ferror@plt+0xc70>
  4037a0:	ldr	w8, [x21]
  4037a4:	ldrb	w9, [x21, #4]
  4037a8:	eor	w8, w8, w24
  4037ac:	eor	w9, w9, w23
  4037b0:	orr	w8, w8, w9
  4037b4:	cbnz	w8, 403788 <ferror@plt+0xc18>
  4037b8:	adrp	x1, 407000 <ferror@plt+0x4490>
  4037bc:	add	x8, x0, #0x5
  4037c0:	add	x1, x1, #0xeb2
  4037c4:	add	x0, sp, #0x8
  4037c8:	str	x8, [sp, #8]
  4037cc:	bl	402830 <strsep@plt>
  4037d0:	mov	x1, x0
  4037d4:	adrp	x0, 419000 <ferror@plt+0x16490>
  4037d8:	add	x0, x0, #0x720
  4037dc:	bl	404634 <ferror@plt+0x1ac4>
  4037e0:	mov	x0, x20
  4037e4:	bl	402610 <fclose@plt>
  4037e8:	ldr	x8, [sp, #8]
  4037ec:	cbnz	x8, 403818 <ferror@plt+0xca8>
  4037f0:	adrp	x1, 407000 <ferror@plt+0x4490>
  4037f4:	add	x1, x1, #0xed7
  4037f8:	mov	w2, #0x5                   	// #5
  4037fc:	mov	x0, xzr
  403800:	bl	402a40 <dcgettext@plt>
  403804:	adrp	x1, 407000 <ferror@plt+0x4490>
  403808:	add	x1, x1, #0xecb
  40380c:	bl	4029c0 <warnx@plt>
  403810:	ldr	x8, [x22, #1824]
  403814:	strb	wzr, [x8]
  403818:	ldr	x20, [x19, #8]
  40381c:	mov	x0, x20
  403820:	bl	403d20 <ferror@plt+0x11b0>
  403824:	cbnz	w0, 4038b0 <ferror@plt+0xd40>
  403828:	mov	x0, x20
  40382c:	bl	404640 <ferror@plt+0x1ad0>
  403830:	adrp	x19, 419000 <ferror@plt+0x16490>
  403834:	add	x19, x19, #0x718
  403838:	cbnz	w0, 4038b0 <ferror@plt+0xd40>
  40383c:	adrp	x1, 407000 <ferror@plt+0x4490>
  403840:	add	x1, x1, #0xeed
  403844:	mov	w2, #0x5                   	// #5
  403848:	mov	x0, xzr
  40384c:	bl	402a40 <dcgettext@plt>
  403850:	adrp	x1, 407000 <ferror@plt+0x4490>
  403854:	add	x1, x1, #0xecb
  403858:	bl	4029c0 <warnx@plt>
  40385c:	ldr	x8, [x19, #8]
  403860:	strb	wzr, [x8]
  403864:	b	4038b0 <ferror@plt+0xd40>
  403868:	adrp	x1, 407000 <ferror@plt+0x4490>
  40386c:	add	x1, x1, #0xe9f
  403870:	mov	w2, #0x5                   	// #5
  403874:	bl	402a40 <dcgettext@plt>
  403878:	adrp	x1, 407000 <ferror@plt+0x4490>
  40387c:	add	x1, x1, #0xe93
  403880:	bl	402860 <warn@plt>
  403884:	b	4038a8 <ferror@plt+0xd38>
  403888:	adrp	x1, 407000 <ferror@plt+0x4490>
  40388c:	add	x1, x1, #0xeb4
  403890:	mov	w2, #0x5                   	// #5
  403894:	mov	x0, xzr
  403898:	bl	402a40 <dcgettext@plt>
  40389c:	adrp	x1, 407000 <ferror@plt+0x4490>
  4038a0:	add	x1, x1, #0xe93
  4038a4:	bl	4029c0 <warnx@plt>
  4038a8:	adrp	x19, 419000 <ferror@plt+0x16490>
  4038ac:	add	x19, x19, #0x718
  4038b0:	mov	x0, x19
  4038b4:	ldp	x20, x19, [sp, #64]
  4038b8:	ldp	x22, x21, [sp, #48]
  4038bc:	ldp	x24, x23, [sp, #32]
  4038c0:	ldp	x29, x30, [sp, #16]
  4038c4:	add	sp, sp, #0x50
  4038c8:	ret
  4038cc:	sub	sp, sp, #0x80
  4038d0:	stp	x29, x30, [sp, #80]
  4038d4:	add	x29, sp, #0x50
  4038d8:	stp	x22, x21, [sp, #96]
  4038dc:	stp	x20, x19, [sp, #112]
  4038e0:	stur	wzr, [x29, #-4]
  4038e4:	ldr	w19, [x0, #36]
  4038e8:	mov	x21, x0
  4038ec:	add	x20, x0, #0x44
  4038f0:	mov	w0, #0x50                  	// #80
  4038f4:	bl	4075b8 <ferror@plt+0x4a48>
  4038f8:	mov	w22, w0
  4038fc:	cbz	w0, 403908 <ferror@plt+0xd98>
  403900:	mov	w0, #0x51                  	// #81
  403904:	bl	4075b8 <ferror@plt+0x4a48>
  403908:	cbz	w22, 40395c <ferror@plt+0xdec>
  40390c:	mov	w22, #0xffffffe2            	// #-30
  403910:	movi	v0.2d, #0x0
  403914:	add	x2, sp, #0x10
  403918:	mov	w1, #0x5456                	// #21590
  40391c:	mov	w0, w19
  403920:	stur	q0, [sp, #60]
  403924:	stp	q0, q0, [sp, #32]
  403928:	str	q0, [sp, #16]
  40392c:	bl	402b40 <ioctl@plt>
  403930:	tbnz	w0, #31, 40395c <ferror@plt+0xdec>
  403934:	ldp	w8, w9, [sp, #16]
  403938:	ldp	w10, w11, [sp, #24]
  40393c:	orr	w8, w8, w9
  403940:	orr	w8, w8, w10
  403944:	orr	w8, w8, w11
  403948:	cbz	w8, 40395c <ferror@plt+0xdec>
  40394c:	mov	w0, #0x1                   	// #1
  403950:	bl	402710 <sleep@plt>
  403954:	adds	w22, w22, #0x1
  403958:	b.cc	403910 <ferror@plt+0xda0>  // b.lo, b.ul, b.last
  40395c:	movi	v0.2d, #0x0
  403960:	add	x2, sp, #0x10
  403964:	mov	w1, #0x5457                	// #21591
  403968:	mov	w0, w19
  40396c:	stur	q0, [sp, #60]
  403970:	stp	q0, q0, [sp, #32]
  403974:	str	q0, [sp, #16]
  403978:	bl	402b40 <ioctl@plt>
  40397c:	bl	402af0 <__errno_location@plt>
  403980:	mov	x22, x0
  403984:	str	wzr, [x0]
  403988:	mov	w0, w19
  40398c:	mov	x1, x20
  403990:	bl	4025f0 <tcgetattr@plt>
  403994:	tbnz	w0, #31, 4039e8 <ferror@plt+0xe78>
  403998:	sub	x2, x29, #0x4
  40399c:	mov	w1, #0x4b44                	// #19268
  4039a0:	mov	w0, w19
  4039a4:	bl	402b40 <ioctl@plt>
  4039a8:	tbnz	w0, #31, 403a10 <ferror@plt+0xea0>
  4039ac:	ldur	w8, [x29, #-4]
  4039b0:	adrp	x9, 407000 <ferror@plt+0x4490>
  4039b4:	adrp	x10, 407000 <ferror@plt+0x4490>
  4039b8:	add	x9, x9, #0xf24
  4039bc:	add	x10, x10, #0xf2a
  4039c0:	cmp	w8, #0x3
  4039c4:	cset	w8, eq  // eq = none
  4039c8:	csel	x1, x10, x9, eq  // eq = none
  4039cc:	mov	w0, wzr
  4039d0:	lsl	w21, w8, #2
  4039d4:	bl	402b50 <setlocale@plt>
  4039d8:	mov	x0, x20
  4039dc:	mov	w1, w21
  4039e0:	bl	4047c8 <ferror@plt+0x1c58>
  4039e4:	b	403aec <ferror@plt+0xf7c>
  4039e8:	adrp	x1, 407000 <ferror@plt+0x4490>
  4039ec:	add	x1, x1, #0xf13
  4039f0:	mov	w2, #0x5                   	// #5
  4039f4:	mov	x0, xzr
  4039f8:	bl	402a40 <dcgettext@plt>
  4039fc:	bl	402860 <warn@plt>
  403a00:	ldr	w8, [x21, #32]
  403a04:	orr	w8, w8, #0x2
  403a08:	str	w8, [x21, #32]
  403a0c:	b	403b40 <ferror@plt+0xfd0>
  403a10:	str	wzr, [x22]
  403a14:	ldr	w8, [x21, #32]
  403a18:	mov	w1, #0x2                   	// #2
  403a1c:	mov	w0, w19
  403a20:	orr	w8, w8, #0x1
  403a24:	str	w8, [x21, #32]
  403a28:	bl	402410 <tcflush@plt>
  403a2c:	mov	x0, x20
  403a30:	bl	402a10 <cfgetispeed@plt>
  403a34:	mov	w22, w0
  403a38:	mov	x0, x20
  403a3c:	bl	4024f0 <cfgetospeed@plt>
  403a40:	ldp	w10, w9, [x21, #72]
  403a44:	cmp	w22, #0x0
  403a48:	mov	w8, #0xd                   	// #13
  403a4c:	csel	w1, w8, w22, eq  // eq = none
  403a50:	cmp	w0, #0x0
  403a54:	csel	w22, w8, w0, eq  // eq = none
  403a58:	mov	w8, #0x5                   	// #5
  403a5c:	and	w8, w10, w8
  403a60:	mov	w10, #0x4b0                 	// #1200
  403a64:	and	w9, w9, #0x800
  403a68:	orr	w9, w9, w10
  403a6c:	mov	x0, x20
  403a70:	stp	wzr, w8, [x21, #68]
  403a74:	stp	w9, wzr, [x21, #76]
  403a78:	bl	402a70 <cfsetispeed@plt>
  403a7c:	mov	x0, x20
  403a80:	mov	w1, w22
  403a84:	bl	4025c0 <cfsetospeed@plt>
  403a88:	mov	w8, #0x100                 	// #256
  403a8c:	add	x2, sp, #0x8
  403a90:	mov	w1, #0x5413                	// #21523
  403a94:	mov	w0, w19
  403a98:	strb	wzr, [x21, #84]
  403a9c:	strh	w8, [x21, #90]
  403aa0:	bl	402b40 <ioctl@plt>
  403aa4:	cbnz	w0, 403adc <ferror@plt+0xf6c>
  403aa8:	ldrh	w8, [sp, #8]
  403aac:	cbz	w8, 403b54 <ferror@plt+0xfe4>
  403ab0:	mov	w8, wzr
  403ab4:	ldrh	w9, [sp, #10]
  403ab8:	cbnz	w9, 403ac8 <ferror@plt+0xf58>
  403abc:	mov	w8, #0x50                  	// #80
  403ac0:	strh	w8, [sp, #10]
  403ac4:	mov	w8, #0x1                   	// #1
  403ac8:	cbz	w8, 403adc <ferror@plt+0xf6c>
  403acc:	add	x2, sp, #0x8
  403ad0:	mov	w1, #0x5414                	// #21524
  403ad4:	mov	w0, w19
  403ad8:	bl	402b40 <ioctl@plt>
  403adc:	adrp	x1, 407000 <ferror@plt+0x4490>
  403ae0:	add	x1, x1, #0xf24
  403ae4:	mov	w0, wzr
  403ae8:	bl	402b50 <setlocale@plt>
  403aec:	mov	w0, w19
  403af0:	mov	w1, wzr
  403af4:	mov	x2, x20
  403af8:	bl	4029f0 <tcsetattr@plt>
  403afc:	cbz	w0, 403b18 <ferror@plt+0xfa8>
  403b00:	adrp	x1, 407000 <ferror@plt+0x4490>
  403b04:	add	x1, x1, #0xf32
  403b08:	mov	w2, #0x5                   	// #5
  403b0c:	mov	x0, xzr
  403b10:	bl	402a40 <dcgettext@plt>
  403b14:	bl	402860 <warn@plt>
  403b18:	mov	w1, #0x3                   	// #3
  403b1c:	mov	w0, w19
  403b20:	mov	w2, wzr
  403b24:	bl	402950 <fcntl@plt>
  403b28:	cmn	w0, #0x1
  403b2c:	b.eq	403b40 <ferror@plt+0xfd0>  // b.none
  403b30:	and	w2, w0, #0xfffff7ff
  403b34:	mov	w1, #0x4                   	// #4
  403b38:	mov	w0, w19
  403b3c:	bl	402950 <fcntl@plt>
  403b40:	ldp	x20, x19, [sp, #112]
  403b44:	ldp	x22, x21, [sp, #96]
  403b48:	ldp	x29, x30, [sp, #80]
  403b4c:	add	sp, sp, #0x80
  403b50:	ret
  403b54:	mov	w8, #0x18                  	// #24
  403b58:	strh	w8, [sp, #8]
  403b5c:	mov	w8, #0x1                   	// #1
  403b60:	ldrh	w9, [sp, #10]
  403b64:	cbnz	w9, 403ac8 <ferror@plt+0xf58>
  403b68:	b	403abc <ferror@plt+0xf4c>
  403b6c:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c08>
  403b70:	ldr	w9, [x8, #1864]
  403b74:	add	w9, w9, #0x1
  403b78:	str	w9, [x8, #1864]
  403b7c:	ret
  403b80:	stp	x29, x30, [sp, #-64]!
  403b84:	stp	x24, x23, [sp, #16]
  403b88:	stp	x22, x21, [sp, #32]
  403b8c:	stp	x20, x19, [sp, #48]
  403b90:	ldr	w20, [x0, #36]
  403b94:	mov	x29, sp
  403b98:	mov	x19, x0
  403b9c:	bl	402620 <getpid@plt>
  403ba0:	mov	w23, w0
  403ba4:	mov	w0, wzr
  403ba8:	bl	4024d0 <getpgid@plt>
  403bac:	mov	w24, w0
  403bb0:	bl	402690 <getppid@plt>
  403bb4:	bl	4024d0 <getpgid@plt>
  403bb8:	mov	w21, w0
  403bbc:	mov	w0, w20
  403bc0:	bl	4027b0 <tcgetpgrp@plt>
  403bc4:	ldrb	w8, [x19, #32]
  403bc8:	tbnz	w8, #1, 403d0c <ferror@plt+0x119c>
  403bcc:	mov	w22, w0
  403bd0:	cmp	w24, w0
  403bd4:	b.eq	403ca0 <ferror@plt+0x1130>  // b.none
  403bd8:	cmp	w21, w22
  403bdc:	b.eq	403ca0 <ferror@plt+0x1130>  // b.none
  403be0:	mov	w0, wzr
  403be4:	bl	402460 <getsid@plt>
  403be8:	cmp	w23, w0
  403bec:	b.eq	403c18 <ferror@plt+0x10a8>  // b.none
  403bf0:	mov	w0, wzr
  403bf4:	bl	4024d0 <getpgid@plt>
  403bf8:	cmp	w23, w0
  403bfc:	b.ne	403c14 <ferror@plt+0x10a4>  // b.any
  403c00:	bl	402690 <getppid@plt>
  403c04:	bl	4024d0 <getpgid@plt>
  403c08:	mov	w1, w0
  403c0c:	mov	w0, wzr
  403c10:	bl	4028a0 <setpgid@plt>
  403c14:	bl	402a30 <setsid@plt>
  403c18:	adrp	x2, 419000 <ferror@plt+0x16490>
  403c1c:	add	x2, x2, #0x5d8
  403c20:	mov	w0, #0x1                   	// #1
  403c24:	mov	w1, #0x1                   	// #1
  403c28:	bl	403550 <ferror@plt+0x9e0>
  403c2c:	cmp	w22, #0x1
  403c30:	b.lt	403c44 <ferror@plt+0x10d4>  // b.tstop
  403c34:	mov	w1, #0x5422                	// #21538
  403c38:	mov	w2, #0x1                   	// #1
  403c3c:	mov	w0, wzr
  403c40:	bl	402b40 <ioctl@plt>
  403c44:	adrp	x1, 419000 <ferror@plt+0x16490>
  403c48:	add	x1, x1, #0x5d8
  403c4c:	mov	w0, #0x1                   	// #1
  403c50:	bl	4048c0 <ferror@plt+0x1d50>
  403c54:	cmp	w20, #0x1
  403c58:	b.lt	403c64 <ferror@plt+0x10f4>  // b.tstop
  403c5c:	mov	w0, wzr
  403c60:	bl	402780 <close@plt>
  403c64:	cmp	w20, #0x1
  403c68:	b.le	403c74 <ferror@plt+0x1104>
  403c6c:	mov	w0, #0x1                   	// #1
  403c70:	bl	402780 <close@plt>
  403c74:	cmp	w20, #0x3
  403c78:	b.lt	403c84 <ferror@plt+0x1114>  // b.tstop
  403c7c:	mov	w0, #0x2                   	// #2
  403c80:	bl	402780 <close@plt>
  403c84:	mov	w1, #0x540e                	// #21518
  403c88:	mov	w2, #0x1                   	// #1
  403c8c:	mov	w0, w20
  403c90:	bl	402b40 <ioctl@plt>
  403c94:	mov	w0, w20
  403c98:	mov	w1, w21
  403c9c:	bl	4024a0 <tcsetpgrp@plt>
  403ca0:	mov	w0, w20
  403ca4:	mov	w1, wzr
  403ca8:	bl	402a80 <dup2@plt>
  403cac:	mov	w1, #0x1                   	// #1
  403cb0:	mov	w0, w20
  403cb4:	mov	w21, #0x1                   	// #1
  403cb8:	bl	402a80 <dup2@plt>
  403cbc:	mov	w1, #0x2                   	// #2
  403cc0:	mov	w0, w20
  403cc4:	bl	402a80 <dup2@plt>
  403cc8:	str	wzr, [x19, #36]
  403ccc:	mov	w19, #0x3                   	// #3
  403cd0:	adrp	x20, 419000 <ferror@plt+0x16490>
  403cd4:	b	403ce4 <ferror@plt+0x1174>
  403cd8:	add	w19, w19, #0x1
  403cdc:	cmp	w19, #0x20
  403ce0:	b.eq	403d0c <ferror@plt+0x119c>  // b.none
  403ce4:	ldr	w8, [x20, #1648]
  403ce8:	lsl	w22, w21, w19
  403cec:	tst	w8, w22
  403cf0:	b.eq	403cd8 <ferror@plt+0x1168>  // b.none
  403cf4:	mov	w0, w19
  403cf8:	bl	402780 <close@plt>
  403cfc:	ldr	w8, [x20, #1648]
  403d00:	bic	w8, w8, w22
  403d04:	str	w8, [x20, #1648]
  403d08:	b	403cd8 <ferror@plt+0x1168>
  403d0c:	ldp	x20, x19, [sp, #48]
  403d10:	ldp	x22, x21, [sp, #32]
  403d14:	ldp	x24, x23, [sp, #16]
  403d18:	ldp	x29, x30, [sp], #64
  403d1c:	ret
  403d20:	cbz	x0, 403d40 <ferror@plt+0x11d0>
  403d24:	ldrb	w8, [x0]
  403d28:	mov	w0, #0x1                   	// #1
  403d2c:	cmp	w8, #0x21
  403d30:	b.eq	403d3c <ferror@plt+0x11cc>  // b.none
  403d34:	cmp	w8, #0x2a
  403d38:	b.ne	403d40 <ferror@plt+0x11d0>  // b.any
  403d3c:	ret
  403d40:	mov	w0, wzr
  403d44:	ret
  403d48:	sub	sp, sp, #0x70
  403d4c:	stp	x29, x30, [sp, #64]
  403d50:	stp	x20, x19, [sp, #96]
  403d54:	ldrb	w8, [x1, #32]
  403d58:	str	x21, [sp, #80]
  403d5c:	mov	w21, w2
  403d60:	mov	x19, x1
  403d64:	mov	x20, x0
  403d68:	add	x29, sp, #0x40
  403d6c:	tbz	w8, #0, 403dac <ferror@plt+0x123c>
  403d70:	ldur	q0, [x19, #68]
  403d74:	ldur	q1, [x19, #84]
  403d78:	ldur	q2, [x19, #100]
  403d7c:	ldr	q3, [x19, #112]
  403d80:	mov	w9, #0x5                   	// #5
  403d84:	stp	q0, q1, [sp]
  403d88:	ldr	w8, [sp, #4]
  403d8c:	stur	q3, [sp, #44]
  403d90:	str	q2, [sp, #32]
  403d94:	mov	x2, sp
  403d98:	orr	w8, w8, w9
  403d9c:	str	w8, [sp, #4]
  403da0:	ldr	w0, [x19, #36]
  403da4:	mov	w1, #0x1                   	// #1
  403da8:	bl	4029f0 <tcsetattr@plt>
  403dac:	ldr	x8, [x19, #24]
  403db0:	cbnz	x8, 403dcc <ferror@plt+0x125c>
  403db4:	ldr	w0, [x19, #36]
  403db8:	adrp	x1, 407000 <ferror@plt+0x4490>
  403dbc:	add	x1, x1, #0xf43
  403dc0:	bl	4026f0 <fdopen@plt>
  403dc4:	str	x0, [x19, #24]
  403dc8:	cbz	x0, 403e4c <ferror@plt+0x12dc>
  403dcc:	cbz	w21, 403ddc <ferror@plt+0x126c>
  403dd0:	adrp	x1, 407000 <ferror@plt+0x4490>
  403dd4:	add	x1, x1, #0xf46
  403dd8:	b	403e28 <ferror@plt+0x12b8>
  403ddc:	ldrb	w8, [x20]
  403de0:	cbz	w8, 403df0 <ferror@plt+0x1280>
  403de4:	mov	x0, x20
  403de8:	bl	403d20 <ferror@plt+0x11b0>
  403dec:	cbz	w0, 403dfc <ferror@plt+0x128c>
  403df0:	adrp	x1, 407000 <ferror@plt+0x4490>
  403df4:	add	x1, x1, #0xfeb
  403df8:	b	403e04 <ferror@plt+0x1294>
  403dfc:	adrp	x1, 407000 <ferror@plt+0x4490>
  403e00:	add	x1, x1, #0xfc7
  403e04:	ldr	x20, [x19, #24]
  403e08:	mov	w2, #0x5                   	// #5
  403e0c:	mov	x0, xzr
  403e10:	bl	402a40 <dcgettext@plt>
  403e14:	mov	x1, x0
  403e18:	mov	x0, x20
  403e1c:	bl	402b20 <fprintf@plt>
  403e20:	adrp	x1, 408000 <ferror@plt+0x5490>
  403e24:	add	x1, x1, #0x8
  403e28:	ldr	x20, [x19, #24]
  403e2c:	mov	w2, #0x5                   	// #5
  403e30:	mov	x0, xzr
  403e34:	bl	402a40 <dcgettext@plt>
  403e38:	mov	x1, x0
  403e3c:	mov	x0, x20
  403e40:	bl	402b20 <fprintf@plt>
  403e44:	ldr	x0, [x19, #24]
  403e48:	bl	402970 <fflush@plt>
  403e4c:	ldrb	w8, [x19, #32]
  403e50:	tbz	w8, #0, 403e64 <ferror@plt+0x12f4>
  403e54:	ldr	w0, [x19, #36]
  403e58:	add	x2, x19, #0x44
  403e5c:	mov	w1, #0x1                   	// #1
  403e60:	bl	4029f0 <tcsetattr@plt>
  403e64:	ldp	x20, x19, [sp, #96]
  403e68:	ldr	x21, [sp, #80]
  403e6c:	ldp	x29, x30, [sp, #64]
  403e70:	add	sp, sp, #0x70
  403e74:	ret
  403e78:	sub	sp, sp, #0x150
  403e7c:	stp	x29, x30, [sp, #240]
  403e80:	stp	x28, x27, [sp, #256]
  403e84:	stp	x26, x25, [sp, #272]
  403e88:	stp	x24, x23, [sp, #288]
  403e8c:	stp	x22, x21, [sp, #304]
  403e90:	stp	x20, x19, [sp, #320]
  403e94:	ldrb	w8, [x0, #32]
  403e98:	adrp	x23, 421000 <__progname@@GLIBC_2.17+0x7c08>
  403e9c:	add	x23, x23, #0x74c
  403ea0:	mov	x22, x23
  403ea4:	add	x29, sp, #0xf0
  403ea8:	tbnz	w8, #1, 403f9c <ferror@plt+0x142c>
  403eac:	ldur	q0, [x0, #68]
  403eb0:	ldur	q1, [x0, #84]
  403eb4:	ldr	w20, [x0, #36]
  403eb8:	ldur	q2, [x0, #100]
  403ebc:	ldr	q3, [x0, #112]
  403ec0:	stp	q0, q1, [sp, #16]
  403ec4:	ldr	w8, [sp, #28]
  403ec8:	ldr	w9, [sp, #16]
  403ecc:	mov	w10, #0xfffffe86            	// #-378
  403ed0:	mov	x19, x0
  403ed4:	and	w8, w8, w10
  403ed8:	and	w9, w9, #0xffffe1ff
  403edc:	add	x2, sp, #0x10
  403ee0:	mov	w1, #0x2                   	// #2
  403ee4:	mov	w0, w20
  403ee8:	stur	q3, [sp, #60]
  403eec:	str	q2, [sp, #48]
  403ef0:	str	w9, [sp, #16]
  403ef4:	str	w8, [sp, #28]
  403ef8:	bl	4029f0 <tcsetattr@plt>
  403efc:	add	x8, sp, #0x50
  403f00:	mov	w21, w0
  403f04:	add	x0, x8, #0x8
  403f08:	bl	4026a0 <sigemptyset@plt>
  403f0c:	adrp	x8, 404000 <ferror@plt+0x1490>
  403f10:	add	x8, x8, #0x8d8
  403f14:	add	x1, sp, #0x50
  403f18:	mov	w0, #0xe                   	// #14
  403f1c:	mov	x2, xzr
  403f20:	str	x8, [sp, #80]
  403f24:	str	wzr, [sp, #216]
  403f28:	bl	402790 <sigaction@plt>
  403f2c:	adrp	x8, 419000 <ferror@plt+0x16490>
  403f30:	ldr	w0, [x8, #1032]
  403f34:	cbz	w0, 403f3c <ferror@plt+0x13cc>
  403f38:	bl	402b10 <alarm@plt>
  403f3c:	adrp	x24, 421000 <__progname@@GLIBC_2.17+0x7c08>
  403f40:	strb	wzr, [x23]
  403f44:	str	x23, [x24, #2000]
  403f48:	ldrb	w8, [x19, #32]
  403f4c:	str	wzr, [x19, #56]
  403f50:	ldrb	w9, [sp, #25]
  403f54:	mov	x22, x23
  403f58:	tst	w8, #0x1
  403f5c:	cset	w8, eq  // eq = none
  403f60:	tst	w9, #0x3
  403f64:	cset	w9, eq  // eq = none
  403f68:	cbz	wzr, 403fc0 <ferror@plt+0x1450>
  403f6c:	mov	w0, wzr
  403f70:	bl	402b10 <alarm@plt>
  403f74:	cbnz	w21, 403f88 <ferror@plt+0x1418>
  403f78:	add	x2, x19, #0x44
  403f7c:	mov	w1, #0x2                   	// #2
  403f80:	mov	w0, w20
  403f84:	bl	4029f0 <tcsetattr@plt>
  403f88:	mov	x0, x19
  403f8c:	bl	4043e0 <ferror@plt+0x1870>
  403f90:	adrp	x0, 408000 <ferror@plt+0x5490>
  403f94:	add	x0, x0, #0x57
  403f98:	bl	402810 <puts@plt>
  403f9c:	mov	x0, x22
  403fa0:	ldp	x20, x19, [sp, #320]
  403fa4:	ldp	x22, x21, [sp, #304]
  403fa8:	ldp	x24, x23, [sp, #288]
  403fac:	ldp	x26, x25, [sp, #272]
  403fb0:	ldp	x28, x27, [sp, #256]
  403fb4:	ldp	x29, x30, [sp, #240]
  403fb8:	add	sp, sp, #0x150
  403fbc:	ret
  403fc0:	adrp	x28, 407000 <ferror@plt+0x4490>
  403fc4:	orr	w25, w8, w9
  403fc8:	mov	w26, #0x1                   	// #1
  403fcc:	mov	w27, #0x810                 	// #2064
  403fd0:	add	x28, x28, #0xace
  403fd4:	b	403fec <ferror@plt+0x147c>
  403fd8:	ldr	x8, [x24, #2000]
  403fdc:	strb	wzr, [x8]
  403fe0:	str	w9, [x19, #56]
  403fe4:	ldr	w8, [x19, #56]
  403fe8:	cbnz	w8, 404104 <ferror@plt+0x1594>
  403fec:	add	x1, sp, #0xc
  403ff0:	mov	w2, #0x1                   	// #1
  403ff4:	mov	w0, w20
  403ff8:	bl	4029d0 <read@plt>
  403ffc:	cmp	x0, #0x0
  404000:	b.le	404090 <ferror@plt+0x1520>
  404004:	ldrsb	w9, [sp, #12]
  404008:	and	w8, w9, #0xff
  40400c:	tbnz	w25, #0, 40404c <ferror@plt+0x14dc>
  404010:	and	w8, w8, #0x7f
  404014:	cmp	w9, w8
  404018:	b.eq	40404c <ferror@plt+0x14dc>  // b.none
  40401c:	mov	w10, #0x1                   	// #1
  404020:	mov	w9, #0x1                   	// #1
  404024:	tst	w10, w8
  404028:	cinc	w9, w9, ne  // ne = any
  40402c:	tst	w10, #0x3f
  404030:	lsl	w10, w10, #1
  404034:	b.ne	404024 <ferror@plt+0x14b4>  // b.any
  404038:	ldr	w10, [x19, #60]
  40403c:	tst	w9, #0x1
  404040:	cinc	w9, w26, eq  // eq = none
  404044:	orr	w9, w10, w9
  404048:	str	w9, [x19, #60]
  40404c:	sxtb	w9, w8
  404050:	cmp	w9, #0x15
  404054:	b.hi	4040c0 <ferror@plt+0x1550>  // b.pmore
  404058:	adr	x10, 403f6c <ferror@plt+0x13fc>
  40405c:	ldrb	w11, [x28, x9]
  404060:	add	x10, x10, x11, lsl #2
  404064:	mov	x22, xzr
  404068:	br	x10
  40406c:	str	w9, [x19, #52]
  404070:	ldr	x8, [x24, #2000]
  404074:	cmp	x8, x23
  404078:	b.ls	403fe4 <ferror@plt+0x1474>  // b.plast
  40407c:	sub	x8, x8, #0x1
  404080:	cmp	x8, x23
  404084:	b.hi	40407c <ferror@plt+0x150c>  // b.pmore
  404088:	str	x8, [x24, #2000]
  40408c:	b	403fe4 <ferror@plt+0x1474>
  404090:	bl	402af0 <__errno_location@plt>
  404094:	ldr	w8, [x0]
  404098:	cmp	w8, #0x16
  40409c:	b.hi	404160 <ferror@plt+0x15f0>  // b.pmore
  4040a0:	lsl	w9, w26, w8
  4040a4:	tst	w9, w27
  4040a8:	b.eq	40410c <ferror@plt+0x159c>  // b.none
  4040ac:	adrp	x8, 419000 <ferror@plt+0x16490>
  4040b0:	ldr	w8, [x8, #1808]
  4040b4:	cbnz	w8, 404124 <ferror@plt+0x15b4>
  4040b8:	bl	4048ec <ferror@plt+0x1d7c>
  4040bc:	b	403fe4 <ferror@plt+0x1474>
  4040c0:	cmp	w9, #0x7f
  4040c4:	b.ne	4040e4 <ferror@plt+0x1574>  // b.any
  4040c8:	str	w9, [x19, #48]
  4040cc:	ldr	x8, [x24, #2000]
  4040d0:	cmp	x8, x23
  4040d4:	b.ls	403fe4 <ferror@plt+0x1474>  // b.plast
  4040d8:	sub	x8, x8, #0x1
  4040dc:	str	x8, [x24, #2000]
  4040e0:	b	403fe4 <ferror@plt+0x1474>
  4040e4:	ldr	x9, [x24, #2000]
  4040e8:	sub	x10, x9, x23
  4040ec:	cmp	x10, #0x7f
  4040f0:	b.cs	404140 <ferror@plt+0x15d0>  // b.hs, b.nlast
  4040f4:	add	x10, x9, #0x1
  4040f8:	str	x10, [x24, #2000]
  4040fc:	strb	w8, [x9]
  404100:	b	403fe4 <ferror@plt+0x1474>
  404104:	mov	x22, x23
  404108:	b	403f6c <ferror@plt+0x13fc>
  40410c:	mov	w9, #0x1                   	// #1
  404110:	lsl	w8, w9, w8
  404114:	mov	w9, #0x2d                  	// #45
  404118:	movk	w9, #0x40, lsl #16
  40411c:	tst	w8, w9
  404120:	b.eq	404160 <ferror@plt+0x15f0>  // b.none
  404124:	mov	x22, xzr
  404128:	b	403f6c <ferror@plt+0x13fc>
  40412c:	ldr	x8, [x24, #2000]
  404130:	adrp	x22, 421000 <__progname@@GLIBC_2.17+0x7c08>
  404134:	add	x22, x22, #0x74c
  404138:	strb	wzr, [x8]
  40413c:	b	403f6c <ferror@plt+0x13fc>
  404140:	adrp	x8, 419000 <ferror@plt+0x16490>
  404144:	ldr	x0, [x8, #984]
  404148:	ldr	x2, [x19, #16]
  40414c:	adrp	x1, 408000 <ferror@plt+0x5490>
  404150:	add	x1, x1, #0x3a
  404154:	bl	402b20 <fprintf@plt>
  404158:	mov	x22, xzr
  40415c:	b	403f6c <ferror@plt+0x13fc>
  404160:	adrp	x1, 408000 <ferror@plt+0x5490>
  404164:	add	x1, x1, #0x2b
  404168:	mov	w2, #0x5                   	// #5
  40416c:	mov	x0, xzr
  404170:	bl	402a40 <dcgettext@plt>
  404174:	ldr	x1, [x19, #16]
  404178:	bl	402860 <warn@plt>
  40417c:	b	404124 <ferror@plt+0x15b4>
  404180:	stp	x29, x30, [sp, #-64]!
  404184:	str	x28, [sp, #16]
  404188:	stp	x22, x21, [sp, #32]
  40418c:	stp	x20, x19, [sp, #48]
  404190:	mov	x29, sp
  404194:	sub	sp, sp, #0x2, lsl #12
  404198:	mov	x20, x0
  40419c:	ldr	x0, [x0, #32]
  4041a0:	bl	4028c0 <chdir@plt>
  4041a4:	cbz	w0, 404204 <ferror@plt+0x1694>
  4041a8:	adrp	x1, 408000 <ferror@plt+0x5490>
  4041ac:	add	x1, x1, #0x59
  4041b0:	mov	w2, #0x5                   	// #5
  4041b4:	mov	x0, xzr
  4041b8:	bl	402a40 <dcgettext@plt>
  4041bc:	ldr	x1, [x20, #32]
  4041c0:	bl	402860 <warn@plt>
  4041c4:	adrp	x1, 408000 <ferror@plt+0x5490>
  4041c8:	add	x1, x1, #0x75
  4041cc:	mov	w2, #0x5                   	// #5
  4041d0:	mov	x0, xzr
  4041d4:	bl	402a40 <dcgettext@plt>
  4041d8:	bl	402ae0 <printf@plt>
  4041dc:	adrp	x0, 407000 <ferror@plt+0x4490>
  4041e0:	add	x0, x0, #0xe91
  4041e4:	bl	4028c0 <chdir@plt>
  4041e8:	cbz	w0, 404204 <ferror@plt+0x1694>
  4041ec:	adrp	x1, 408000 <ferror@plt+0x5490>
  4041f0:	add	x1, x1, #0x92
  4041f4:	mov	w2, #0x5                   	// #5
  4041f8:	mov	x0, xzr
  4041fc:	bl	402a40 <dcgettext@plt>
  404200:	bl	402860 <warn@plt>
  404204:	adrp	x0, 408000 <ferror@plt+0x5490>
  404208:	add	x0, x0, #0xb9
  40420c:	bl	402b00 <getenv@plt>
  404210:	mov	x19, x0
  404214:	cbnz	x0, 404244 <ferror@plt+0x16d4>
  404218:	adrp	x0, 408000 <ferror@plt+0x5490>
  40421c:	add	x0, x0, #0xc1
  404220:	bl	402b00 <getenv@plt>
  404224:	mov	x19, x0
  404228:	cbnz	x0, 404244 <ferror@plt+0x16d4>
  40422c:	ldr	x8, [x20, #40]
  404230:	adrp	x10, 408000 <ferror@plt+0x5490>
  404234:	add	x10, x10, #0xc9
  404238:	ldrb	w9, [x8]
  40423c:	cmp	w9, #0x0
  404240:	csel	x19, x10, x8, eq  // eq = none
  404244:	mov	w1, #0x2f                  	// #47
  404248:	mov	x0, x19
  40424c:	mov	w20, #0x2f                  	// #47
  404250:	bl	4027a0 <strrchr@plt>
  404254:	adrp	x22, 419000 <ferror@plt+0x16490>
  404258:	ldrb	w8, [x22, #1036]
  40425c:	cmp	x0, #0x0
  404260:	adrp	x9, 408000 <ferror@plt+0x5490>
  404264:	adrp	x10, 408000 <ferror@plt+0x5490>
  404268:	csinc	x3, x19, x0, eq  // eq = none
  40426c:	add	x9, x9, #0x37
  404270:	add	x10, x10, #0xd1
  404274:	cmp	w8, #0x0
  404278:	csel	x2, x10, x9, ne  // ne = any
  40427c:	add	x0, sp, #0x1, lsl #12
  404280:	mov	w1, #0x1000                	// #4096
  404284:	bl	4025b0 <snprintf@plt>
  404288:	mov	x0, sp
  40428c:	mov	w1, #0x1000                	// #4096
  404290:	bl	402430 <getcwd@plt>
  404294:	cbnz	x0, 40429c <ferror@plt+0x172c>
  404298:	strh	w20, [sp]
  40429c:	adrp	x0, 408000 <ferror@plt+0x5490>
  4042a0:	add	x0, x0, #0xd5
  4042a4:	mov	x1, sp
  4042a8:	bl	40491c <ferror@plt+0x1dac>
  4042ac:	adrp	x20, 407000 <ferror@plt+0x4490>
  4042b0:	adrp	x0, 408000 <ferror@plt+0x5490>
  4042b4:	add	x20, x20, #0xee8
  4042b8:	add	x0, x0, #0xda
  4042bc:	mov	x1, x20
  4042c0:	bl	40491c <ferror@plt+0x1dac>
  4042c4:	adrp	x0, 408000 <ferror@plt+0x5490>
  4042c8:	add	x0, x0, #0xe2
  4042cc:	mov	x1, x20
  4042d0:	bl	40491c <ferror@plt+0x1dac>
  4042d4:	ldrb	w8, [x22, #1036]
  4042d8:	tbnz	w8, #0, 4042f0 <ferror@plt+0x1780>
  4042dc:	adrp	x0, 408000 <ferror@plt+0x5490>
  4042e0:	adrp	x1, 408000 <ferror@plt+0x5490>
  4042e4:	add	x0, x0, #0xe7
  4042e8:	add	x1, x1, #0xed
  4042ec:	bl	40491c <ferror@plt+0x1dac>
  4042f0:	adrp	x20, 408000 <ferror@plt+0x5490>
  4042f4:	add	x20, x20, #0xbb
  4042f8:	mov	x0, x20
  4042fc:	mov	x1, x19
  404300:	bl	40491c <ferror@plt+0x1dac>
  404304:	adrp	x1, 419000 <ferror@plt+0x16490>
  404308:	add	x1, x1, #0x540
  40430c:	mov	w0, #0x2                   	// #2
  404310:	bl	4048c0 <ferror@plt+0x1d50>
  404314:	adrp	x1, 419000 <ferror@plt+0x16490>
  404318:	add	x1, x1, #0x4a8
  40431c:	mov	w0, #0x14                  	// #20
  404320:	bl	4048c0 <ferror@plt+0x1d50>
  404324:	adrp	x1, 419000 <ferror@plt+0x16490>
  404328:	add	x1, x1, #0x410
  40432c:	mov	w0, #0x3                   	// #3
  404330:	bl	4048c0 <ferror@plt+0x1d50>
  404334:	mov	w0, #0x1                   	// #1
  404338:	mov	x1, xzr
  40433c:	mov	x2, xzr
  404340:	bl	403550 <ferror@plt+0x9e0>
  404344:	add	x1, sp, #0x1, lsl #12
  404348:	mov	x0, x19
  40434c:	mov	x2, xzr
  404350:	bl	4024b0 <execl@plt>
  404354:	adrp	x21, 408000 <ferror@plt+0x5490>
  404358:	add	x21, x21, #0xef
  40435c:	mov	w2, #0x5                   	// #5
  404360:	mov	x0, xzr
  404364:	mov	x1, x21
  404368:	bl	402a40 <dcgettext@plt>
  40436c:	mov	x1, x19
  404370:	bl	402860 <warn@plt>
  404374:	adrp	x19, 408000 <ferror@plt+0x5490>
  404378:	add	x19, x19, #0xc9
  40437c:	mov	x0, x20
  404380:	mov	x1, x19
  404384:	bl	40491c <ferror@plt+0x1dac>
  404388:	ldrb	w8, [x22, #1036]
  40438c:	adrp	x9, 408000 <ferror@plt+0x5490>
  404390:	adrp	x10, 408000 <ferror@plt+0x5490>
  404394:	add	x9, x9, #0x105
  404398:	add	x10, x10, #0x104
  40439c:	cmp	w8, #0x0
  4043a0:	csel	x1, x10, x9, ne  // ne = any
  4043a4:	mov	x0, x19
  4043a8:	mov	x2, xzr
  4043ac:	bl	4024b0 <execl@plt>
  4043b0:	mov	w2, #0x5                   	// #5
  4043b4:	mov	x0, xzr
  4043b8:	mov	x1, x21
  4043bc:	bl	402a40 <dcgettext@plt>
  4043c0:	mov	x1, x19
  4043c4:	bl	402860 <warn@plt>
  4043c8:	add	sp, sp, #0x2, lsl #12
  4043cc:	ldp	x20, x19, [sp, #48]
  4043d0:	ldp	x22, x21, [sp, #32]
  4043d4:	ldr	x28, [sp, #16]
  4043d8:	ldp	x29, x30, [sp], #64
  4043dc:	ret
  4043e0:	stp	x29, x30, [sp, #-48]!
  4043e4:	stp	x20, x19, [sp, #32]
  4043e8:	ldr	w8, [x0, #32]
  4043ec:	str	x21, [sp, #16]
  4043f0:	mov	x29, sp
  4043f4:	tbnz	w8, #0, 404410 <ferror@plt+0x18a0>
  4043f8:	adrp	x0, 408000 <ferror@plt+0x5490>
  4043fc:	adrp	x1, 407000 <ferror@plt+0x4490>
  404400:	add	x0, x0, #0x132
  404404:	add	x1, x1, #0xbd7
  404408:	bl	40491c <ferror@plt+0x1dac>
  40440c:	b	40453c <ferror@plt+0x19cc>
  404410:	tbnz	w8, #1, 4044e0 <ferror@plt+0x1970>
  404414:	ldr	w21, [x0, #36]
  404418:	mov	x19, x0
  40441c:	add	x20, x0, #0x44
  404420:	adrp	x0, 408000 <ferror@plt+0x5490>
  404424:	adrp	x1, 408000 <ferror@plt+0x5490>
  404428:	add	x0, x0, #0x132
  40442c:	add	x1, x1, #0x13c
  404430:	bl	40491c <ferror@plt+0x1dac>
  404434:	ldp	w11, w12, [x19, #68]
  404438:	mov	w13, #0x1c03                	// #7171
  40443c:	mov	w8, #0x1400                	// #5120
  404440:	sturh	w13, [x19, #85]
  404444:	mov	w13, #0x1100                	// #4352
  404448:	ldr	w9, [x19, #80]
  40444c:	mov	w14, #0x4                   	// #4
  404450:	movk	w13, #0x1a13, lsl #16
  404454:	orr	w8, w11, w8
  404458:	ldr	w11, [x19, #56]
  40445c:	strb	w14, [x19, #89]
  404460:	str	w13, [x19, #92]
  404464:	ldp	w13, w14, [x19, #48]
  404468:	mov	w10, #0x83b                 	// #2107
  40446c:	orr	w10, w9, w10
  404470:	cmp	w11, #0xd
  404474:	orr	w9, w12, #0x1
  404478:	strb	w13, [x19, #87]
  40447c:	strb	w14, [x19, #88]
  404480:	stp	w8, w9, [x19, #68]
  404484:	str	w10, [x19, #80]
  404488:	strb	wzr, [x19, #96]
  40448c:	b.ne	4044a8 <ferror@plt+0x1938>  // b.any
  404490:	mov	w10, #0xffffffd3            	// #-45
  404494:	and	w8, w8, #0xfffffe3f
  404498:	and	w9, w9, w10
  40449c:	orr	w8, w8, #0x100
  4044a0:	orr	w9, w9, #0x4
  4044a4:	stp	w8, w9, [x19, #68]
  4044a8:	ldr	w8, [x19, #60]
  4044ac:	cmp	w8, #0x1
  4044b0:	b.eq	4044f8 <ferror@plt+0x1988>  // b.none
  4044b4:	cmp	w8, #0x2
  4044b8:	b.eq	404504 <ferror@plt+0x1994>  // b.none
  4044bc:	cmp	w8, #0x3
  4044c0:	b.eq	40451c <ferror@plt+0x19ac>  // b.none
  4044c4:	ldr	w8, [x19, #76]
  4044c8:	ldr	w9, [x19, #68]
  4044cc:	and	w8, w8, #0xfffffcff
  4044d0:	and	w9, w9, #0xffffffcf
  4044d4:	str	w8, [x19, #76]
  4044d8:	str	w9, [x19, #68]
  4044dc:	b	40452c <ferror@plt+0x19bc>
  4044e0:	adrp	x0, 408000 <ferror@plt+0x5490>
  4044e4:	adrp	x1, 408000 <ferror@plt+0x5490>
  4044e8:	add	x0, x0, #0x132
  4044ec:	add	x1, x1, #0x137
  4044f0:	bl	40491c <ferror@plt+0x1dac>
  4044f4:	b	40453c <ferror@plt+0x19cc>
  4044f8:	ldr	w8, [x19, #76]
  4044fc:	orr	w8, w8, #0x200
  404500:	str	w8, [x19, #76]
  404504:	ldr	w8, [x19, #76]
  404508:	ldr	w9, [x19, #68]
  40450c:	orr	w8, w8, #0x100
  404510:	orr	w9, w9, #0x30
  404514:	str	w8, [x19, #76]
  404518:	str	w9, [x19, #68]
  40451c:	ldr	w8, [x19, #76]
  404520:	and	w8, w8, #0xffffffcf
  404524:	orr	w8, w8, #0x20
  404528:	str	w8, [x19, #76]
  40452c:	mov	w0, w21
  404530:	mov	w1, wzr
  404534:	mov	x2, x20
  404538:	bl	4029f0 <tcsetattr@plt>
  40453c:	ldp	x20, x19, [sp, #32]
  404540:	ldr	x21, [sp, #16]
  404544:	ldp	x29, x30, [sp], #48
  404548:	ret
  40454c:	stp	x29, x30, [sp, #-32]!
  404550:	adrp	x8, 419000 <ferror@plt+0x16490>
  404554:	ldr	x0, [x8, #1008]
  404558:	str	x19, [sp, #16]
  40455c:	mov	x29, sp
  404560:	bl	4045c8 <ferror@plt+0x1a58>
  404564:	cbz	w0, 404578 <ferror@plt+0x1a08>
  404568:	bl	402af0 <__errno_location@plt>
  40456c:	ldr	w8, [x0]
  404570:	cmp	w8, #0x20
  404574:	b.ne	404594 <ferror@plt+0x1a24>  // b.any
  404578:	adrp	x8, 419000 <ferror@plt+0x16490>
  40457c:	ldr	x0, [x8, #984]
  404580:	bl	4045c8 <ferror@plt+0x1a58>
  404584:	cbnz	w0, 4045b4 <ferror@plt+0x1a44>
  404588:	ldr	x19, [sp, #16]
  40458c:	ldp	x29, x30, [sp], #32
  404590:	ret
  404594:	adrp	x1, 407000 <ferror@plt+0x4490>
  404598:	add	x1, x1, #0xcf6
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	mov	x0, xzr
  4045a4:	mov	w19, w8
  4045a8:	bl	402a40 <dcgettext@plt>
  4045ac:	cbnz	w19, 4045bc <ferror@plt+0x1a4c>
  4045b0:	bl	4029c0 <warnx@plt>
  4045b4:	mov	w0, #0x1                   	// #1
  4045b8:	bl	402420 <_exit@plt>
  4045bc:	bl	402860 <warn@plt>
  4045c0:	mov	w0, #0x1                   	// #1
  4045c4:	bl	402420 <_exit@plt>
  4045c8:	stp	x29, x30, [sp, #-32]!
  4045cc:	stp	x20, x19, [sp, #16]
  4045d0:	mov	x29, sp
  4045d4:	mov	x20, x0
  4045d8:	bl	402af0 <__errno_location@plt>
  4045dc:	mov	x19, x0
  4045e0:	str	wzr, [x0]
  4045e4:	mov	x0, x20
  4045e8:	bl	402b70 <ferror@plt>
  4045ec:	cbnz	w0, 4045fc <ferror@plt+0x1a8c>
  4045f0:	mov	x0, x20
  4045f4:	bl	402970 <fflush@plt>
  4045f8:	cbz	w0, 404614 <ferror@plt+0x1aa4>
  4045fc:	ldr	w8, [x19]
  404600:	cmp	w8, #0x9
  404604:	csetm	w0, ne  // ne = any
  404608:	ldp	x20, x19, [sp, #16]
  40460c:	ldp	x29, x30, [sp], #32
  404610:	ret
  404614:	mov	x0, x20
  404618:	bl	402600 <fileno@plt>
  40461c:	tbnz	w0, #31, 4045fc <ferror@plt+0x1a8c>
  404620:	bl	402490 <dup@plt>
  404624:	tbnz	w0, #31, 4045fc <ferror@plt+0x1a8c>
  404628:	bl	402780 <close@plt>
  40462c:	cbnz	w0, 4045fc <ferror@plt+0x1a8c>
  404630:	b	404608 <ferror@plt+0x1a98>
  404634:	cbz	x1, 40463c <ferror@plt+0x1acc>
  404638:	str	x1, [x0]
  40463c:	ret
  404640:	sub	sp, sp, #0x30
  404644:	stp	x29, x30, [sp, #16]
  404648:	stp	x20, x19, [sp, #32]
  40464c:	ldrb	w8, [x0]
  404650:	add	x29, sp, #0x10
  404654:	cbz	w8, 4047b4 <ferror@plt+0x1c44>
  404658:	mov	x19, x0
  40465c:	cmp	w8, #0x24
  404660:	b.ne	404744 <ferror@plt+0x1bd4>  // b.any
  404664:	add	x8, x19, #0x1
  404668:	ldrb	w9, [x8], #1
  40466c:	cmp	w9, #0x24
  404670:	b.eq	404678 <ferror@plt+0x1b08>  // b.none
  404674:	cbnz	w9, 404668 <ferror@plt+0x1af8>
  404678:	cmp	w9, #0x24
  40467c:	b.ne	4047ac <ferror@plt+0x1c3c>  // b.any
  404680:	sub	x2, x8, x19
  404684:	sub	x9, x2, #0x3
  404688:	cmp	x9, #0x1
  40468c:	b.hi	4047ac <ferror@plt+0x1c3c>  // b.pmore
  404690:	add	x0, sp, #0x8
  404694:	mov	x1, x19
  404698:	add	x20, x8, #0x1
  40469c:	strb	wzr, [sp, #12]
  4046a0:	str	wzr, [sp, #8]
  4046a4:	bl	402a90 <strncpy@plt>
  4046a8:	ldurb	w8, [x20, #-1]
  4046ac:	cbz	w8, 4046c4 <ferror@plt+0x1b54>
  4046b0:	cmp	w8, #0x24
  4046b4:	b.eq	4046c4 <ferror@plt+0x1b54>  // b.none
  4046b8:	add	x20, x20, #0x1
  4046bc:	ldurb	w8, [x20, #-1]
  4046c0:	cbnz	w8, 4046b0 <ferror@plt+0x1b40>
  4046c4:	cmp	w8, #0x24
  4046c8:	b.ne	4047ac <ferror@plt+0x1c3c>  // b.any
  4046cc:	sub	x8, x20, x19
  4046d0:	cmp	x8, #0x10
  4046d4:	b.gt	4047ac <ferror@plt+0x1c3c>
  4046d8:	mov	w19, #0x3124                	// #12580
  4046dc:	mov	x0, x20
  4046e0:	movk	w19, #0x24, lsl #16
  4046e4:	bl	402450 <strlen@plt>
  4046e8:	ldr	w8, [sp, #8]
  4046ec:	cmp	w8, w19
  4046f0:	b.ne	404700 <ferror@plt+0x1b90>  // b.any
  4046f4:	sub	x8, x0, #0x16
  4046f8:	cmp	x8, #0x2
  4046fc:	b.hi	4047ac <ferror@plt+0x1c3c>  // b.pmore
  404700:	ldr	w8, [sp, #8]
  404704:	add	w9, w19, #0x400
  404708:	sub	x10, x0, #0x2a
  40470c:	cmp	w8, w9
  404710:	cset	w8, ne  // ne = any
  404714:	cmp	x10, #0x3
  404718:	b.cc	404720 <ferror@plt+0x1bb0>  // b.lo, b.ul, b.last
  40471c:	cbz	w8, 4047ac <ferror@plt+0x1c3c>
  404720:	ldr	w8, [sp, #8]
  404724:	add	w9, w19, #0x500
  404728:	sub	x10, x0, #0x55
  40472c:	cmp	w8, w9
  404730:	cset	w8, ne  // ne = any
  404734:	cmp	x10, #0x3
  404738:	cset	w9, cc  // cc = lo, ul, last
  40473c:	orr	w0, w9, w8
  404740:	b	4047b8 <ferror@plt+0x1c48>
  404744:	mov	x0, x19
  404748:	bl	402450 <strlen@plt>
  40474c:	cmp	x0, #0xd
  404750:	b.ne	4047ac <ferror@plt+0x1c3c>  // b.any
  404754:	ldrb	w9, [x19]
  404758:	cbz	w9, 4047b4 <ferror@plt+0x1c44>
  40475c:	add	x8, x19, #0x1
  404760:	b	40476c <ferror@plt+0x1bfc>
  404764:	ldrb	w9, [x8], #1
  404768:	cbz	w9, 4047b4 <ferror@plt+0x1c44>
  40476c:	sub	w10, w9, #0x30
  404770:	and	w10, w10, #0xff
  404774:	cmp	w10, #0xa
  404778:	b.cc	404764 <ferror@plt+0x1bf4>  // b.lo, b.ul, b.last
  40477c:	sub	w10, w9, #0x61
  404780:	and	w10, w10, #0xff
  404784:	cmp	w10, #0x1a
  404788:	b.cc	404764 <ferror@plt+0x1bf4>  // b.lo, b.ul, b.last
  40478c:	sub	w10, w9, #0x41
  404790:	and	w10, w10, #0xff
  404794:	cmp	w10, #0x1a
  404798:	b.cc	404764 <ferror@plt+0x1bf4>  // b.lo, b.ul, b.last
  40479c:	and	w9, w9, #0xfffffffe
  4047a0:	and	w9, w9, #0xff
  4047a4:	cmp	w9, #0x2e
  4047a8:	b.eq	404764 <ferror@plt+0x1bf4>  // b.none
  4047ac:	mov	w0, wzr
  4047b0:	b	4047b8 <ferror@plt+0x1c48>
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	ldp	x20, x19, [sp, #32]
  4047bc:	ldp	x29, x30, [sp, #16]
  4047c0:	add	sp, sp, #0x30
  4047c4:	ret
  4047c8:	ldp	w10, w9, [x0]
  4047cc:	ldr	w12, [x0, #12]
  4047d0:	mov	w8, #0x2d22                	// #11554
  4047d4:	mov	w11, #0x1805                	// #6149
  4047d8:	mov	w13, #0x8a1b                	// #35355
  4047dc:	orr	w8, w10, w8
  4047e0:	orr	w11, w9, w11
  4047e4:	orr	w10, w12, w13
  4047e8:	stp	w8, w11, [x0]
  4047ec:	str	w10, [x0, #12]
  4047f0:	tbnz	w1, #1, 404810 <ferror@plt+0x1ca0>
  4047f4:	ldr	w12, [x0, #8]
  4047f8:	mov	w11, #0xffffeff0            	// #-4112
  4047fc:	and	w10, w10, w11
  404800:	str	w10, [x0, #12]
  404804:	mov	w10, #0x5af                 	// #1455
  404808:	orr	w10, w12, w10
  40480c:	str	w10, [x0, #8]
  404810:	ldr	w13, [x0, #12]
  404814:	mov	w11, #0xffff0080            	// #-65408
  404818:	mov	w12, #0x5                   	// #5
  40481c:	and	w9, w9, w11
  404820:	mov	w10, #0xffffe51e            	// #-6882
  404824:	orr	w9, w9, w12
  404828:	and	w11, w13, #0xfffff03f
  40482c:	mov	w12, #0x8a3b                	// #35387
  404830:	and	w10, w8, w10
  404834:	orr	w11, w11, w12
  404838:	stp	w10, w9, [x0]
  40483c:	str	w11, [x0, #12]
  404840:	tbnz	w1, #1, 404858 <ferror@plt+0x1ce8>
  404844:	ldr	w12, [x0, #8]
  404848:	mov	w13, #0x4b0                 	// #1200
  40484c:	and	w12, w12, #0xfffff8ff
  404850:	orr	w12, w12, w13
  404854:	str	w12, [x0, #8]
  404858:	mov	w12, #0xffff0005            	// #-65531
  40485c:	and	w9, w9, w12
  404860:	mov	w12, #0xffffa51e            	// #-23266
  404864:	and	w8, w8, w12
  404868:	mov	w12, #0x1c03                	// #7171
  40486c:	movk	w12, #0x157f, lsl #16
  404870:	mov	w13, #0xfffffa3b            	// #-1477
  404874:	stur	w12, [x0, #17]
  404878:	mov	x12, #0x1100                	// #4352
  40487c:	and	w11, w11, w13
  404880:	mov	w13, #0x1                   	// #1
  404884:	movk	x12, #0x1a13, lsl #16
  404888:	tst	w1, #0x4
  40488c:	orr	w10, w10, #0x4000
  404890:	strb	w13, [x0, #23]
  404894:	mov	w13, #0x4                   	// #4
  404898:	movk	x12, #0x1200, lsl #32
  40489c:	movk	x12, #0x170f, lsl #48
  4048a0:	sturh	w13, [x0, #21]
  4048a4:	mov	w13, #0x16                  	// #22
  4048a8:	csel	w8, w8, w10, eq  // eq = none
  4048ac:	str	x12, [x0, #24]
  4048b0:	str	w11, [x0, #12]
  4048b4:	stp	w8, w9, [x0]
  4048b8:	strh	w13, [x0, #32]
  4048bc:	ret
  4048c0:	stp	x29, x30, [sp, #-16]!
  4048c4:	mov	x2, xzr
  4048c8:	mov	x29, sp
  4048cc:	bl	402790 <sigaction@plt>
  4048d0:	ldp	x29, x30, [sp], #16
  4048d4:	ret
  4048d8:	adrp	x8, 419000 <ferror@plt+0x16490>
  4048dc:	ldr	w9, [x8, #1808]
  4048e0:	add	w9, w9, #0x1
  4048e4:	str	w9, [x8, #1808]
  4048e8:	ret
  4048ec:	sub	sp, sp, #0x20
  4048f0:	mov	w8, #0xb280                	// #45696
  4048f4:	movk	w8, #0xee6, lsl #16
  4048f8:	mov	x0, sp
  4048fc:	mov	x1, xzr
  404900:	stp	x29, x30, [sp, #16]
  404904:	add	x29, sp, #0x10
  404908:	stp	xzr, x8, [sp]
  40490c:	bl	4028e0 <nanosleep@plt>
  404910:	ldp	x29, x30, [sp, #16]
  404914:	add	sp, sp, #0x20
  404918:	ret
  40491c:	stp	x29, x30, [sp, #-32]!
  404920:	mov	w2, #0x1                   	// #1
  404924:	str	x19, [sp, #16]
  404928:	mov	x29, sp
  40492c:	mov	x19, x0
  404930:	bl	402530 <setenv@plt>
  404934:	cbnz	w0, 404944 <ferror@plt+0x1dd4>
  404938:	ldr	x19, [sp, #16]
  40493c:	ldp	x29, x30, [sp], #32
  404940:	ret
  404944:	adrp	x1, 408000 <ferror@plt+0x5490>
  404948:	add	x1, x1, #0x108
  40494c:	mov	w2, #0x5                   	// #5
  404950:	mov	x0, xzr
  404954:	bl	402a40 <dcgettext@plt>
  404958:	mov	x1, x0
  40495c:	mov	w0, #0x1                   	// #1
  404960:	mov	x2, x19
  404964:	bl	402b30 <err@plt>
  404968:	ret
  40496c:	ret
  404970:	sub	sp, sp, #0xd0
  404974:	stp	x22, x21, [sp, #176]
  404978:	mov	x22, x0
  40497c:	adrp	x0, 408000 <ferror@plt+0x5490>
  404980:	add	x0, x0, #0x142
  404984:	stp	x29, x30, [sp, #128]
  404988:	str	x25, [sp, #144]
  40498c:	stp	x24, x23, [sp, #160]
  404990:	stp	x20, x19, [sp, #192]
  404994:	add	x29, sp, #0x80
  404998:	mov	x21, x2
  40499c:	mov	w20, w1
  4049a0:	bl	402b00 <getenv@plt>
  4049a4:	cmp	x0, #0x0
  4049a8:	cset	w8, ne  // ne = any
  4049ac:	adrp	x25, 421000 <__progname@@GLIBC_2.17+0x7c08>
  4049b0:	str	w8, [x25, #2008]
  4049b4:	cbz	x22, 404a54 <ferror@plt+0x1ee4>
  4049b8:	ldrb	w8, [x22]
  4049bc:	cbz	w8, 404a54 <ferror@plt+0x1ee4>
  4049c0:	mov	w1, #0x902                 	// #2306
  4049c4:	movk	w1, #0x8, lsl #16
  4049c8:	mov	x0, x22
  4049cc:	bl	402660 <open@plt>
  4049d0:	mov	w23, w0
  4049d4:	mov	w19, #0x1                   	// #1
  4049d8:	ldr	w8, [x25, #2008]
  4049dc:	cbnz	w8, 404a70 <ferror@plt+0x1f00>
  4049e0:	tbnz	w23, #31, 404aa4 <ferror@plt+0x1f34>
  4049e4:	ldr	w8, [x25, #2008]
  4049e8:	cbnz	w8, 404b2c <ferror@plt+0x1fbc>
  4049ec:	mov	x1, sp
  4049f0:	mov	w0, w23
  4049f4:	bl	407a38 <ferror@plt+0x4ec8>
  4049f8:	tbnz	w0, #31, 404bfc <ferror@plt+0x208c>
  4049fc:	ldr	x24, [sp, #32]
  404a00:	cbz	w19, 404a2c <ferror@plt+0x1ebc>
  404a04:	mov	x1, sp
  404a08:	mov	w0, w20
  404a0c:	bl	407a38 <ferror@plt+0x4ec8>
  404a10:	tbnz	w0, #31, 404a20 <ferror@plt+0x1eb0>
  404a14:	ldr	x8, [sp, #32]
  404a18:	cmp	x24, x8
  404a1c:	b.eq	404a2c <ferror@plt+0x1ebc>  // b.none
  404a20:	mov	w0, w23
  404a24:	mov	w1, w20
  404a28:	bl	402a80 <dup2@plt>
  404a2c:	mov	w0, #0x5                   	// #5
  404a30:	mov	w1, wzr
  404a34:	bl	4025d0 <gnu_dev_makedev@plt>
  404a38:	cmp	x24, x0
  404a3c:	b.ne	404abc <ferror@plt+0x1f4c>  // b.any
  404a40:	mov	w0, w23
  404a44:	bl	402780 <close@plt>
  404a48:	adrp	x22, 408000 <ferror@plt+0x5490>
  404a4c:	add	x22, x22, #0x1b4
  404a50:	b	404c04 <ferror@plt+0x2094>
  404a54:	tbnz	w20, #31, 404aa8 <ferror@plt+0x1f38>
  404a58:	mov	w0, w20
  404a5c:	bl	402490 <dup@plt>
  404a60:	mov	w23, w0
  404a64:	mov	w19, wzr
  404a68:	ldr	w8, [x25, #2008]
  404a6c:	cbz	w8, 4049e0 <ferror@plt+0x1e70>
  404a70:	adrp	x8, 419000 <ferror@plt+0x16490>
  404a74:	ldr	x3, [x8, #984]
  404a78:	adrp	x0, 408000 <ferror@plt+0x5490>
  404a7c:	add	x0, x0, #0x151
  404a80:	mov	w1, #0x10                  	// #16
  404a84:	mov	w2, #0x1                   	// #1
  404a88:	bl	402940 <fwrite@plt>
  404a8c:	adrp	x0, 408000 <ferror@plt+0x5490>
  404a90:	add	x0, x0, #0x162
  404a94:	mov	x1, x22
  404a98:	mov	w2, w20
  404a9c:	bl	404e04 <ferror@plt+0x2294>
  404aa0:	tbz	w23, #31, 4049e4 <ferror@plt+0x1e74>
  404aa4:	b	404c1c <ferror@plt+0x20ac>
  404aa8:	mov	w19, wzr
  404aac:	mov	w23, #0xffffffff            	// #-1
  404ab0:	ldr	w8, [x25, #2008]
  404ab4:	cbz	w8, 4049e0 <ferror@plt+0x1e70>
  404ab8:	b	404a70 <ferror@plt+0x1f00>
  404abc:	mov	w0, #0x5                   	// #5
  404ac0:	mov	w1, #0x1                   	// #1
  404ac4:	bl	4025d0 <gnu_dev_makedev@plt>
  404ac8:	cmp	x24, x0
  404acc:	b.ne	404ae8 <ferror@plt+0x1f78>  // b.any
  404ad0:	mov	w0, w23
  404ad4:	bl	402780 <close@plt>
  404ad8:	mov	w24, #0x7                   	// #7
  404adc:	cmp	w24, #0x6
  404ae0:	b.ne	404c10 <ferror@plt+0x20a0>  // b.any
  404ae4:	b	404c70 <ferror@plt+0x2100>
  404ae8:	mov	w0, #0x5                   	// #5
  404aec:	mov	w1, #0x2                   	// #2
  404af0:	bl	4025d0 <gnu_dev_makedev@plt>
  404af4:	cmp	x24, x0
  404af8:	b.eq	404a40 <ferror@plt+0x1ed0>  // b.none
  404afc:	mov	w0, #0x4                   	// #4
  404b00:	mov	w1, wzr
  404b04:	bl	4025d0 <gnu_dev_makedev@plt>
  404b08:	cmp	x24, x0
  404b0c:	b.ne	404b68 <ferror@plt+0x1ff8>  // b.any
  404b10:	add	x2, x29, #0x18
  404b14:	mov	w1, #0x5603                	// #22019
  404b18:	mov	w0, w23
  404b1c:	bl	402b40 <ioctl@plt>
  404b20:	tbnz	w0, #31, 404b58 <ferror@plt+0x1fe8>
  404b24:	mov	w24, wzr
  404b28:	b	404b64 <ferror@plt+0x1ff4>
  404b2c:	adrp	x8, 419000 <ferror@plt+0x16490>
  404b30:	ldr	x3, [x8, #984]
  404b34:	adrp	x0, 408000 <ferror@plt+0x5490>
  404b38:	add	x0, x0, #0x151
  404b3c:	mov	w1, #0x10                  	// #16
  404b40:	mov	w2, #0x1                   	// #1
  404b44:	bl	402940 <fwrite@plt>
  404b48:	adrp	x0, 408000 <ferror@plt+0x5490>
  404b4c:	add	x0, x0, #0x18d
  404b50:	bl	404e04 <ferror@plt+0x2294>
  404b54:	b	4049ec <ferror@plt+0x1e7c>
  404b58:	mov	w0, w23
  404b5c:	bl	402780 <close@plt>
  404b60:	mov	w24, #0x6                   	// #6
  404b64:	cbnz	w24, 404c08 <ferror@plt+0x2098>
  404b68:	mov	w1, #0x5432                	// #21554
  404b6c:	add	x2, x29, #0x18
  404b70:	movk	w1, #0x8004, lsl #16
  404b74:	mov	w0, w23
  404b78:	bl	402b40 <ioctl@plt>
  404b7c:	tbnz	w0, #31, 404bfc <ferror@plt+0x208c>
  404b80:	ldr	w24, [x29, #24]
  404b84:	mov	w0, w23
  404b88:	bl	402780 <close@plt>
  404b8c:	adrp	x0, 408000 <ferror@plt+0x5490>
  404b90:	add	x0, x0, #0x2cf
  404b94:	bl	402550 <opendir@plt>
  404b98:	cbz	x0, 404c04 <ferror@plt+0x2094>
  404b9c:	mov	x1, x24
  404ba0:	mov	x23, x0
  404ba4:	bl	404e94 <ferror@plt+0x2324>
  404ba8:	mov	x24, x0
  404bac:	mov	x0, x23
  404bb0:	bl	402770 <closedir@plt>
  404bb4:	cbz	x24, 404bd4 <ferror@plt+0x2064>
  404bb8:	mov	x0, x21
  404bbc:	mov	x1, x24
  404bc0:	bl	405078 <ferror@plt+0x2508>
  404bc4:	mov	w23, w0
  404bc8:	mov	x0, x24
  404bcc:	bl	4028d0 <free@plt>
  404bd0:	tbnz	w23, #31, 404dc0 <ferror@plt+0x2250>
  404bd4:	mov	x0, x21
  404bd8:	bl	4051a0 <ferror@plt+0x2630>
  404bdc:	cbnz	w0, 404c04 <ferror@plt+0x2094>
  404be0:	ldr	w8, [x25, #2008]
  404be4:	cbnz	w8, 404dd0 <ferror@plt+0x2260>
  404be8:	mov	w24, #0x1                   	// #1
  404bec:	mov	w23, w19
  404bf0:	cmp	w24, #0x6
  404bf4:	b.ne	404c10 <ferror@plt+0x20a0>  // b.any
  404bf8:	b	404c70 <ferror@plt+0x2100>
  404bfc:	mov	w0, w23
  404c00:	bl	402780 <close@plt>
  404c04:	mov	w24, #0x6                   	// #6
  404c08:	cmp	w24, #0x6
  404c0c:	b.eq	404c70 <ferror@plt+0x2100>  // b.none
  404c10:	cmp	w24, #0x7
  404c14:	mov	w0, w23
  404c18:	b.ne	404d44 <ferror@plt+0x21d4>  // b.any
  404c1c:	mov	x0, x21
  404c20:	bl	4051b0 <ferror@plt+0x2640>
  404c24:	cbz	w0, 404d40 <ferror@plt+0x21d0>
  404c28:	tbnz	w0, #31, 404d44 <ferror@plt+0x21d4>
  404c2c:	mov	x0, x21
  404c30:	bl	4053a0 <ferror@plt+0x2830>
  404c34:	cbz	w0, 404d40 <ferror@plt+0x21d0>
  404c38:	tbnz	w0, #31, 404d44 <ferror@plt+0x21d4>
  404c3c:	mov	x0, x21
  404c40:	bl	4055a4 <ferror@plt+0x2a34>
  404c44:	cbz	w0, 404d40 <ferror@plt+0x21d0>
  404c48:	tbnz	w0, #31, 404d44 <ferror@plt+0x21d4>
  404c4c:	mov	x0, x21
  404c50:	mov	w1, w20
  404c54:	mov	x2, x22
  404c58:	bl	405834 <ferror@plt+0x2cc4>
  404c5c:	cbz	w0, 404d40 <ferror@plt+0x21d0>
  404c60:	tbnz	w0, #31, 404d44 <ferror@plt+0x21d4>
  404c64:	mov	x0, x21
  404c68:	bl	4051a0 <ferror@plt+0x2630>
  404c6c:	cbz	w0, 404d90 <ferror@plt+0x2220>
  404c70:	tbnz	w20, #31, 404d38 <ferror@plt+0x21c8>
  404c74:	cbz	x22, 404c80 <ferror@plt+0x2110>
  404c78:	ldrb	w8, [x22]
  404c7c:	cbnz	w8, 404c8c <ferror@plt+0x211c>
  404c80:	mov	w0, w20
  404c84:	bl	402510 <ttyname@plt>
  404c88:	mov	x22, x0
  404c8c:	adrp	x8, 408000 <ferror@plt+0x5490>
  404c90:	add	x8, x8, #0x1b4
  404c94:	cmp	x22, #0x0
  404c98:	csel	x0, x8, x22, eq  // eq = none
  404c9c:	bl	402760 <strdup@plt>
  404ca0:	cbz	x0, 404ce4 <ferror@plt+0x2174>
  404ca4:	mov	x24, x0
  404ca8:	mov	x0, x21
  404cac:	mov	x1, x24
  404cb0:	bl	405078 <ferror@plt+0x2508>
  404cb4:	mov	w22, w0
  404cb8:	mov	x0, x24
  404cbc:	bl	4028d0 <free@plt>
  404cc0:	tbnz	w22, #31, 404cf8 <ferror@plt+0x2188>
  404cc4:	mov	x0, x21
  404cc8:	bl	4051a0 <ferror@plt+0x2630>
  404ccc:	cbz	w0, 404d0c <ferror@plt+0x219c>
  404cd0:	mov	w8, wzr
  404cd4:	mov	w23, #0x1                   	// #1
  404cd8:	mov	w0, w23
  404cdc:	cbnz	w8, 404d38 <ferror@plt+0x21c8>
  404ce0:	b	404d44 <ferror@plt+0x21d4>
  404ce4:	mov	w8, wzr
  404ce8:	mov	w23, #0xfffffff4            	// #-12
  404cec:	mov	w0, w23
  404cf0:	cbnz	w8, 404d38 <ferror@plt+0x21c8>
  404cf4:	b	404d44 <ferror@plt+0x21d4>
  404cf8:	mov	w8, wzr
  404cfc:	mov	w23, w22
  404d00:	mov	w0, w23
  404d04:	cbnz	w8, 404d38 <ferror@plt+0x21c8>
  404d08:	b	404d44 <ferror@plt+0x21d4>
  404d0c:	cbz	x21, 404d20 <ferror@plt+0x21b0>
  404d10:	ldr	x8, [x21, #8]
  404d14:	cmp	x8, x21
  404d18:	csel	x8, xzr, x8, eq  // eq = none
  404d1c:	b	404d24 <ferror@plt+0x21b4>
  404d20:	mov	x8, xzr
  404d24:	cbz	x8, 404d2c <ferror@plt+0x21bc>
  404d28:	str	w20, [x8, #36]
  404d2c:	mov	w8, #0x1                   	// #1
  404d30:	mov	w0, w23
  404d34:	cbz	w8, 404d44 <ferror@plt+0x21d4>
  404d38:	ldr	w8, [x25, #2008]
  404d3c:	cbnz	w8, 404d60 <ferror@plt+0x21f0>
  404d40:	mov	w0, w19
  404d44:	ldp	x20, x19, [sp, #192]
  404d48:	ldp	x22, x21, [sp, #176]
  404d4c:	ldp	x24, x23, [sp, #160]
  404d50:	ldr	x25, [sp, #144]
  404d54:	ldp	x29, x30, [sp, #128]
  404d58:	add	sp, sp, #0xd0
  404d5c:	ret
  404d60:	adrp	x8, 419000 <ferror@plt+0x16490>
  404d64:	ldr	x3, [x8, #984]
  404d68:	adrp	x0, 408000 <ferror@plt+0x5490>
  404d6c:	add	x0, x0, #0x151
  404d70:	mov	w1, #0x10                  	// #16
  404d74:	mov	w2, #0x1                   	// #1
  404d78:	bl	402940 <fwrite@plt>
  404d7c:	adrp	x0, 408000 <ferror@plt+0x5490>
  404d80:	add	x0, x0, #0x1d7
  404d84:	mov	w1, w19
  404d88:	bl	404e04 <ferror@plt+0x2294>
  404d8c:	b	404d40 <ferror@plt+0x21d0>
  404d90:	ldr	w8, [x25, #2008]
  404d94:	cbz	w8, 404d40 <ferror@plt+0x21d0>
  404d98:	adrp	x8, 419000 <ferror@plt+0x16490>
  404d9c:	ldr	x3, [x8, #984]
  404da0:	adrp	x0, 408000 <ferror@plt+0x5490>
  404da4:	add	x0, x0, #0x151
  404da8:	mov	w1, #0x10                  	// #16
  404dac:	mov	w2, #0x1                   	// #1
  404db0:	bl	402940 <fwrite@plt>
  404db4:	adrp	x0, 408000 <ferror@plt+0x5490>
  404db8:	add	x0, x0, #0x1bd
  404dbc:	b	404d84 <ferror@plt+0x2214>
  404dc0:	mov	w24, #0x1                   	// #1
  404dc4:	cmp	w24, #0x6
  404dc8:	b.ne	404c10 <ferror@plt+0x20a0>  // b.any
  404dcc:	b	404c70 <ferror@plt+0x2100>
  404dd0:	adrp	x8, 419000 <ferror@plt+0x16490>
  404dd4:	ldr	x3, [x8, #984]
  404dd8:	adrp	x0, 408000 <ferror@plt+0x5490>
  404ddc:	add	x0, x0, #0x151
  404de0:	mov	w1, #0x10                  	// #16
  404de4:	mov	w2, #0x1                   	// #1
  404de8:	mov	w24, #0x1                   	// #1
  404dec:	bl	402940 <fwrite@plt>
  404df0:	adrp	x0, 408000 <ferror@plt+0x5490>
  404df4:	add	x0, x0, #0x1bd
  404df8:	mov	w1, w19
  404dfc:	bl	404e04 <ferror@plt+0x2294>
  404e00:	b	404bec <ferror@plt+0x207c>
  404e04:	sub	sp, sp, #0x120
  404e08:	stp	x29, x30, [sp, #256]
  404e0c:	add	x29, sp, #0x100
  404e10:	mov	x9, #0xffffffffffffffc8    	// #-56
  404e14:	mov	x10, sp
  404e18:	sub	x11, x29, #0x78
  404e1c:	movk	x9, #0xff80, lsl #32
  404e20:	add	x12, x29, #0x20
  404e24:	add	x10, x10, #0x80
  404e28:	add	x11, x11, #0x38
  404e2c:	stp	x28, x19, [sp, #272]
  404e30:	adrp	x19, 419000 <ferror@plt+0x16490>
  404e34:	stp	x10, x9, [x29, #-16]
  404e38:	stp	x12, x11, [x29, #-32]
  404e3c:	mov	x8, x0
  404e40:	stp	x1, x2, [x29, #-120]
  404e44:	stp	x3, x4, [x29, #-104]
  404e48:	stp	x5, x6, [x29, #-88]
  404e4c:	stur	x7, [x29, #-72]
  404e50:	stp	q0, q1, [sp]
  404e54:	ldr	x0, [x19, #984]
  404e58:	ldp	q0, q1, [x29, #-32]
  404e5c:	sub	x2, x29, #0x40
  404e60:	mov	x1, x8
  404e64:	stp	q2, q3, [sp, #32]
  404e68:	stp	q4, q5, [sp, #64]
  404e6c:	stp	q6, q7, [sp, #96]
  404e70:	stp	q0, q1, [x29, #-64]
  404e74:	bl	402ad0 <vfprintf@plt>
  404e78:	ldr	x1, [x19, #984]
  404e7c:	mov	w0, #0xa                   	// #10
  404e80:	bl	402570 <fputc@plt>
  404e84:	ldp	x28, x19, [sp, #272]
  404e88:	ldp	x29, x30, [sp, #256]
  404e8c:	add	sp, sp, #0x120
  404e90:	ret
  404e94:	stp	x29, x30, [sp, #-80]!
  404e98:	str	x28, [sp, #16]
  404e9c:	stp	x24, x23, [sp, #32]
  404ea0:	stp	x22, x21, [sp, #48]
  404ea4:	stp	x20, x19, [sp, #64]
  404ea8:	mov	x29, sp
  404eac:	sub	sp, sp, #0x1, lsl #12
  404eb0:	sub	sp, sp, #0x80
  404eb4:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c08>
  404eb8:	ldr	w8, [x8, #2008]
  404ebc:	mov	x19, x1
  404ec0:	mov	x20, x0
  404ec4:	cbnz	w8, 405030 <ferror@plt+0x24c0>
  404ec8:	mov	x0, x19
  404ecc:	bl	402800 <gnu_dev_major@plt>
  404ed0:	mov	w21, w0
  404ed4:	mov	x0, x19
  404ed8:	bl	402980 <gnu_dev_minor@plt>
  404edc:	adrp	x2, 408000 <ferror@plt+0x5490>
  404ee0:	mov	w4, w0
  404ee4:	add	x2, x2, #0x212
  404ee8:	add	x0, sp, #0x80
  404eec:	mov	w1, #0x1000                	// #4096
  404ef0:	mov	w3, w21
  404ef4:	bl	4025b0 <snprintf@plt>
  404ef8:	cmp	w0, #0x1
  404efc:	b.lt	404f1c <ferror@plt+0x23ac>  // b.tstop
  404f00:	cmp	w0, #0xfff
  404f04:	b.hi	404f1c <ferror@plt+0x23ac>  // b.pmore
  404f08:	add	x0, sp, #0x80
  404f0c:	mov	x1, xzr
  404f10:	bl	402a50 <realpath@plt>
  404f14:	mov	x22, x0
  404f18:	cbnz	x0, 40500c <ferror@plt+0x249c>
  404f1c:	mov	x0, x20
  404f20:	bl	4029a0 <dirfd@plt>
  404f24:	mov	w21, w0
  404f28:	mov	x0, x20
  404f2c:	bl	402880 <rewinddir@plt>
  404f30:	mov	x0, x20
  404f34:	bl	402750 <readdir@plt>
  404f38:	mov	x22, xzr
  404f3c:	cbz	x0, 40500c <ferror@plt+0x249c>
  404f40:	adrp	x23, 408000 <ferror@plt+0x5490>
  404f44:	add	x23, x23, #0x222
  404f48:	b	404f58 <ferror@plt+0x23e8>
  404f4c:	mov	x0, x20
  404f50:	bl	402750 <readdir@plt>
  404f54:	cbz	x0, 40500c <ferror@plt+0x249c>
  404f58:	ldrb	w8, [x0, #18]
  404f5c:	orr	w8, w8, #0x2
  404f60:	cmp	w8, #0x2
  404f64:	b.ne	404fc0 <ferror@plt+0x2450>  // b.any
  404f68:	add	x24, x0, #0x13
  404f6c:	mov	x2, sp
  404f70:	mov	w0, w21
  404f74:	mov	x1, x24
  404f78:	mov	w3, wzr
  404f7c:	bl	407a48 <ferror@plt+0x4ed8>
  404f80:	tbnz	w0, #31, 404fd0 <ferror@plt+0x2460>
  404f84:	ldr	w8, [sp, #16]
  404f88:	and	w8, w8, #0xf000
  404f8c:	cmp	w8, #0x2, lsl #12
  404f90:	mov	w8, #0x5                   	// #5
  404f94:	b.ne	404fd4 <ferror@plt+0x2464>  // b.any
  404f98:	ldr	x9, [sp, #32]
  404f9c:	cmp	x9, x19
  404fa0:	b.ne	404fd4 <ferror@plt+0x2464>  // b.any
  404fa4:	add	x0, sp, #0x80
  404fa8:	mov	w1, #0x1000                	// #4096
  404fac:	mov	x2, x23
  404fb0:	mov	x3, x24
  404fb4:	bl	4025b0 <snprintf@plt>
  404fb8:	cmp	w0, #0xfff
  404fbc:	b.ls	404fe4 <ferror@plt+0x2474>  // b.plast
  404fc0:	mov	w8, #0x5                   	// #5
  404fc4:	cmp	w8, #0x5
  404fc8:	b.ne	404fdc <ferror@plt+0x246c>  // b.any
  404fcc:	b	404f4c <ferror@plt+0x23dc>
  404fd0:	mov	w8, #0x5                   	// #5
  404fd4:	cmp	w8, #0x5
  404fd8:	b.eq	404f4c <ferror@plt+0x23dc>  // b.none
  404fdc:	cbz	w8, 404f4c <ferror@plt+0x23dc>
  404fe0:	b	40500c <ferror@plt+0x249c>
  404fe4:	add	x0, sp, #0x80
  404fe8:	mov	x1, xzr
  404fec:	bl	402a50 <realpath@plt>
  404ff0:	cmp	x0, #0x0
  404ff4:	cset	w8, ne  // ne = any
  404ff8:	mov	x22, x0
  404ffc:	lsl	w8, w8, #2
  405000:	cmp	w8, #0x5
  405004:	b.ne	404fdc <ferror@plt+0x246c>  // b.any
  405008:	b	404f4c <ferror@plt+0x23dc>
  40500c:	mov	x0, x22
  405010:	add	sp, sp, #0x1, lsl #12
  405014:	add	sp, sp, #0x80
  405018:	ldp	x20, x19, [sp, #64]
  40501c:	ldp	x22, x21, [sp, #48]
  405020:	ldp	x24, x23, [sp, #32]
  405024:	ldr	x28, [sp, #16]
  405028:	ldp	x29, x30, [sp], #80
  40502c:	ret
  405030:	adrp	x8, 419000 <ferror@plt+0x16490>
  405034:	ldr	x3, [x8, #984]
  405038:	adrp	x0, 408000 <ferror@plt+0x5490>
  40503c:	add	x0, x0, #0x151
  405040:	mov	w1, #0x10                  	// #16
  405044:	mov	w2, #0x1                   	// #1
  405048:	bl	402940 <fwrite@plt>
  40504c:	mov	x0, x19
  405050:	bl	402800 <gnu_dev_major@plt>
  405054:	mov	w21, w0
  405058:	mov	x0, x19
  40505c:	bl	402980 <gnu_dev_minor@plt>
  405060:	mov	w2, w0
  405064:	adrp	x0, 408000 <ferror@plt+0x5490>
  405068:	add	x0, x0, #0x1fa
  40506c:	mov	w1, w21
  405070:	bl	404e04 <ferror@plt+0x2294>
  405074:	b	404ec8 <ferror@plt+0x2358>
  405078:	stp	x29, x30, [sp, #-48]!
  40507c:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c08>
  405080:	ldr	w8, [x8, #2008]
  405084:	stp	x20, x19, [sp, #32]
  405088:	mov	x19, x1
  40508c:	mov	x20, x0
  405090:	str	x21, [sp, #16]
  405094:	mov	x29, sp
  405098:	cbnz	w8, 405170 <ferror@plt+0x2600>
  40509c:	mov	x0, x20
  4050a0:	bl	4051a0 <ferror@plt+0x2630>
  4050a4:	mov	x21, xzr
  4050a8:	cbz	x20, 4050bc <ferror@plt+0x254c>
  4050ac:	cbnz	w0, 4050bc <ferror@plt+0x254c>
  4050b0:	ldr	x8, [x20, #8]
  4050b4:	cmp	x8, x20
  4050b8:	csel	x21, xzr, x8, eq  // eq = none
  4050bc:	mov	x0, x19
  4050c0:	bl	402450 <strlen@plt>
  4050c4:	add	x2, x0, #0x81
  4050c8:	add	x0, x29, #0x18
  4050cc:	mov	w1, #0x8                   	// #8
  4050d0:	bl	402720 <posix_memalign@plt>
  4050d4:	cbz	w0, 4050e0 <ferror@plt+0x2570>
  4050d8:	mov	w0, #0xfffffff4            	// #-12
  4050dc:	b	405160 <ferror@plt+0x25f0>
  4050e0:	ldr	x8, [x29, #24]
  4050e4:	mov	w9, #0x12                  	// #18
  4050e8:	mov	x1, x20
  4050ec:	str	x8, [x8]
  4050f0:	ldr	x0, [x29, #24]
  4050f4:	mov	x8, #0x7f                  	// #127
  4050f8:	movk	x8, #0x15, lsl #32
  4050fc:	str	x0, [x0, #8]
  405100:	stp	x8, x9, [x0, #48]
  405104:	str	wzr, [x0, #64]
  405108:	bl	405a10 <ferror@plt+0x2ea0>
  40510c:	ldr	x8, [x29, #24]
  405110:	mov	x1, x19
  405114:	add	x0, x8, #0x80
  405118:	str	x0, [x8, #16]
  40511c:	bl	402990 <strcpy@plt>
  405120:	ldr	x8, [x29, #24]
  405124:	mov	x9, #0xffffffff00000000    	// #-4294967296
  405128:	stp	xzr, x9, [x8, #24]
  40512c:	cbz	x21, 40513c <ferror@plt+0x25cc>
  405130:	ldr	w9, [x21, #40]
  405134:	add	w9, w9, #0x1
  405138:	b	405140 <ferror@plt+0x25d0>
  40513c:	mov	w9, wzr
  405140:	mov	w0, wzr
  405144:	mov	w10, #0xffffffff            	// #-1
  405148:	movi	v0.2d, #0x0
  40514c:	stp	w9, w10, [x8, #40]
  405150:	stur	q0, [x8, #68]
  405154:	stur	q0, [x8, #84]
  405158:	stur	q0, [x8, #100]
  40515c:	str	q0, [x8, #112]
  405160:	ldp	x20, x19, [sp, #32]
  405164:	ldr	x21, [sp, #16]
  405168:	ldp	x29, x30, [sp], #48
  40516c:	ret
  405170:	adrp	x8, 419000 <ferror@plt+0x16490>
  405174:	ldr	x3, [x8, #984]
  405178:	adrp	x0, 408000 <ferror@plt+0x5490>
  40517c:	add	x0, x0, #0x151
  405180:	mov	w1, #0x10                  	// #16
  405184:	mov	w2, #0x1                   	// #1
  405188:	bl	402940 <fwrite@plt>
  40518c:	adrp	x0, 408000 <ferror@plt+0x5490>
  405190:	add	x0, x0, #0x22a
  405194:	mov	x1, x19
  405198:	bl	404e04 <ferror@plt+0x2294>
  40519c:	b	40509c <ferror@plt+0x252c>
  4051a0:	ldr	x8, [x0]
  4051a4:	cmp	x8, x0
  4051a8:	cset	w0, eq  // eq = none
  4051ac:	ret
  4051b0:	sub	sp, sp, #0x70
  4051b4:	str	x25, [sp, #48]
  4051b8:	adrp	x25, 421000 <__progname@@GLIBC_2.17+0x7c08>
  4051bc:	ldr	w8, [x25, #2008]
  4051c0:	stp	x22, x21, [sp, #80]
  4051c4:	mov	x21, x0
  4051c8:	stp	x29, x30, [sp, #32]
  4051cc:	stp	x24, x23, [sp, #64]
  4051d0:	stp	x20, x19, [sp, #96]
  4051d4:	add	x29, sp, #0x20
  4051d8:	cbnz	w8, 405344 <ferror@plt+0x27d4>
  4051dc:	adrp	x0, 408000 <ferror@plt+0x5490>
  4051e0:	adrp	x1, 408000 <ferror@plt+0x5490>
  4051e4:	add	x0, x0, #0x244
  4051e8:	add	x1, x1, #0x253
  4051ec:	bl	402630 <fopen@plt>
  4051f0:	mov	x19, x0
  4051f4:	cbz	x0, 4052cc <ferror@plt+0x275c>
  4051f8:	adrp	x0, 408000 <ferror@plt+0x5490>
  4051fc:	add	x0, x0, #0x2cf
  405200:	bl	402550 <opendir@plt>
  405204:	mov	x22, x0
  405208:	cbz	x0, 40532c <ferror@plt+0x27bc>
  40520c:	adrp	x1, 408000 <ferror@plt+0x5490>
  405210:	add	x1, x1, #0x256
  405214:	add	x2, sp, #0xc
  405218:	add	x3, x29, #0x1c
  40521c:	add	x4, x29, #0x18
  405220:	mov	x0, x19
  405224:	bl	402680 <__isoc99_fscanf@plt>
  405228:	cmp	w0, #0x1
  40522c:	b.lt	4052dc <ferror@plt+0x276c>  // b.tstop
  405230:	adrp	x23, 408000 <ferror@plt+0x5490>
  405234:	mov	w20, #0x1                   	// #1
  405238:	add	x23, x23, #0x256
  40523c:	b	405270 <ferror@plt+0x2700>
  405240:	mov	w8, #0x5                   	// #5
  405244:	cbz	w8, 405250 <ferror@plt+0x26e0>
  405248:	cmp	w8, #0x5
  40524c:	b.ne	405338 <ferror@plt+0x27c8>  // b.any
  405250:	add	x2, sp, #0xc
  405254:	add	x3, x29, #0x1c
  405258:	add	x4, x29, #0x18
  40525c:	mov	x0, x19
  405260:	mov	x1, x23
  405264:	bl	402680 <__isoc99_fscanf@plt>
  405268:	cmp	w0, #0x0
  40526c:	b.le	4052dc <ferror@plt+0x276c>
  405270:	cmp	w0, #0x3
  405274:	b.ne	405240 <ferror@plt+0x26d0>  // b.any
  405278:	add	x0, sp, #0xc
  40527c:	mov	w1, #0x45                  	// #69
  405280:	bl	402930 <strchr@plt>
  405284:	cbz	x0, 405240 <ferror@plt+0x26d0>
  405288:	ldp	w1, w0, [x29, #24]
  40528c:	bl	4025d0 <gnu_dev_makedev@plt>
  405290:	mov	x1, x0
  405294:	mov	x0, x22
  405298:	bl	404e94 <ferror@plt+0x2324>
  40529c:	cbz	x0, 405240 <ferror@plt+0x26d0>
  4052a0:	mov	x24, x0
  4052a4:	mov	x0, x21
  4052a8:	mov	x1, x24
  4052ac:	bl	405078 <ferror@plt+0x2508>
  4052b0:	mov	w20, w0
  4052b4:	mov	x0, x24
  4052b8:	bl	4028d0 <free@plt>
  4052bc:	lsr	w8, w20, #29
  4052c0:	and	w8, w8, #0x4
  4052c4:	cbnz	w8, 405248 <ferror@plt+0x26d8>
  4052c8:	b	405250 <ferror@plt+0x26e0>
  4052cc:	mov	x22, xzr
  4052d0:	mov	w20, #0x2                   	// #2
  4052d4:	cbnz	x22, 4052f0 <ferror@plt+0x2780>
  4052d8:	b	4052f8 <ferror@plt+0x2788>
  4052dc:	mov	x0, x21
  4052e0:	bl	4051a0 <ferror@plt+0x2630>
  4052e4:	cmp	w0, #0x0
  4052e8:	cset	w20, ne  // ne = any
  4052ec:	cbz	x22, 4052f8 <ferror@plt+0x2788>
  4052f0:	mov	x0, x22
  4052f4:	bl	402770 <closedir@plt>
  4052f8:	cbz	x19, 405304 <ferror@plt+0x2794>
  4052fc:	mov	x0, x19
  405300:	bl	402610 <fclose@plt>
  405304:	ldr	w8, [x25, #2008]
  405308:	cbnz	w8, 405370 <ferror@plt+0x2800>
  40530c:	mov	w0, w20
  405310:	ldp	x20, x19, [sp, #96]
  405314:	ldp	x22, x21, [sp, #80]
  405318:	ldp	x24, x23, [sp, #64]
  40531c:	ldr	x25, [sp, #48]
  405320:	ldp	x29, x30, [sp, #32]
  405324:	add	sp, sp, #0x70
  405328:	ret
  40532c:	mov	w20, #0x1                   	// #1
  405330:	cbnz	x22, 4052f0 <ferror@plt+0x2780>
  405334:	b	4052f8 <ferror@plt+0x2788>
  405338:	cmp	w8, #0x4
  40533c:	b.eq	4052ec <ferror@plt+0x277c>  // b.none
  405340:	b	40530c <ferror@plt+0x279c>
  405344:	adrp	x8, 419000 <ferror@plt+0x16490>
  405348:	ldr	x3, [x8, #984]
  40534c:	adrp	x0, 408000 <ferror@plt+0x5490>
  405350:	add	x0, x0, #0x151
  405354:	mov	w1, #0x10                  	// #16
  405358:	mov	w2, #0x1                   	// #1
  40535c:	bl	402940 <fwrite@plt>
  405360:	adrp	x0, 408000 <ferror@plt+0x5490>
  405364:	add	x0, x0, #0x237
  405368:	bl	404e04 <ferror@plt+0x2294>
  40536c:	b	4051dc <ferror@plt+0x266c>
  405370:	adrp	x8, 419000 <ferror@plt+0x16490>
  405374:	ldr	x3, [x8, #984]
  405378:	adrp	x0, 408000 <ferror@plt+0x5490>
  40537c:	add	x0, x0, #0x151
  405380:	mov	w1, #0x10                  	// #16
  405384:	mov	w2, #0x1                   	// #1
  405388:	bl	402940 <fwrite@plt>
  40538c:	adrp	x0, 408000 <ferror@plt+0x5490>
  405390:	add	x0, x0, #0x26e
  405394:	mov	w1, w20
  405398:	bl	404e04 <ferror@plt+0x2294>
  40539c:	b	40530c <ferror@plt+0x279c>
  4053a0:	sub	sp, sp, #0x60
  4053a4:	stp	x26, x25, [sp, #32]
  4053a8:	adrp	x26, 421000 <__progname@@GLIBC_2.17+0x7c08>
  4053ac:	ldr	w8, [x26, #2008]
  4053b0:	stp	x22, x21, [sp, #64]
  4053b4:	mov	x22, x0
  4053b8:	stp	x29, x30, [sp, #16]
  4053bc:	stp	x24, x23, [sp, #48]
  4053c0:	stp	x20, x19, [sp, #80]
  4053c4:	add	x29, sp, #0x10
  4053c8:	cbnz	w8, 405548 <ferror@plt+0x29d8>
  4053cc:	adrp	x0, 407000 <ferror@plt+0x4490>
  4053d0:	add	x0, x0, #0xc65
  4053d4:	bl	405a3c <ferror@plt+0x2ecc>
  4053d8:	mov	x19, x0
  4053dc:	cbz	x0, 4054e8 <ferror@plt+0x2978>
  4053e0:	adrp	x0, 408000 <ferror@plt+0x5490>
  4053e4:	add	x0, x0, #0x2cf
  4053e8:	str	x19, [sp, #8]
  4053ec:	bl	402550 <opendir@plt>
  4053f0:	mov	x21, x0
  4053f4:	cbz	x0, 405508 <ferror@plt+0x2998>
  4053f8:	adrp	x1, 408000 <ferror@plt+0x5490>
  4053fc:	add	x1, x1, #0x288
  405400:	add	x0, sp, #0x8
  405404:	bl	402830 <strsep@plt>
  405408:	cbz	x0, 4054f4 <ferror@plt+0x2984>
  40540c:	adrp	x23, 408000 <ferror@plt+0x5490>
  405410:	mov	x25, x0
  405414:	mov	w20, #0x1                   	// #1
  405418:	add	x23, x23, #0x288
  40541c:	b	405434 <ferror@plt+0x28c4>
  405420:	add	x0, sp, #0x8
  405424:	mov	x1, x23
  405428:	bl	402830 <strsep@plt>
  40542c:	mov	x25, x0
  405430:	cbz	x0, 4054f4 <ferror@plt+0x2984>
  405434:	ldrb	w8, [x25]
  405438:	cbz	w8, 4054cc <ferror@plt+0x295c>
  40543c:	mov	x0, x25
  405440:	bl	405a9c <ferror@plt+0x2f2c>
  405444:	mov	x24, x0
  405448:	mov	w0, #0x4                   	// #4
  40544c:	mov	w1, wzr
  405450:	bl	4025d0 <gnu_dev_makedev@plt>
  405454:	cmp	x24, x0
  405458:	b.ne	405490 <ferror@plt+0x2920>  // b.any
  40545c:	mov	x0, x25
  405460:	bl	405a3c <ferror@plt+0x2ecc>
  405464:	cbz	x0, 405488 <ferror@plt+0x2918>
  405468:	mov	x25, x0
  40546c:	bl	405a9c <ferror@plt+0x2f2c>
  405470:	mov	x24, x0
  405474:	mov	x0, x25
  405478:	bl	4028d0 <free@plt>
  40547c:	mov	w8, wzr
  405480:	cbnz	w8, 4054c4 <ferror@plt+0x2954>
  405484:	b	405490 <ferror@plt+0x2920>
  405488:	mov	w8, #0x5                   	// #5
  40548c:	cbnz	w8, 4054c4 <ferror@plt+0x2954>
  405490:	mov	x0, x21
  405494:	mov	x1, x24
  405498:	bl	404e94 <ferror@plt+0x2324>
  40549c:	cbz	x0, 4054cc <ferror@plt+0x295c>
  4054a0:	mov	x24, x0
  4054a4:	mov	x0, x22
  4054a8:	mov	x1, x24
  4054ac:	bl	405078 <ferror@plt+0x2508>
  4054b0:	mov	w20, w0
  4054b4:	mov	x0, x24
  4054b8:	bl	4028d0 <free@plt>
  4054bc:	lsr	w8, w20, #29
  4054c0:	and	w8, w8, #0x4
  4054c4:	cbnz	w8, 4054d4 <ferror@plt+0x2964>
  4054c8:	b	405420 <ferror@plt+0x28b0>
  4054cc:	mov	w8, #0x5                   	// #5
  4054d0:	cbz	w8, 405420 <ferror@plt+0x28b0>
  4054d4:	cmp	w8, #0x5
  4054d8:	b.eq	405420 <ferror@plt+0x28b0>  // b.none
  4054dc:	cmp	w8, #0x4
  4054e0:	b.eq	40550c <ferror@plt+0x299c>  // b.none
  4054e4:	b	405528 <ferror@plt+0x29b8>
  4054e8:	mov	x21, xzr
  4054ec:	mov	w20, #0x2                   	// #2
  4054f0:	b	40550c <ferror@plt+0x299c>
  4054f4:	mov	x0, x22
  4054f8:	bl	4051a0 <ferror@plt+0x2630>
  4054fc:	cmp	w0, #0x0
  405500:	cset	w20, ne  // ne = any
  405504:	b	40550c <ferror@plt+0x299c>
  405508:	mov	w20, #0x1                   	// #1
  40550c:	mov	x0, x19
  405510:	bl	4028d0 <free@plt>
  405514:	cbz	x21, 405520 <ferror@plt+0x29b0>
  405518:	mov	x0, x21
  40551c:	bl	402770 <closedir@plt>
  405520:	ldr	w8, [x26, #2008]
  405524:	cbnz	w8, 405574 <ferror@plt+0x2a04>
  405528:	mov	w0, w20
  40552c:	ldp	x20, x19, [sp, #80]
  405530:	ldp	x22, x21, [sp, #64]
  405534:	ldp	x24, x23, [sp, #48]
  405538:	ldp	x26, x25, [sp, #32]
  40553c:	ldp	x29, x30, [sp, #16]
  405540:	add	sp, sp, #0x60
  405544:	ret
  405548:	adrp	x8, 419000 <ferror@plt+0x16490>
  40554c:	ldr	x3, [x8, #984]
  405550:	adrp	x0, 408000 <ferror@plt+0x5490>
  405554:	add	x0, x0, #0x151
  405558:	mov	w1, #0x10                  	// #16
  40555c:	mov	w2, #0x1                   	// #1
  405560:	bl	402940 <fwrite@plt>
  405564:	adrp	x0, 408000 <ferror@plt+0x5490>
  405568:	add	x0, x0, #0x27c
  40556c:	bl	404e04 <ferror@plt+0x2294>
  405570:	b	4053cc <ferror@plt+0x285c>
  405574:	adrp	x8, 419000 <ferror@plt+0x16490>
  405578:	ldr	x3, [x8, #984]
  40557c:	adrp	x0, 408000 <ferror@plt+0x5490>
  405580:	add	x0, x0, #0x151
  405584:	mov	w1, #0x10                  	// #16
  405588:	mov	w2, #0x1                   	// #1
  40558c:	bl	402940 <fwrite@plt>
  405590:	adrp	x0, 408000 <ferror@plt+0x5490>
  405594:	add	x0, x0, #0x28d
  405598:	mov	w1, w20
  40559c:	bl	404e04 <ferror@plt+0x2294>
  4055a0:	b	405528 <ferror@plt+0x29b8>
  4055a4:	sub	sp, sp, #0x80
  4055a8:	stp	x24, x23, [sp, #80]
  4055ac:	adrp	x24, 421000 <__progname@@GLIBC_2.17+0x7c08>
  4055b0:	ldr	w8, [x24, #2008]
  4055b4:	stp	x22, x21, [sp, #96]
  4055b8:	mov	x22, x0
  4055bc:	stp	x29, x30, [sp, #32]
  4055c0:	stp	x28, x27, [sp, #48]
  4055c4:	stp	x26, x25, [sp, #64]
  4055c8:	stp	x20, x19, [sp, #112]
  4055cc:	add	x29, sp, #0x20
  4055d0:	cbnz	w8, 4057d4 <ferror@plt+0x2c64>
  4055d4:	adrp	x0, 408000 <ferror@plt+0x5490>
  4055d8:	add	x0, x0, #0x2ea
  4055dc:	bl	405b44 <ferror@plt+0x2fd4>
  4055e0:	mov	x19, x0
  4055e4:	cbz	x0, 405764 <ferror@plt+0x2bf4>
  4055e8:	adrp	x0, 408000 <ferror@plt+0x5490>
  4055ec:	add	x0, x0, #0x2cf
  4055f0:	stur	x19, [x29, #-8]
  4055f4:	bl	402550 <opendir@plt>
  4055f8:	mov	x21, x0
  4055fc:	cbz	x0, 405784 <ferror@plt+0x2c14>
  405600:	adrp	x1, 408000 <ferror@plt+0x5490>
  405604:	add	x1, x1, #0x288
  405608:	sub	x0, x29, #0x8
  40560c:	bl	402830 <strsep@plt>
  405610:	cbz	x0, 405770 <ferror@plt+0x2c00>
  405614:	adrp	x23, 408000 <ferror@plt+0x5490>
  405618:	adrp	x25, 408000 <ferror@plt+0x5490>
  40561c:	adrp	x26, 408000 <ferror@plt+0x5490>
  405620:	mov	x27, x0
  405624:	mov	w20, #0x1                   	// #1
  405628:	add	x23, x23, #0x2f8
  40562c:	add	x25, x25, #0x222
  405630:	add	x26, x26, #0x288
  405634:	b	40564c <ferror@plt+0x2adc>
  405638:	sub	x0, x29, #0x8
  40563c:	mov	x1, x26
  405640:	bl	402830 <strsep@plt>
  405644:	mov	x27, x0
  405648:	cbz	x0, 405770 <ferror@plt+0x2c00>
  40564c:	ldrb	w8, [x27]
  405650:	cmp	w8, #0x63
  405654:	b.ne	40566c <ferror@plt+0x2afc>  // b.any
  405658:	mov	w2, #0x8                   	// #8
  40565c:	mov	x0, x27
  405660:	mov	x1, x23
  405664:	bl	4026b0 <strncmp@plt>
  405668:	cbz	w0, 405680 <ferror@plt+0x2b10>
  40566c:	mov	w8, #0x5                   	// #5
  405670:	cbz	w8, 405638 <ferror@plt+0x2ac8>
  405674:	cmp	w8, #0x5
  405678:	b.eq	405638 <ferror@plt+0x2ac8>  // b.none
  40567c:	b	40578c <ferror@plt+0x2c1c>
  405680:	add	x28, x27, #0x8
  405684:	adrp	x1, 408000 <ferror@plt+0x5490>
  405688:	mov	x0, x28
  40568c:	add	x1, x1, #0x301
  405690:	bl	402850 <strcmp@plt>
  405694:	add	x8, x27, #0xc
  405698:	cmp	w0, #0x0
  40569c:	csel	x27, x8, x28, eq  // eq = none
  4056a0:	mov	w1, #0x2c                  	// #44
  4056a4:	mov	x0, x27
  4056a8:	bl	402930 <strchr@plt>
  4056ac:	cbz	x0, 4056b4 <ferror@plt+0x2b44>
  4056b0:	strb	wzr, [x0]
  4056b4:	add	x0, sp, #0x8
  4056b8:	mov	x1, x25
  4056bc:	mov	x2, x27
  4056c0:	bl	402590 <asprintf@plt>
  4056c4:	tbnz	w0, #31, 40566c <ferror@plt+0x2afc>
  4056c8:	ldr	x0, [sp, #8]
  4056cc:	mov	w1, #0x902                 	// #2306
  4056d0:	movk	w1, #0x8, lsl #16
  4056d4:	bl	402660 <open@plt>
  4056d8:	ldr	x8, [sp, #8]
  4056dc:	mov	w27, w0
  4056e0:	mov	x0, x8
  4056e4:	bl	4028d0 <free@plt>
  4056e8:	tbnz	w27, #31, 40566c <ferror@plt+0x2afc>
  4056ec:	mov	w1, #0x5432                	// #21554
  4056f0:	sub	x2, x29, #0xc
  4056f4:	movk	w1, #0x8004, lsl #16
  4056f8:	mov	w0, w27
  4056fc:	bl	402b40 <ioctl@plt>
  405700:	tbnz	w0, #31, 405750 <ferror@plt+0x2be0>
  405704:	ldur	w28, [x29, #-12]
  405708:	mov	w0, w27
  40570c:	bl	402780 <close@plt>
  405710:	mov	x0, x21
  405714:	mov	x1, x28
  405718:	bl	404e94 <ferror@plt+0x2324>
  40571c:	str	x0, [sp, #8]
  405720:	cbz	x0, 40566c <ferror@plt+0x2afc>
  405724:	mov	x1, x0
  405728:	mov	x0, x22
  40572c:	bl	405078 <ferror@plt+0x2508>
  405730:	ldr	x8, [sp, #8]
  405734:	mov	w20, w0
  405738:	mov	x0, x8
  40573c:	bl	4028d0 <free@plt>
  405740:	lsr	w8, w20, #29
  405744:	and	w8, w8, #0x4
  405748:	cbnz	w8, 405674 <ferror@plt+0x2b04>
  40574c:	b	405638 <ferror@plt+0x2ac8>
  405750:	mov	w0, w27
  405754:	bl	402780 <close@plt>
  405758:	mov	w8, #0x5                   	// #5
  40575c:	cbnz	w8, 405674 <ferror@plt+0x2b04>
  405760:	b	405638 <ferror@plt+0x2ac8>
  405764:	mov	x21, xzr
  405768:	mov	w20, #0x2                   	// #2
  40576c:	b	405794 <ferror@plt+0x2c24>
  405770:	mov	x0, x22
  405774:	bl	4051a0 <ferror@plt+0x2630>
  405778:	cmp	w0, #0x0
  40577c:	cset	w20, ne  // ne = any
  405780:	b	405794 <ferror@plt+0x2c24>
  405784:	mov	w20, #0x1                   	// #1
  405788:	b	405794 <ferror@plt+0x2c24>
  40578c:	cmp	w8, #0x4
  405790:	b.ne	405800 <ferror@plt+0x2c90>  // b.any
  405794:	cbz	x21, 4057a0 <ferror@plt+0x2c30>
  405798:	mov	x0, x21
  40579c:	bl	402770 <closedir@plt>
  4057a0:	mov	x0, x19
  4057a4:	bl	4028d0 <free@plt>
  4057a8:	ldr	w8, [x24, #2008]
  4057ac:	cbnz	w8, 405804 <ferror@plt+0x2c94>
  4057b0:	mov	w0, w20
  4057b4:	ldp	x20, x19, [sp, #112]
  4057b8:	ldp	x22, x21, [sp, #96]
  4057bc:	ldp	x24, x23, [sp, #80]
  4057c0:	ldp	x26, x25, [sp, #64]
  4057c4:	ldp	x28, x27, [sp, #48]
  4057c8:	ldp	x29, x30, [sp, #32]
  4057cc:	add	sp, sp, #0x80
  4057d0:	ret
  4057d4:	adrp	x8, 419000 <ferror@plt+0x16490>
  4057d8:	ldr	x3, [x8, #984]
  4057dc:	adrp	x0, 408000 <ferror@plt+0x5490>
  4057e0:	add	x0, x0, #0x151
  4057e4:	mov	w1, #0x10                  	// #16
  4057e8:	mov	w2, #0x1                   	// #1
  4057ec:	bl	402940 <fwrite@plt>
  4057f0:	adrp	x0, 408000 <ferror@plt+0x5490>
  4057f4:	add	x0, x0, #0x2d4
  4057f8:	bl	404e04 <ferror@plt+0x2294>
  4057fc:	b	4055d4 <ferror@plt+0x2a64>
  405800:	b	4057b0 <ferror@plt+0x2c40>
  405804:	adrp	x8, 419000 <ferror@plt+0x16490>
  405808:	ldr	x3, [x8, #984]
  40580c:	adrp	x0, 408000 <ferror@plt+0x5490>
  405810:	add	x0, x0, #0x151
  405814:	mov	w1, #0x10                  	// #16
  405818:	mov	w2, #0x1                   	// #1
  40581c:	bl	402940 <fwrite@plt>
  405820:	adrp	x0, 408000 <ferror@plt+0x5490>
  405824:	add	x0, x0, #0x305
  405828:	mov	w1, w20
  40582c:	bl	404e04 <ferror@plt+0x2294>
  405830:	b	4057b0 <ferror@plt+0x2c40>
  405834:	sub	sp, sp, #0x60
  405838:	stp	x26, x25, [sp, #32]
  40583c:	adrp	x26, 421000 <__progname@@GLIBC_2.17+0x7c08>
  405840:	ldr	w8, [x26, #2008]
  405844:	stp	x22, x21, [sp, #64]
  405848:	stp	x20, x19, [sp, #80]
  40584c:	mov	x20, x2
  405850:	mov	w19, w1
  405854:	mov	x22, x0
  405858:	stp	x29, x30, [sp, #16]
  40585c:	stp	x24, x23, [sp, #48]
  405860:	add	x29, sp, #0x10
  405864:	cbnz	w8, 405890 <ferror@plt+0x2d20>
  405868:	cbz	x20, 4058bc <ferror@plt+0x2d4c>
  40586c:	ldrb	w8, [x20]
  405870:	cbz	w8, 4058bc <ferror@plt+0x2d4c>
  405874:	mov	w1, #0x902                 	// #2306
  405878:	movk	w1, #0x8, lsl #16
  40587c:	mov	x0, x20
  405880:	bl	402660 <open@plt>
  405884:	mov	w21, w0
  405888:	tbz	w0, #31, 4058cc <ferror@plt+0x2d5c>
  40588c:	b	405970 <ferror@plt+0x2e00>
  405890:	adrp	x8, 419000 <ferror@plt+0x16490>
  405894:	ldr	x3, [x8, #984]
  405898:	adrp	x0, 408000 <ferror@plt+0x5490>
  40589c:	add	x0, x0, #0x151
  4058a0:	mov	w1, #0x10                  	// #16
  4058a4:	mov	w2, #0x1                   	// #1
  4058a8:	bl	402940 <fwrite@plt>
  4058ac:	adrp	x0, 408000 <ferror@plt+0x5490>
  4058b0:	add	x0, x0, #0x31c
  4058b4:	bl	404e04 <ferror@plt+0x2294>
  4058b8:	cbnz	x20, 40586c <ferror@plt+0x2cfc>
  4058bc:	mov	w0, w19
  4058c0:	bl	402490 <dup@plt>
  4058c4:	mov	w21, w0
  4058c8:	tbnz	w0, #31, 405970 <ferror@plt+0x2e00>
  4058cc:	mov	w1, #0x5432                	// #21554
  4058d0:	sub	x2, x29, #0x4
  4058d4:	movk	w1, #0x8004, lsl #16
  4058d8:	mov	w0, w21
  4058dc:	bl	402b40 <ioctl@plt>
  4058e0:	tbnz	w0, #31, 405970 <ferror@plt+0x2e00>
  4058e4:	ldur	w23, [x29, #-4]
  4058e8:	adrp	x0, 408000 <ferror@plt+0x5490>
  4058ec:	add	x0, x0, #0x2cf
  4058f0:	bl	402550 <opendir@plt>
  4058f4:	cbz	x0, 405970 <ferror@plt+0x2e00>
  4058f8:	mov	x1, x23
  4058fc:	mov	x25, x0
  405900:	bl	404e94 <ferror@plt+0x2324>
  405904:	mov	x24, x0
  405908:	mov	x0, x25
  40590c:	bl	402770 <closedir@plt>
  405910:	cbnz	x24, 405948 <ferror@plt+0x2dd8>
  405914:	cbz	x20, 405924 <ferror@plt+0x2db4>
  405918:	ldrb	w8, [x20]
  40591c:	mov	x0, x20
  405920:	cbnz	w8, 40592c <ferror@plt+0x2dbc>
  405924:	mov	w0, w19
  405928:	bl	402510 <ttyname@plt>
  40592c:	adrp	x8, 408000 <ferror@plt+0x5490>
  405930:	add	x8, x8, #0x32c
  405934:	cmp	x0, #0x0
  405938:	csel	x0, x8, x0, eq  // eq = none
  40593c:	bl	402760 <strdup@plt>
  405940:	mov	x24, x0
  405944:	cbz	x0, 4059ec <ferror@plt+0x2e7c>
  405948:	mov	x0, x22
  40594c:	mov	x1, x24
  405950:	bl	405078 <ferror@plt+0x2508>
  405954:	mov	w23, w0
  405958:	mov	x0, x24
  40595c:	bl	4028d0 <free@plt>
  405960:	tbnz	w23, #31, 405974 <ferror@plt+0x2e04>
  405964:	mov	x0, x22
  405968:	bl	4051a0 <ferror@plt+0x2630>
  40596c:	cbz	w0, 4059d8 <ferror@plt+0x2e68>
  405970:	mov	w23, #0x1                   	// #1
  405974:	tbnz	w21, #31, 405980 <ferror@plt+0x2e10>
  405978:	mov	w0, w21
  40597c:	bl	402780 <close@plt>
  405980:	ldr	w8, [x26, #2008]
  405984:	cbnz	w8, 4059a8 <ferror@plt+0x2e38>
  405988:	mov	w0, w23
  40598c:	ldp	x20, x19, [sp, #80]
  405990:	ldp	x22, x21, [sp, #64]
  405994:	ldp	x24, x23, [sp, #48]
  405998:	ldp	x26, x25, [sp, #32]
  40599c:	ldp	x29, x30, [sp, #16]
  4059a0:	add	sp, sp, #0x60
  4059a4:	ret
  4059a8:	adrp	x8, 419000 <ferror@plt+0x16490>
  4059ac:	ldr	x3, [x8, #984]
  4059b0:	adrp	x0, 408000 <ferror@plt+0x5490>
  4059b4:	add	x0, x0, #0x151
  4059b8:	mov	w1, #0x10                  	// #16
  4059bc:	mov	w2, #0x1                   	// #1
  4059c0:	bl	402940 <fwrite@plt>
  4059c4:	adrp	x0, 408000 <ferror@plt+0x5490>
  4059c8:	add	x0, x0, #0x336
  4059cc:	mov	w1, w23
  4059d0:	bl	404e04 <ferror@plt+0x2294>
  4059d4:	b	405988 <ferror@plt+0x2e18>
  4059d8:	cbz	x22, 4059f4 <ferror@plt+0x2e84>
  4059dc:	ldr	x8, [x22, #8]
  4059e0:	cmp	x8, x22
  4059e4:	csel	x8, xzr, x8, eq  // eq = none
  4059e8:	b	4059f8 <ferror@plt+0x2e88>
  4059ec:	mov	w23, #0xfffffff4            	// #-12
  4059f0:	b	405974 <ferror@plt+0x2e04>
  4059f4:	mov	x8, xzr
  4059f8:	cbz	x8, 405974 <ferror@plt+0x2e04>
  4059fc:	cbz	x20, 405a08 <ferror@plt+0x2e98>
  405a00:	ldrb	w9, [x20]
  405a04:	cbnz	w9, 405974 <ferror@plt+0x2e04>
  405a08:	str	w19, [x8, #36]
  405a0c:	b	405974 <ferror@plt+0x2e04>
  405a10:	stp	x29, x30, [sp, #-16]!
  405a14:	mov	x2, x1
  405a18:	ldr	x1, [x1, #8]
  405a1c:	mov	x29, sp
  405a20:	bl	405a2c <ferror@plt+0x2ebc>
  405a24:	ldp	x29, x30, [sp], #16
  405a28:	ret
  405a2c:	str	x0, [x2, #8]
  405a30:	stp	x2, x1, [x0]
  405a34:	str	x0, [x1]
  405a38:	ret
  405a3c:	stp	x29, x30, [sp, #-32]!
  405a40:	str	x19, [sp, #16]
  405a44:	mov	x29, sp
  405a48:	cbz	x0, 405a88 <ferror@plt+0x2f18>
  405a4c:	ldrb	w8, [x0]
  405a50:	mov	x2, x0
  405a54:	cbz	w8, 405a88 <ferror@plt+0x2f18>
  405a58:	adrp	x1, 408000 <ferror@plt+0x5490>
  405a5c:	add	x1, x1, #0x29a
  405a60:	add	x0, x29, #0x18
  405a64:	bl	402590 <asprintf@plt>
  405a68:	tbnz	w0, #31, 405a88 <ferror@plt+0x2f18>
  405a6c:	ldr	x0, [x29, #24]
  405a70:	bl	405b44 <ferror@plt+0x2fd4>
  405a74:	ldr	x8, [x29, #24]
  405a78:	mov	x19, x0
  405a7c:	mov	x0, x8
  405a80:	bl	4028d0 <free@plt>
  405a84:	b	405a8c <ferror@plt+0x2f1c>
  405a88:	mov	x19, xzr
  405a8c:	mov	x0, x19
  405a90:	ldr	x19, [sp, #16]
  405a94:	ldp	x29, x30, [sp], #32
  405a98:	ret
  405a9c:	sub	sp, sp, #0x30
  405aa0:	stp	x29, x30, [sp, #16]
  405aa4:	stp	x20, x19, [sp, #32]
  405aa8:	add	x29, sp, #0x10
  405aac:	cbz	x0, 405b0c <ferror@plt+0x2f9c>
  405ab0:	ldrb	w8, [x0]
  405ab4:	mov	x2, x0
  405ab8:	cbz	w8, 405b0c <ferror@plt+0x2f9c>
  405abc:	adrp	x1, 408000 <ferror@plt+0x5490>
  405ac0:	add	x1, x1, #0x2be
  405ac4:	add	x0, sp, #0x8
  405ac8:	bl	402590 <asprintf@plt>
  405acc:	tbnz	w0, #31, 405b0c <ferror@plt+0x2f9c>
  405ad0:	ldr	x0, [sp, #8]
  405ad4:	bl	405b44 <ferror@plt+0x2fd4>
  405ad8:	cbz	x0, 405b14 <ferror@plt+0x2fa4>
  405adc:	adrp	x1, 408000 <ferror@plt+0x5490>
  405ae0:	add	x1, x1, #0x20c
  405ae4:	add	x2, sp, #0x4
  405ae8:	mov	x3, sp
  405aec:	mov	x19, x0
  405af0:	bl	402a60 <__isoc99_sscanf@plt>
  405af4:	cmp	w0, #0x2
  405af8:	b.ne	405b1c <ferror@plt+0x2fac>  // b.any
  405afc:	ldp	w1, w0, [sp]
  405b00:	bl	4025d0 <gnu_dev_makedev@plt>
  405b04:	mov	x20, x0
  405b08:	b	405b20 <ferror@plt+0x2fb0>
  405b0c:	mov	x20, xzr
  405b10:	b	405b30 <ferror@plt+0x2fc0>
  405b14:	mov	x20, xzr
  405b18:	b	405b28 <ferror@plt+0x2fb8>
  405b1c:	mov	x20, xzr
  405b20:	mov	x0, x19
  405b24:	bl	4028d0 <free@plt>
  405b28:	ldr	x0, [sp, #8]
  405b2c:	bl	4028d0 <free@plt>
  405b30:	mov	x0, x20
  405b34:	ldp	x20, x19, [sp, #32]
  405b38:	ldp	x29, x30, [sp, #16]
  405b3c:	add	sp, sp, #0x30
  405b40:	ret
  405b44:	sub	sp, sp, #0x30
  405b48:	adrp	x8, 421000 <__progname@@GLIBC_2.17+0x7c08>
  405b4c:	ldr	w8, [x8, #2008]
  405b50:	stp	x29, x30, [sp, #16]
  405b54:	str	x19, [sp, #32]
  405b58:	add	x29, sp, #0x10
  405b5c:	mov	x19, x0
  405b60:	str	xzr, [x29, #24]
  405b64:	str	xzr, [sp, #8]
  405b68:	cbnz	w8, 405bd8 <ferror@plt+0x3068>
  405b6c:	adrp	x1, 408000 <ferror@plt+0x5490>
  405b70:	add	x1, x1, #0x253
  405b74:	mov	x0, x19
  405b78:	bl	402630 <fopen@plt>
  405b7c:	cbz	x0, 405bc8 <ferror@plt+0x3058>
  405b80:	mov	x19, x0
  405b84:	add	x0, x29, #0x18
  405b88:	add	x1, sp, #0x8
  405b8c:	mov	x2, x19
  405b90:	bl	4028b0 <getline@plt>
  405b94:	tbnz	x0, #63, 405bbc <ferror@plt+0x304c>
  405b98:	cbz	x0, 405ba8 <ferror@plt+0x3038>
  405b9c:	ldr	x8, [x29, #24]
  405ba0:	add	x8, x0, x8
  405ba4:	sturb	wzr, [x8, #-1]
  405ba8:	ldr	x0, [x29, #24]
  405bac:	mov	w1, #0xa                   	// #10
  405bb0:	bl	402930 <strchr@plt>
  405bb4:	cbz	x0, 405bbc <ferror@plt+0x304c>
  405bb8:	strb	wzr, [x0]
  405bbc:	mov	x0, x19
  405bc0:	bl	402610 <fclose@plt>
  405bc4:	ldr	x0, [x29, #24]
  405bc8:	ldr	x19, [sp, #32]
  405bcc:	ldp	x29, x30, [sp, #16]
  405bd0:	add	sp, sp, #0x30
  405bd4:	ret
  405bd8:	adrp	x8, 419000 <ferror@plt+0x16490>
  405bdc:	ldr	x3, [x8, #984]
  405be0:	adrp	x0, 408000 <ferror@plt+0x5490>
  405be4:	add	x0, x0, #0x151
  405be8:	mov	w1, #0x10                  	// #16
  405bec:	mov	w2, #0x1                   	// #1
  405bf0:	bl	402940 <fwrite@plt>
  405bf4:	adrp	x0, 408000 <ferror@plt+0x5490>
  405bf8:	add	x0, x0, #0x2b3
  405bfc:	mov	x1, x19
  405c00:	bl	404e04 <ferror@plt+0x2294>
  405c04:	b	405b6c <ferror@plt+0x2ffc>
  405c08:	adrp	x8, 419000 <ferror@plt+0x16490>
  405c0c:	str	w0, [x8, #976]
  405c10:	ret
  405c14:	sub	sp, sp, #0x80
  405c18:	stp	x29, x30, [sp, #32]
  405c1c:	stp	x28, x27, [sp, #48]
  405c20:	stp	x26, x25, [sp, #64]
  405c24:	stp	x24, x23, [sp, #80]
  405c28:	stp	x22, x21, [sp, #96]
  405c2c:	stp	x20, x19, [sp, #112]
  405c30:	add	x29, sp, #0x20
  405c34:	str	xzr, [x1]
  405c38:	cbz	x0, 405c74 <ferror@plt+0x3104>
  405c3c:	ldrb	w8, [x0]
  405c40:	mov	x21, x0
  405c44:	cbz	w8, 405c74 <ferror@plt+0x3104>
  405c48:	mov	x20, x2
  405c4c:	mov	x19, x1
  405c50:	bl	402870 <__ctype_b_loc@plt>
  405c54:	ldr	x8, [x0]
  405c58:	mov	x23, x0
  405c5c:	mov	x9, x21
  405c60:	ldrb	w10, [x9], #1
  405c64:	ldrh	w11, [x8, x10, lsl #1]
  405c68:	tbnz	w11, #13, 405c60 <ferror@plt+0x30f0>
  405c6c:	cmp	w10, #0x2d
  405c70:	b.ne	405c8c <ferror@plt+0x311c>  // b.any
  405c74:	mov	w21, #0xffffffea            	// #-22
  405c78:	tbz	w21, #31, 405eb8 <ferror@plt+0x3348>
  405c7c:	neg	w19, w21
  405c80:	bl	402af0 <__errno_location@plt>
  405c84:	str	w19, [x0]
  405c88:	b	405eb8 <ferror@plt+0x3348>
  405c8c:	bl	402af0 <__errno_location@plt>
  405c90:	mov	x25, x0
  405c94:	str	wzr, [x0]
  405c98:	sub	x1, x29, #0x8
  405c9c:	mov	x0, x21
  405ca0:	mov	w2, wzr
  405ca4:	stur	xzr, [x29, #-8]
  405ca8:	bl	4027e0 <strtoumax@plt>
  405cac:	ldur	x24, [x29, #-8]
  405cb0:	str	x0, [sp, #16]
  405cb4:	cmp	x24, x21
  405cb8:	b.eq	405cd0 <ferror@plt+0x3160>  // b.none
  405cbc:	add	x8, x0, #0x1
  405cc0:	cmp	x8, #0x1
  405cc4:	b.hi	405ce8 <ferror@plt+0x3178>  // b.pmore
  405cc8:	ldr	w8, [x25]
  405ccc:	cbz	w8, 405ce8 <ferror@plt+0x3178>
  405cd0:	ldr	w8, [x25]
  405cd4:	mov	w9, #0xffffffea            	// #-22
  405cd8:	cmp	w8, #0x0
  405cdc:	csneg	w21, w9, w8, eq  // eq = none
  405ce0:	tbz	w21, #31, 405eb8 <ferror@plt+0x3348>
  405ce4:	b	405c7c <ferror@plt+0x310c>
  405ce8:	cbz	x24, 405ea8 <ferror@plt+0x3338>
  405cec:	ldrb	w8, [x24]
  405cf0:	cbz	w8, 405ea8 <ferror@plt+0x3338>
  405cf4:	mov	w28, wzr
  405cf8:	mov	w21, wzr
  405cfc:	mov	x22, xzr
  405d00:	b	405d18 <ferror@plt+0x31a8>
  405d04:	mov	x27, xzr
  405d08:	cbz	x22, 405da0 <ferror@plt+0x3230>
  405d0c:	mov	w21, #0xffffffea            	// #-22
  405d10:	mov	w8, wzr
  405d14:	tbz	wzr, #0, 405eb4 <ferror@plt+0x3344>
  405d18:	ldrb	w8, [x24, #1]
  405d1c:	cmp	w8, #0x61
  405d20:	b.le	405d60 <ferror@plt+0x31f0>
  405d24:	cmp	w8, #0x62
  405d28:	b.eq	405d68 <ferror@plt+0x31f8>  // b.none
  405d2c:	cmp	w8, #0x69
  405d30:	b.ne	405d74 <ferror@plt+0x3204>  // b.any
  405d34:	ldrb	w9, [x24, #2]
  405d38:	orr	w9, w9, #0x20
  405d3c:	cmp	w9, #0x62
  405d40:	b.ne	405d4c <ferror@plt+0x31dc>  // b.any
  405d44:	ldrb	w9, [x24, #3]
  405d48:	cbz	w9, 405edc <ferror@plt+0x336c>
  405d4c:	cmp	w8, #0x42
  405d50:	b.eq	405d68 <ferror@plt+0x31f8>  // b.none
  405d54:	cmp	w8, #0x62
  405d58:	b.ne	405d70 <ferror@plt+0x3200>  // b.any
  405d5c:	b	405d68 <ferror@plt+0x31f8>
  405d60:	cmp	w8, #0x42
  405d64:	b.ne	405d70 <ferror@plt+0x3200>  // b.any
  405d68:	ldrb	w9, [x24, #2]
  405d6c:	cbz	w9, 405ee4 <ferror@plt+0x3374>
  405d70:	cbz	w8, 405edc <ferror@plt+0x336c>
  405d74:	bl	4025e0 <localeconv@plt>
  405d78:	cbz	x0, 405d88 <ferror@plt+0x3218>
  405d7c:	ldr	x26, [x0]
  405d80:	cbnz	x26, 405d90 <ferror@plt+0x3220>
  405d84:	b	405d04 <ferror@plt+0x3194>
  405d88:	mov	x26, xzr
  405d8c:	cbz	x26, 405d04 <ferror@plt+0x3194>
  405d90:	mov	x0, x26
  405d94:	bl	402450 <strlen@plt>
  405d98:	mov	x27, x0
  405d9c:	cbnz	x22, 405d0c <ferror@plt+0x319c>
  405da0:	mov	w8, wzr
  405da4:	cbz	x26, 405e20 <ferror@plt+0x32b0>
  405da8:	ldrb	w9, [x24]
  405dac:	cbz	w9, 405e2c <ferror@plt+0x32bc>
  405db0:	mov	x0, x26
  405db4:	mov	x1, x24
  405db8:	mov	x2, x27
  405dbc:	bl	4026b0 <strncmp@plt>
  405dc0:	cbnz	w0, 405d0c <ferror@plt+0x319c>
  405dc4:	add	x24, x24, x27
  405dc8:	ldrb	w8, [x24]
  405dcc:	cmp	w8, #0x30
  405dd0:	b.ne	405de4 <ferror@plt+0x3274>  // b.any
  405dd4:	ldrb	w8, [x24, #1]!
  405dd8:	add	w28, w28, #0x1
  405ddc:	cmp	w8, #0x30
  405de0:	b.eq	405dd4 <ferror@plt+0x3264>  // b.none
  405de4:	ldr	x9, [x23]
  405de8:	sxtb	x8, w8
  405dec:	ldrh	w8, [x9, x8, lsl #1]
  405df0:	tbnz	w8, #11, 405e38 <ferror@plt+0x32c8>
  405df4:	mov	x22, xzr
  405df8:	stur	x24, [x29, #-8]
  405dfc:	cbz	x22, 405e10 <ferror@plt+0x32a0>
  405e00:	ldur	x8, [x29, #-8]
  405e04:	cbz	x8, 405e90 <ferror@plt+0x3320>
  405e08:	ldrb	w8, [x8]
  405e0c:	cbz	w8, 405e9c <ferror@plt+0x332c>
  405e10:	ldur	x24, [x29, #-8]
  405e14:	mov	w8, #0x1                   	// #1
  405e18:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405e1c:	b	405eb4 <ferror@plt+0x3344>
  405e20:	mov	w21, #0xffffffea            	// #-22
  405e24:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405e28:	b	405eb4 <ferror@plt+0x3344>
  405e2c:	mov	w21, #0xffffffea            	// #-22
  405e30:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405e34:	b	405eb4 <ferror@plt+0x3344>
  405e38:	sub	x1, x29, #0x8
  405e3c:	mov	x0, x24
  405e40:	mov	w2, wzr
  405e44:	str	wzr, [x25]
  405e48:	stur	xzr, [x29, #-8]
  405e4c:	bl	4027e0 <strtoumax@plt>
  405e50:	ldur	x8, [x29, #-8]
  405e54:	mov	x22, x0
  405e58:	cmp	x8, x24
  405e5c:	b.eq	405e74 <ferror@plt+0x3304>  // b.none
  405e60:	add	x8, x22, #0x1
  405e64:	cmp	x8, #0x1
  405e68:	b.hi	405dfc <ferror@plt+0x328c>  // b.pmore
  405e6c:	ldr	w8, [x25]
  405e70:	cbz	w8, 405dfc <ferror@plt+0x328c>
  405e74:	ldr	w9, [x25]
  405e78:	mov	w10, #0xffffffea            	// #-22
  405e7c:	mov	w8, wzr
  405e80:	cmp	w9, #0x0
  405e84:	csneg	w21, w10, w9, eq  // eq = none
  405e88:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405e8c:	b	405eb4 <ferror@plt+0x3344>
  405e90:	mov	w21, #0xffffffea            	// #-22
  405e94:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405e98:	b	405eb4 <ferror@plt+0x3344>
  405e9c:	mov	w21, #0xffffffea            	// #-22
  405ea0:	tbnz	w8, #0, 405d18 <ferror@plt+0x31a8>
  405ea4:	b	405eb4 <ferror@plt+0x3344>
  405ea8:	mov	w21, wzr
  405eac:	ldr	x8, [sp, #16]
  405eb0:	str	x8, [x19]
  405eb4:	tbnz	w21, #31, 405c7c <ferror@plt+0x310c>
  405eb8:	mov	w0, w21
  405ebc:	ldp	x20, x19, [sp, #112]
  405ec0:	ldp	x22, x21, [sp, #96]
  405ec4:	ldp	x24, x23, [sp, #80]
  405ec8:	ldp	x26, x25, [sp, #64]
  405ecc:	ldp	x28, x27, [sp, #48]
  405ed0:	ldp	x29, x30, [sp, #32]
  405ed4:	add	sp, sp, #0x80
  405ed8:	ret
  405edc:	mov	w23, #0x400                 	// #1024
  405ee0:	b	405ee8 <ferror@plt+0x3378>
  405ee4:	mov	w23, #0x3e8                 	// #1000
  405ee8:	ldrsb	w24, [x24]
  405eec:	adrp	x21, 408000 <ferror@plt+0x5490>
  405ef0:	add	x21, x21, #0x353
  405ef4:	mov	w2, #0x9                   	// #9
  405ef8:	mov	x0, x21
  405efc:	mov	w1, w24
  405f00:	bl	4029e0 <memchr@plt>
  405f04:	cbnz	x0, 405f24 <ferror@plt+0x33b4>
  405f08:	adrp	x21, 408000 <ferror@plt+0x5490>
  405f0c:	add	x21, x21, #0x35c
  405f10:	mov	w2, #0x9                   	// #9
  405f14:	mov	x0, x21
  405f18:	mov	w1, w24
  405f1c:	bl	4029e0 <memchr@plt>
  405f20:	cbz	x0, 405c74 <ferror@plt+0x3104>
  405f24:	sub	w8, w0, w21
  405f28:	add	w24, w8, #0x1
  405f2c:	add	x0, sp, #0x10
  405f30:	mov	w1, w23
  405f34:	mov	w2, w24
  405f38:	bl	405ff8 <ferror@plt+0x3488>
  405f3c:	mov	w21, w0
  405f40:	cbz	x20, 405f48 <ferror@plt+0x33d8>
  405f44:	str	w24, [x20]
  405f48:	cbz	x22, 405eac <ferror@plt+0x333c>
  405f4c:	cbz	w24, 405eac <ferror@plt+0x333c>
  405f50:	mov	w8, #0x1                   	// #1
  405f54:	add	x0, sp, #0x8
  405f58:	mov	w1, w23
  405f5c:	mov	w2, w24
  405f60:	str	x8, [sp, #8]
  405f64:	bl	405ff8 <ferror@plt+0x3488>
  405f68:	mov	w8, #0xa                   	// #10
  405f6c:	cmp	x22, #0xb
  405f70:	b.cc	405f84 <ferror@plt+0x3414>  // b.lo, b.ul, b.last
  405f74:	add	x8, x8, x8, lsl #2
  405f78:	lsl	x8, x8, #1
  405f7c:	cmp	x8, x22
  405f80:	b.cc	405f74 <ferror@plt+0x3404>  // b.lo, b.ul, b.last
  405f84:	cmp	w28, #0x1
  405f88:	b.lt	405f9c <ferror@plt+0x342c>  // b.tstop
  405f8c:	add	x8, x8, x8, lsl #2
  405f90:	subs	w28, w28, #0x1
  405f94:	lsl	x8, x8, #1
  405f98:	b.ne	405f8c <ferror@plt+0x341c>  // b.any
  405f9c:	ldp	x10, x9, [sp, #8]
  405fa0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405fa4:	mov	w13, #0x1                   	// #1
  405fa8:	movk	x11, #0xcccd
  405fac:	mov	w12, #0xa                   	// #10
  405fb0:	b	405fc4 <ferror@plt+0x3454>
  405fb4:	cmp	x22, #0x9
  405fb8:	mov	x22, x14
  405fbc:	mov	x13, x15
  405fc0:	b.ls	405ff0 <ferror@plt+0x3480>  // b.plast
  405fc4:	umulh	x14, x22, x11
  405fc8:	lsr	x14, x14, #3
  405fcc:	add	x15, x13, x13, lsl #2
  405fd0:	msub	x16, x14, x12, x22
  405fd4:	lsl	x15, x15, #1
  405fd8:	cbz	x16, 405fb4 <ferror@plt+0x3444>
  405fdc:	udiv	x13, x8, x13
  405fe0:	udiv	x13, x13, x16
  405fe4:	udiv	x13, x10, x13
  405fe8:	add	x9, x9, x13
  405fec:	b	405fb4 <ferror@plt+0x3444>
  405ff0:	str	x9, [sp, #16]
  405ff4:	b	405eac <ferror@plt+0x333c>
  405ff8:	cbz	w2, 406020 <ferror@plt+0x34b0>
  405ffc:	sxtw	x8, w1
  406000:	ldr	x9, [x0]
  406004:	umulh	x10, x8, x9
  406008:	cmp	xzr, x10
  40600c:	b.ne	406028 <ferror@plt+0x34b8>  // b.any
  406010:	sub	w2, w2, #0x1
  406014:	mul	x9, x9, x8
  406018:	str	x9, [x0]
  40601c:	cbnz	w2, 406000 <ferror@plt+0x3490>
  406020:	mov	w0, wzr
  406024:	ret
  406028:	mov	w0, #0xffffffde            	// #-34
  40602c:	ret
  406030:	stp	x29, x30, [sp, #-16]!
  406034:	mov	x2, xzr
  406038:	mov	x29, sp
  40603c:	bl	405c14 <ferror@plt+0x30a4>
  406040:	ldp	x29, x30, [sp], #16
  406044:	ret
  406048:	stp	x29, x30, [sp, #-48]!
  40604c:	stp	x22, x21, [sp, #16]
  406050:	stp	x20, x19, [sp, #32]
  406054:	mov	x20, x1
  406058:	mov	x19, x0
  40605c:	mov	x21, x0
  406060:	mov	x29, sp
  406064:	cbz	x0, 406094 <ferror@plt+0x3524>
  406068:	ldrb	w22, [x19]
  40606c:	mov	x21, x19
  406070:	cbz	w22, 406094 <ferror@plt+0x3524>
  406074:	mov	x21, x19
  406078:	bl	402870 <__ctype_b_loc@plt>
  40607c:	ldr	x8, [x0]
  406080:	and	x9, x22, #0xff
  406084:	ldrh	w8, [x8, x9, lsl #1]
  406088:	tbz	w8, #11, 406094 <ferror@plt+0x3524>
  40608c:	ldrb	w22, [x21, #1]!
  406090:	cbnz	w22, 406078 <ferror@plt+0x3508>
  406094:	cbz	x20, 40609c <ferror@plt+0x352c>
  406098:	str	x21, [x20]
  40609c:	cmp	x21, x19
  4060a0:	b.ls	4060b4 <ferror@plt+0x3544>  // b.plast
  4060a4:	ldrb	w8, [x21]
  4060a8:	cmp	w8, #0x0
  4060ac:	cset	w0, eq  // eq = none
  4060b0:	b	4060b8 <ferror@plt+0x3548>
  4060b4:	mov	w0, wzr
  4060b8:	ldp	x20, x19, [sp, #32]
  4060bc:	ldp	x22, x21, [sp, #16]
  4060c0:	ldp	x29, x30, [sp], #48
  4060c4:	ret
  4060c8:	stp	x29, x30, [sp, #-48]!
  4060cc:	stp	x22, x21, [sp, #16]
  4060d0:	stp	x20, x19, [sp, #32]
  4060d4:	mov	x20, x1
  4060d8:	mov	x19, x0
  4060dc:	mov	x21, x0
  4060e0:	mov	x29, sp
  4060e4:	cbz	x0, 406114 <ferror@plt+0x35a4>
  4060e8:	ldrb	w22, [x19]
  4060ec:	mov	x21, x19
  4060f0:	cbz	w22, 406114 <ferror@plt+0x35a4>
  4060f4:	mov	x21, x19
  4060f8:	bl	402870 <__ctype_b_loc@plt>
  4060fc:	ldr	x8, [x0]
  406100:	and	x9, x22, #0xff
  406104:	ldrh	w8, [x8, x9, lsl #1]
  406108:	tbz	w8, #12, 406114 <ferror@plt+0x35a4>
  40610c:	ldrb	w22, [x21, #1]!
  406110:	cbnz	w22, 4060f8 <ferror@plt+0x3588>
  406114:	cbz	x20, 40611c <ferror@plt+0x35ac>
  406118:	str	x21, [x20]
  40611c:	cmp	x21, x19
  406120:	b.ls	406134 <ferror@plt+0x35c4>  // b.plast
  406124:	ldrb	w8, [x21]
  406128:	cmp	w8, #0x0
  40612c:	cset	w0, eq  // eq = none
  406130:	b	406138 <ferror@plt+0x35c8>
  406134:	mov	w0, wzr
  406138:	ldp	x20, x19, [sp, #32]
  40613c:	ldp	x22, x21, [sp, #16]
  406140:	ldp	x29, x30, [sp], #48
  406144:	ret
  406148:	sub	sp, sp, #0x100
  40614c:	stp	x29, x30, [sp, #208]
  406150:	add	x29, sp, #0xd0
  406154:	mov	x8, #0xffffffffffffffd0    	// #-48
  406158:	mov	x9, sp
  40615c:	sub	x10, x29, #0x50
  406160:	stp	x22, x21, [sp, #224]
  406164:	stp	x20, x19, [sp, #240]
  406168:	mov	x20, x1
  40616c:	mov	x19, x0
  406170:	movk	x8, #0xff80, lsl #32
  406174:	add	x11, x29, #0x30
  406178:	add	x9, x9, #0x80
  40617c:	add	x22, x10, #0x30
  406180:	stp	x2, x3, [x29, #-80]
  406184:	stp	x4, x5, [x29, #-64]
  406188:	stp	x6, x7, [x29, #-48]
  40618c:	stp	q1, q2, [sp, #16]
  406190:	stp	q3, q4, [sp, #48]
  406194:	str	q0, [sp]
  406198:	stp	q5, q6, [sp, #80]
  40619c:	str	q7, [sp, #112]
  4061a0:	stp	x9, x8, [x29, #-16]
  4061a4:	stp	x11, x22, [x29, #-32]
  4061a8:	ldursw	x8, [x29, #-8]
  4061ac:	tbz	w8, #31, 4061c0 <ferror@plt+0x3650>
  4061b0:	add	w9, w8, #0x8
  4061b4:	cmp	w9, #0x0
  4061b8:	stur	w9, [x29, #-8]
  4061bc:	b.le	406220 <ferror@plt+0x36b0>
  4061c0:	ldur	x8, [x29, #-32]
  4061c4:	add	x9, x8, #0x8
  4061c8:	stur	x9, [x29, #-32]
  4061cc:	ldr	x1, [x8]
  4061d0:	cbz	x1, 40623c <ferror@plt+0x36cc>
  4061d4:	ldursw	x8, [x29, #-8]
  4061d8:	tbz	w8, #31, 4061ec <ferror@plt+0x367c>
  4061dc:	add	w9, w8, #0x8
  4061e0:	cmp	w9, #0x0
  4061e4:	stur	w9, [x29, #-8]
  4061e8:	b.le	406230 <ferror@plt+0x36c0>
  4061ec:	ldur	x8, [x29, #-32]
  4061f0:	add	x9, x8, #0x8
  4061f4:	stur	x9, [x29, #-32]
  4061f8:	ldr	x21, [x8]
  4061fc:	cbz	x21, 40623c <ferror@plt+0x36cc>
  406200:	mov	x0, x19
  406204:	bl	402850 <strcmp@plt>
  406208:	cbz	w0, 406258 <ferror@plt+0x36e8>
  40620c:	mov	x0, x19
  406210:	mov	x1, x21
  406214:	bl	402850 <strcmp@plt>
  406218:	cbnz	w0, 4061a8 <ferror@plt+0x3638>
  40621c:	b	40625c <ferror@plt+0x36ec>
  406220:	add	x8, x22, x8
  406224:	ldr	x1, [x8]
  406228:	cbnz	x1, 4061d4 <ferror@plt+0x3664>
  40622c:	b	40623c <ferror@plt+0x36cc>
  406230:	add	x8, x22, x8
  406234:	ldr	x21, [x8]
  406238:	cbnz	x21, 406200 <ferror@plt+0x3690>
  40623c:	adrp	x8, 419000 <ferror@plt+0x16490>
  406240:	ldr	w0, [x8, #976]
  406244:	adrp	x1, 408000 <ferror@plt+0x5490>
  406248:	add	x1, x1, #0x365
  40624c:	mov	x2, x20
  406250:	mov	x3, x19
  406254:	bl	402aa0 <errx@plt>
  406258:	mov	w0, #0x1                   	// #1
  40625c:	ldp	x20, x19, [sp, #240]
  406260:	ldp	x22, x21, [sp, #224]
  406264:	ldp	x29, x30, [sp, #208]
  406268:	add	sp, sp, #0x100
  40626c:	ret
  406270:	cbz	x1, 406294 <ferror@plt+0x3724>
  406274:	sxtb	w8, w2
  406278:	ldrsb	w9, [x0]
  40627c:	cbz	w9, 406294 <ferror@plt+0x3724>
  406280:	cmp	w8, w9
  406284:	b.eq	406298 <ferror@plt+0x3728>  // b.none
  406288:	sub	x1, x1, #0x1
  40628c:	add	x0, x0, #0x1
  406290:	cbnz	x1, 406278 <ferror@plt+0x3708>
  406294:	mov	x0, xzr
  406298:	ret
  40629c:	stp	x29, x30, [sp, #-32]!
  4062a0:	stp	x20, x19, [sp, #16]
  4062a4:	mov	x29, sp
  4062a8:	mov	x20, x1
  4062ac:	mov	x19, x0
  4062b0:	bl	4062f0 <ferror@plt+0x3780>
  4062b4:	cmp	w0, w0, sxth
  4062b8:	b.ne	4062c8 <ferror@plt+0x3758>  // b.any
  4062bc:	ldp	x20, x19, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #32
  4062c4:	ret
  4062c8:	bl	402af0 <__errno_location@plt>
  4062cc:	mov	w8, #0x22                  	// #34
  4062d0:	str	w8, [x0]
  4062d4:	adrp	x8, 419000 <ferror@plt+0x16490>
  4062d8:	ldr	w0, [x8, #976]
  4062dc:	adrp	x1, 408000 <ferror@plt+0x5490>
  4062e0:	add	x1, x1, #0x365
  4062e4:	mov	x2, x20
  4062e8:	mov	x3, x19
  4062ec:	bl	402b30 <err@plt>
  4062f0:	stp	x29, x30, [sp, #-32]!
  4062f4:	stp	x20, x19, [sp, #16]
  4062f8:	mov	x29, sp
  4062fc:	mov	x20, x1
  406300:	mov	x19, x0
  406304:	bl	4063c8 <ferror@plt+0x3858>
  406308:	cmp	x0, w0, sxtw
  40630c:	b.ne	40631c <ferror@plt+0x37ac>  // b.any
  406310:	ldp	x20, x19, [sp, #16]
  406314:	ldp	x29, x30, [sp], #32
  406318:	ret
  40631c:	bl	402af0 <__errno_location@plt>
  406320:	mov	w8, #0x22                  	// #34
  406324:	str	w8, [x0]
  406328:	adrp	x8, 419000 <ferror@plt+0x16490>
  40632c:	ldr	w0, [x8, #976]
  406330:	adrp	x1, 408000 <ferror@plt+0x5490>
  406334:	add	x1, x1, #0x365
  406338:	mov	x2, x20
  40633c:	mov	x3, x19
  406340:	bl	402b30 <err@plt>
  406344:	stp	x29, x30, [sp, #-16]!
  406348:	mov	w2, #0xa                   	// #10
  40634c:	mov	x29, sp
  406350:	bl	40635c <ferror@plt+0x37ec>
  406354:	ldp	x29, x30, [sp], #16
  406358:	ret
  40635c:	stp	x29, x30, [sp, #-32]!
  406360:	stp	x20, x19, [sp, #16]
  406364:	mov	x29, sp
  406368:	mov	x20, x1
  40636c:	mov	x19, x0
  406370:	bl	406480 <ferror@plt+0x3910>
  406374:	cmp	w0, #0x10, lsl #12
  406378:	b.cs	406388 <ferror@plt+0x3818>  // b.hs, b.nlast
  40637c:	ldp	x20, x19, [sp, #16]
  406380:	ldp	x29, x30, [sp], #32
  406384:	ret
  406388:	bl	402af0 <__errno_location@plt>
  40638c:	mov	w8, #0x22                  	// #34
  406390:	str	w8, [x0]
  406394:	adrp	x8, 419000 <ferror@plt+0x16490>
  406398:	ldr	w0, [x8, #976]
  40639c:	adrp	x1, 408000 <ferror@plt+0x5490>
  4063a0:	add	x1, x1, #0x365
  4063a4:	mov	x2, x20
  4063a8:	mov	x3, x19
  4063ac:	bl	402b30 <err@plt>
  4063b0:	stp	x29, x30, [sp, #-16]!
  4063b4:	mov	w2, #0x10                  	// #16
  4063b8:	mov	x29, sp
  4063bc:	bl	40635c <ferror@plt+0x37ec>
  4063c0:	ldp	x29, x30, [sp], #16
  4063c4:	ret
  4063c8:	stp	x29, x30, [sp, #-48]!
  4063cc:	mov	x29, sp
  4063d0:	str	x21, [sp, #16]
  4063d4:	stp	x20, x19, [sp, #32]
  4063d8:	mov	x20, x1
  4063dc:	mov	x19, x0
  4063e0:	str	xzr, [x29, #24]
  4063e4:	bl	402af0 <__errno_location@plt>
  4063e8:	mov	x21, x0
  4063ec:	str	wzr, [x0]
  4063f0:	cbz	x19, 40643c <ferror@plt+0x38cc>
  4063f4:	ldrb	w8, [x19]
  4063f8:	cbz	w8, 40643c <ferror@plt+0x38cc>
  4063fc:	add	x1, x29, #0x18
  406400:	mov	w2, #0xa                   	// #10
  406404:	mov	x0, x19
  406408:	bl	4024c0 <strtoimax@plt>
  40640c:	ldr	w8, [x21]
  406410:	cbnz	w8, 40643c <ferror@plt+0x38cc>
  406414:	ldr	x8, [x29, #24]
  406418:	cmp	x8, x19
  40641c:	b.eq	40643c <ferror@plt+0x38cc>  // b.none
  406420:	cbz	x8, 40642c <ferror@plt+0x38bc>
  406424:	ldrb	w8, [x8]
  406428:	cbnz	w8, 40643c <ferror@plt+0x38cc>
  40642c:	ldp	x20, x19, [sp, #32]
  406430:	ldr	x21, [sp, #16]
  406434:	ldp	x29, x30, [sp], #48
  406438:	ret
  40643c:	ldr	w8, [x21]
  406440:	adrp	x9, 419000 <ferror@plt+0x16490>
  406444:	ldr	w0, [x9, #976]
  406448:	adrp	x1, 408000 <ferror@plt+0x5490>
  40644c:	add	x1, x1, #0x365
  406450:	mov	x2, x20
  406454:	mov	x3, x19
  406458:	cmp	w8, #0x22
  40645c:	b.ne	406464 <ferror@plt+0x38f4>  // b.any
  406460:	bl	402b30 <err@plt>
  406464:	bl	402aa0 <errx@plt>
  406468:	stp	x29, x30, [sp, #-16]!
  40646c:	mov	w2, #0xa                   	// #10
  406470:	mov	x29, sp
  406474:	bl	406480 <ferror@plt+0x3910>
  406478:	ldp	x29, x30, [sp], #16
  40647c:	ret
  406480:	stp	x29, x30, [sp, #-32]!
  406484:	stp	x20, x19, [sp, #16]
  406488:	mov	x29, sp
  40648c:	mov	x20, x1
  406490:	mov	x19, x0
  406494:	bl	406504 <ferror@plt+0x3994>
  406498:	lsr	x8, x0, #32
  40649c:	cbnz	x8, 4064ac <ferror@plt+0x393c>
  4064a0:	ldp	x20, x19, [sp, #16]
  4064a4:	ldp	x29, x30, [sp], #32
  4064a8:	ret
  4064ac:	bl	402af0 <__errno_location@plt>
  4064b0:	mov	w8, #0x22                  	// #34
  4064b4:	str	w8, [x0]
  4064b8:	adrp	x8, 419000 <ferror@plt+0x16490>
  4064bc:	ldr	w0, [x8, #976]
  4064c0:	adrp	x1, 408000 <ferror@plt+0x5490>
  4064c4:	add	x1, x1, #0x365
  4064c8:	mov	x2, x20
  4064cc:	mov	x3, x19
  4064d0:	bl	402b30 <err@plt>
  4064d4:	stp	x29, x30, [sp, #-16]!
  4064d8:	mov	w2, #0x10                  	// #16
  4064dc:	mov	x29, sp
  4064e0:	bl	406480 <ferror@plt+0x3910>
  4064e4:	ldp	x29, x30, [sp], #16
  4064e8:	ret
  4064ec:	stp	x29, x30, [sp, #-16]!
  4064f0:	mov	w2, #0xa                   	// #10
  4064f4:	mov	x29, sp
  4064f8:	bl	406504 <ferror@plt+0x3994>
  4064fc:	ldp	x29, x30, [sp], #16
  406500:	ret
  406504:	sub	sp, sp, #0x40
  406508:	stp	x29, x30, [sp, #16]
  40650c:	stp	x22, x21, [sp, #32]
  406510:	stp	x20, x19, [sp, #48]
  406514:	add	x29, sp, #0x10
  406518:	mov	w22, w2
  40651c:	mov	x20, x1
  406520:	mov	x19, x0
  406524:	str	xzr, [sp, #8]
  406528:	bl	402af0 <__errno_location@plt>
  40652c:	mov	x21, x0
  406530:	str	wzr, [x0]
  406534:	cbz	x19, 406584 <ferror@plt+0x3a14>
  406538:	ldrb	w8, [x19]
  40653c:	cbz	w8, 406584 <ferror@plt+0x3a14>
  406540:	add	x1, sp, #0x8
  406544:	mov	x0, x19
  406548:	mov	w2, w22
  40654c:	bl	4027e0 <strtoumax@plt>
  406550:	ldr	w8, [x21]
  406554:	cbnz	w8, 406584 <ferror@plt+0x3a14>
  406558:	ldr	x8, [sp, #8]
  40655c:	cmp	x8, x19
  406560:	b.eq	406584 <ferror@plt+0x3a14>  // b.none
  406564:	cbz	x8, 406570 <ferror@plt+0x3a00>
  406568:	ldrb	w8, [x8]
  40656c:	cbnz	w8, 406584 <ferror@plt+0x3a14>
  406570:	ldp	x20, x19, [sp, #48]
  406574:	ldp	x22, x21, [sp, #32]
  406578:	ldp	x29, x30, [sp, #16]
  40657c:	add	sp, sp, #0x40
  406580:	ret
  406584:	ldr	w8, [x21]
  406588:	adrp	x9, 419000 <ferror@plt+0x16490>
  40658c:	ldr	w0, [x9, #976]
  406590:	adrp	x1, 408000 <ferror@plt+0x5490>
  406594:	add	x1, x1, #0x365
  406598:	mov	x2, x20
  40659c:	mov	x3, x19
  4065a0:	cmp	w8, #0x22
  4065a4:	b.ne	4065ac <ferror@plt+0x3a3c>  // b.any
  4065a8:	bl	402b30 <err@plt>
  4065ac:	bl	402aa0 <errx@plt>
  4065b0:	stp	x29, x30, [sp, #-16]!
  4065b4:	mov	w2, #0x10                  	// #16
  4065b8:	mov	x29, sp
  4065bc:	bl	406504 <ferror@plt+0x3994>
  4065c0:	ldp	x29, x30, [sp], #16
  4065c4:	ret
  4065c8:	stp	x29, x30, [sp, #-48]!
  4065cc:	mov	x29, sp
  4065d0:	str	x21, [sp, #16]
  4065d4:	stp	x20, x19, [sp, #32]
  4065d8:	mov	x20, x1
  4065dc:	mov	x19, x0
  4065e0:	str	xzr, [x29, #24]
  4065e4:	bl	402af0 <__errno_location@plt>
  4065e8:	mov	x21, x0
  4065ec:	str	wzr, [x0]
  4065f0:	cbz	x19, 406638 <ferror@plt+0x3ac8>
  4065f4:	ldrb	w8, [x19]
  4065f8:	cbz	w8, 406638 <ferror@plt+0x3ac8>
  4065fc:	add	x1, x29, #0x18
  406600:	mov	x0, x19
  406604:	bl	4024e0 <strtod@plt>
  406608:	ldr	w8, [x21]
  40660c:	cbnz	w8, 406638 <ferror@plt+0x3ac8>
  406610:	ldr	x8, [x29, #24]
  406614:	cmp	x8, x19
  406618:	b.eq	406638 <ferror@plt+0x3ac8>  // b.none
  40661c:	cbz	x8, 406628 <ferror@plt+0x3ab8>
  406620:	ldrb	w8, [x8]
  406624:	cbnz	w8, 406638 <ferror@plt+0x3ac8>
  406628:	ldp	x20, x19, [sp, #32]
  40662c:	ldr	x21, [sp, #16]
  406630:	ldp	x29, x30, [sp], #48
  406634:	ret
  406638:	ldr	w8, [x21]
  40663c:	adrp	x9, 419000 <ferror@plt+0x16490>
  406640:	ldr	w0, [x9, #976]
  406644:	adrp	x1, 408000 <ferror@plt+0x5490>
  406648:	add	x1, x1, #0x365
  40664c:	mov	x2, x20
  406650:	mov	x3, x19
  406654:	cmp	w8, #0x22
  406658:	b.ne	406660 <ferror@plt+0x3af0>  // b.any
  40665c:	bl	402b30 <err@plt>
  406660:	bl	402aa0 <errx@plt>
  406664:	stp	x29, x30, [sp, #-48]!
  406668:	mov	x29, sp
  40666c:	str	x21, [sp, #16]
  406670:	stp	x20, x19, [sp, #32]
  406674:	mov	x20, x1
  406678:	mov	x19, x0
  40667c:	str	xzr, [x29, #24]
  406680:	bl	402af0 <__errno_location@plt>
  406684:	mov	x21, x0
  406688:	str	wzr, [x0]
  40668c:	cbz	x19, 4066d8 <ferror@plt+0x3b68>
  406690:	ldrb	w8, [x19]
  406694:	cbz	w8, 4066d8 <ferror@plt+0x3b68>
  406698:	add	x1, x29, #0x18
  40669c:	mov	w2, #0xa                   	// #10
  4066a0:	mov	x0, x19
  4066a4:	bl	402890 <strtol@plt>
  4066a8:	ldr	w8, [x21]
  4066ac:	cbnz	w8, 4066d8 <ferror@plt+0x3b68>
  4066b0:	ldr	x8, [x29, #24]
  4066b4:	cmp	x8, x19
  4066b8:	b.eq	4066d8 <ferror@plt+0x3b68>  // b.none
  4066bc:	cbz	x8, 4066c8 <ferror@plt+0x3b58>
  4066c0:	ldrb	w8, [x8]
  4066c4:	cbnz	w8, 4066d8 <ferror@plt+0x3b68>
  4066c8:	ldp	x20, x19, [sp, #32]
  4066cc:	ldr	x21, [sp, #16]
  4066d0:	ldp	x29, x30, [sp], #48
  4066d4:	ret
  4066d8:	ldr	w8, [x21]
  4066dc:	adrp	x9, 419000 <ferror@plt+0x16490>
  4066e0:	ldr	w0, [x9, #976]
  4066e4:	adrp	x1, 408000 <ferror@plt+0x5490>
  4066e8:	add	x1, x1, #0x365
  4066ec:	mov	x2, x20
  4066f0:	mov	x3, x19
  4066f4:	cmp	w8, #0x22
  4066f8:	b.ne	406700 <ferror@plt+0x3b90>  // b.any
  4066fc:	bl	402b30 <err@plt>
  406700:	bl	402aa0 <errx@plt>
  406704:	stp	x29, x30, [sp, #-48]!
  406708:	mov	x29, sp
  40670c:	str	x21, [sp, #16]
  406710:	stp	x20, x19, [sp, #32]
  406714:	mov	x20, x1
  406718:	mov	x19, x0
  40671c:	str	xzr, [x29, #24]
  406720:	bl	402af0 <__errno_location@plt>
  406724:	mov	x21, x0
  406728:	str	wzr, [x0]
  40672c:	cbz	x19, 406778 <ferror@plt+0x3c08>
  406730:	ldrb	w8, [x19]
  406734:	cbz	w8, 406778 <ferror@plt+0x3c08>
  406738:	add	x1, x29, #0x18
  40673c:	mov	w2, #0xa                   	// #10
  406740:	mov	x0, x19
  406744:	bl	402440 <strtoul@plt>
  406748:	ldr	w8, [x21]
  40674c:	cbnz	w8, 406778 <ferror@plt+0x3c08>
  406750:	ldr	x8, [x29, #24]
  406754:	cmp	x8, x19
  406758:	b.eq	406778 <ferror@plt+0x3c08>  // b.none
  40675c:	cbz	x8, 406768 <ferror@plt+0x3bf8>
  406760:	ldrb	w8, [x8]
  406764:	cbnz	w8, 406778 <ferror@plt+0x3c08>
  406768:	ldp	x20, x19, [sp, #32]
  40676c:	ldr	x21, [sp, #16]
  406770:	ldp	x29, x30, [sp], #48
  406774:	ret
  406778:	ldr	w8, [x21]
  40677c:	adrp	x9, 419000 <ferror@plt+0x16490>
  406780:	ldr	w0, [x9, #976]
  406784:	adrp	x1, 408000 <ferror@plt+0x5490>
  406788:	add	x1, x1, #0x365
  40678c:	mov	x2, x20
  406790:	mov	x3, x19
  406794:	cmp	w8, #0x22
  406798:	b.ne	4067a0 <ferror@plt+0x3c30>  // b.any
  40679c:	bl	402b30 <err@plt>
  4067a0:	bl	402aa0 <errx@plt>
  4067a4:	sub	sp, sp, #0x30
  4067a8:	stp	x20, x19, [sp, #32]
  4067ac:	mov	x20, x1
  4067b0:	add	x1, sp, #0x8
  4067b4:	stp	x29, x30, [sp, #16]
  4067b8:	add	x29, sp, #0x10
  4067bc:	mov	x19, x0
  4067c0:	bl	406030 <ferror@plt+0x34c0>
  4067c4:	cbnz	w0, 4067dc <ferror@plt+0x3c6c>
  4067c8:	ldr	x0, [sp, #8]
  4067cc:	ldp	x20, x19, [sp, #32]
  4067d0:	ldp	x29, x30, [sp, #16]
  4067d4:	add	sp, sp, #0x30
  4067d8:	ret
  4067dc:	bl	402af0 <__errno_location@plt>
  4067e0:	adrp	x9, 419000 <ferror@plt+0x16490>
  4067e4:	ldr	w8, [x0]
  4067e8:	ldr	w0, [x9, #976]
  4067ec:	adrp	x1, 408000 <ferror@plt+0x5490>
  4067f0:	add	x1, x1, #0x365
  4067f4:	mov	x2, x20
  4067f8:	mov	x3, x19
  4067fc:	cbnz	w8, 406804 <ferror@plt+0x3c94>
  406800:	bl	402aa0 <errx@plt>
  406804:	bl	402b30 <err@plt>
  406808:	stp	x29, x30, [sp, #-32]!
  40680c:	str	x19, [sp, #16]
  406810:	mov	x19, x1
  406814:	mov	x1, x2
  406818:	mov	x29, sp
  40681c:	bl	4065c8 <ferror@plt+0x3a58>
  406820:	fcvtzs	x8, d0
  406824:	mov	x9, #0x848000000000        	// #145685290680320
  406828:	movk	x9, #0x412e, lsl #48
  40682c:	scvtf	d1, x8
  406830:	fmov	d2, x9
  406834:	fsub	d0, d0, d1
  406838:	fmul	d0, d0, d2
  40683c:	fcvtzs	x9, d0
  406840:	stp	x8, x9, [x19]
  406844:	ldr	x19, [sp, #16]
  406848:	ldp	x29, x30, [sp], #32
  40684c:	ret
  406850:	and	w8, w0, #0xf000
  406854:	sub	w8, w8, #0x1, lsl #12
  406858:	lsr	w9, w8, #12
  40685c:	cmp	w9, #0xb
  406860:	mov	w8, wzr
  406864:	b.hi	4068b8 <ferror@plt+0x3d48>  // b.pmore
  406868:	adrp	x10, 408000 <ferror@plt+0x5490>
  40686c:	add	x10, x10, #0x347
  406870:	adr	x11, 406884 <ferror@plt+0x3d14>
  406874:	ldrb	w12, [x10, x9]
  406878:	add	x11, x11, x12, lsl #2
  40687c:	mov	w9, #0x64                  	// #100
  406880:	br	x11
  406884:	mov	w9, #0x70                  	// #112
  406888:	b	4068b0 <ferror@plt+0x3d40>
  40688c:	mov	w9, #0x63                  	// #99
  406890:	b	4068b0 <ferror@plt+0x3d40>
  406894:	mov	w9, #0x62                  	// #98
  406898:	b	4068b0 <ferror@plt+0x3d40>
  40689c:	mov	w9, #0x6c                  	// #108
  4068a0:	b	4068b0 <ferror@plt+0x3d40>
  4068a4:	mov	w9, #0x73                  	// #115
  4068a8:	b	4068b0 <ferror@plt+0x3d40>
  4068ac:	mov	w9, #0x2d                  	// #45
  4068b0:	mov	w8, #0x1                   	// #1
  4068b4:	strb	w9, [x1]
  4068b8:	tst	w0, #0x100
  4068bc:	mov	w9, #0x72                  	// #114
  4068c0:	mov	w10, #0x2d                  	// #45
  4068c4:	add	x11, x1, x8
  4068c8:	mov	w12, #0x77                  	// #119
  4068cc:	csel	w17, w10, w9, eq  // eq = none
  4068d0:	tst	w0, #0x80
  4068d4:	mov	w14, #0x53                  	// #83
  4068d8:	mov	w15, #0x73                  	// #115
  4068dc:	mov	w16, #0x78                  	// #120
  4068e0:	strb	w17, [x11]
  4068e4:	csel	w17, w10, w12, eq  // eq = none
  4068e8:	tst	w0, #0x40
  4068ec:	orr	x13, x8, #0x2
  4068f0:	strb	w17, [x11, #1]
  4068f4:	csel	w11, w15, w14, ne  // ne = any
  4068f8:	csel	w17, w16, w10, ne  // ne = any
  4068fc:	tst	w0, #0x800
  406900:	csel	w11, w17, w11, eq  // eq = none
  406904:	add	x13, x13, x1
  406908:	tst	w0, #0x20
  40690c:	strb	w11, [x13]
  406910:	csel	w11, w10, w9, eq  // eq = none
  406914:	tst	w0, #0x10
  406918:	strb	w11, [x13, #1]
  40691c:	csel	w11, w10, w12, eq  // eq = none
  406920:	tst	w0, #0x8
  406924:	csel	w14, w15, w14, ne  // ne = any
  406928:	csel	w15, w16, w10, ne  // ne = any
  40692c:	tst	w0, #0x400
  406930:	orr	x8, x8, #0x6
  406934:	csel	w14, w15, w14, eq  // eq = none
  406938:	tst	w0, #0x4
  40693c:	add	x8, x8, x1
  406940:	csel	w9, w10, w9, eq  // eq = none
  406944:	tst	w0, #0x2
  406948:	mov	w17, #0x54                  	// #84
  40694c:	strb	w11, [x13, #2]
  406950:	mov	w11, #0x74                  	// #116
  406954:	strb	w14, [x13, #3]
  406958:	strb	w9, [x8]
  40695c:	csel	w9, w10, w12, eq  // eq = none
  406960:	tst	w0, #0x1
  406964:	strb	w9, [x8, #1]
  406968:	csel	w9, w11, w17, ne  // ne = any
  40696c:	csel	w10, w16, w10, ne  // ne = any
  406970:	tst	w0, #0x200
  406974:	csel	w9, w10, w9, eq  // eq = none
  406978:	mov	x0, x1
  40697c:	strb	w9, [x8, #2]
  406980:	strb	wzr, [x8, #3]
  406984:	ret
  406988:	sub	sp, sp, #0x60
  40698c:	stp	x22, x21, [sp, #64]
  406990:	stp	x20, x19, [sp, #80]
  406994:	mov	x21, x1
  406998:	mov	w20, w0
  40699c:	add	x22, sp, #0x8
  4069a0:	stp	x29, x30, [sp, #48]
  4069a4:	add	x29, sp, #0x30
  4069a8:	tbz	w0, #1, 4069b8 <ferror@plt+0x3e48>
  4069ac:	orr	x22, x22, #0x1
  4069b0:	mov	w8, #0x20                  	// #32
  4069b4:	strb	w8, [sp, #8]
  4069b8:	mov	x0, x21
  4069bc:	bl	406b58 <ferror@plt+0x3fe8>
  4069c0:	cbz	w0, 4069e4 <ferror@plt+0x3e74>
  4069c4:	mov	w8, #0x6667                	// #26215
  4069c8:	movk	w8, #0x6666, lsl #16
  4069cc:	smull	x8, w0, w8
  4069d0:	lsr	x9, x8, #63
  4069d4:	asr	x8, x8, #34
  4069d8:	add	w8, w8, w9
  4069dc:	sxtw	x9, w8
  4069e0:	b	4069e8 <ferror@plt+0x3e78>
  4069e4:	mov	x9, xzr
  4069e8:	adrp	x8, 408000 <ferror@plt+0x5490>
  4069ec:	add	x8, x8, #0x36e
  4069f0:	ldrb	w11, [x8, x9]
  4069f4:	mov	x10, #0xffffffffffffffff    	// #-1
  4069f8:	lsl	x8, x10, x0
  4069fc:	bic	x8, x21, x8
  406a00:	cmp	w0, #0x0
  406a04:	mov	x10, x22
  406a08:	lsr	x19, x21, x0
  406a0c:	csel	x8, x8, xzr, ne  // ne = any
  406a10:	strb	w11, [x10], #1
  406a14:	tbz	w20, #0, 406a28 <ferror@plt+0x3eb8>
  406a18:	cbz	x9, 406a28 <ferror@plt+0x3eb8>
  406a1c:	mov	w9, #0x4269                	// #17001
  406a20:	add	x10, x22, #0x3
  406a24:	sturh	w9, [x22, #1]
  406a28:	strb	wzr, [x10]
  406a2c:	cbz	x8, 406a74 <ferror@plt+0x3f04>
  406a30:	sub	w9, w0, #0xa
  406a34:	lsr	x8, x8, x9
  406a38:	tbnz	w20, #2, 406a80 <ferror@plt+0x3f10>
  406a3c:	mov	x10, #0xf5c3                	// #62915
  406a40:	movk	x10, #0x5c28, lsl #16
  406a44:	add	x9, x8, #0x32
  406a48:	movk	x10, #0xc28f, lsl #32
  406a4c:	movk	x10, #0x28f5, lsl #48
  406a50:	sub	x8, x8, #0x3b6
  406a54:	lsr	x9, x9, #2
  406a58:	cmp	x8, #0x64
  406a5c:	umulh	x8, x9, x10
  406a60:	lsr	x8, x8, #2
  406a64:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  406a68:	cinc	w19, w19, cc  // cc = lo, ul, last
  406a6c:	cbnz	x20, 406ab0 <ferror@plt+0x3f40>
  406a70:	b	406b20 <ferror@plt+0x3fb0>
  406a74:	mov	x20, xzr
  406a78:	cbnz	x20, 406ab0 <ferror@plt+0x3f40>
  406a7c:	b	406b20 <ferror@plt+0x3fb0>
  406a80:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406a84:	add	x8, x8, #0x5
  406a88:	movk	x9, #0xcccd
  406a8c:	umulh	x10, x8, x9
  406a90:	lsr	x20, x10, #3
  406a94:	mul	x9, x20, x9
  406a98:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406a9c:	ror	x9, x9, #1
  406aa0:	movk	x10, #0x1999, lsl #48
  406aa4:	cmp	x9, x10
  406aa8:	b.ls	406b00 <ferror@plt+0x3f90>  // b.plast
  406aac:	cbz	x20, 406b20 <ferror@plt+0x3fb0>
  406ab0:	bl	4025e0 <localeconv@plt>
  406ab4:	cbz	x0, 406ac4 <ferror@plt+0x3f54>
  406ab8:	ldr	x4, [x0]
  406abc:	cbnz	x4, 406acc <ferror@plt+0x3f5c>
  406ac0:	b	406ad4 <ferror@plt+0x3f64>
  406ac4:	mov	x4, xzr
  406ac8:	cbz	x4, 406ad4 <ferror@plt+0x3f64>
  406acc:	ldrb	w8, [x4]
  406ad0:	cbnz	w8, 406adc <ferror@plt+0x3f6c>
  406ad4:	adrp	x4, 408000 <ferror@plt+0x5490>
  406ad8:	add	x4, x4, #0x376
  406adc:	adrp	x2, 408000 <ferror@plt+0x5490>
  406ae0:	add	x2, x2, #0x378
  406ae4:	add	x0, sp, #0x10
  406ae8:	add	x6, sp, #0x8
  406aec:	mov	w1, #0x20                  	// #32
  406af0:	mov	w3, w19
  406af4:	mov	x5, x20
  406af8:	bl	4025b0 <snprintf@plt>
  406afc:	b	406b3c <ferror@plt+0x3fcc>
  406b00:	mov	x9, #0xf5c3                	// #62915
  406b04:	movk	x9, #0x5c28, lsl #16
  406b08:	movk	x9, #0xc28f, lsl #32
  406b0c:	lsr	x8, x8, #2
  406b10:	movk	x9, #0x28f5, lsl #48
  406b14:	umulh	x8, x8, x9
  406b18:	lsr	x20, x8, #2
  406b1c:	cbnz	x20, 406ab0 <ferror@plt+0x3f40>
  406b20:	adrp	x2, 408000 <ferror@plt+0x5490>
  406b24:	add	x2, x2, #0x382
  406b28:	add	x0, sp, #0x10
  406b2c:	add	x4, sp, #0x8
  406b30:	mov	w1, #0x20                  	// #32
  406b34:	mov	w3, w19
  406b38:	bl	4025b0 <snprintf@plt>
  406b3c:	add	x0, sp, #0x10
  406b40:	bl	402760 <strdup@plt>
  406b44:	ldp	x20, x19, [sp, #80]
  406b48:	ldp	x22, x21, [sp, #64]
  406b4c:	ldp	x29, x30, [sp, #48]
  406b50:	add	sp, sp, #0x60
  406b54:	ret
  406b58:	mov	w8, #0xa                   	// #10
  406b5c:	lsr	x9, x0, x8
  406b60:	cbz	x9, 406b74 <ferror@plt+0x4004>
  406b64:	cmp	x8, #0x33
  406b68:	add	x8, x8, #0xa
  406b6c:	b.cc	406b5c <ferror@plt+0x3fec>  // b.lo, b.ul, b.last
  406b70:	mov	w8, #0x46                  	// #70
  406b74:	sub	w0, w8, #0xa
  406b78:	ret
  406b7c:	stp	x29, x30, [sp, #-80]!
  406b80:	stp	x26, x25, [sp, #16]
  406b84:	stp	x24, x23, [sp, #32]
  406b88:	stp	x22, x21, [sp, #48]
  406b8c:	stp	x20, x19, [sp, #64]
  406b90:	mov	x29, sp
  406b94:	cbz	x0, 406c78 <ferror@plt+0x4108>
  406b98:	mov	x20, x3
  406b9c:	mov	w19, #0xffffffff            	// #-1
  406ba0:	cbz	x3, 406c94 <ferror@plt+0x4124>
  406ba4:	mov	x21, x2
  406ba8:	cbz	x2, 406c94 <ferror@plt+0x4124>
  406bac:	mov	x22, x1
  406bb0:	cbz	x1, 406c94 <ferror@plt+0x4124>
  406bb4:	ldrb	w8, [x0]
  406bb8:	cbz	w8, 406c94 <ferror@plt+0x4124>
  406bbc:	ldrb	w8, [x0]
  406bc0:	cbz	w8, 406c80 <ferror@plt+0x4110>
  406bc4:	mov	x24, xzr
  406bc8:	mov	x23, xzr
  406bcc:	add	x25, x0, #0x1
  406bd0:	b	406bdc <ferror@plt+0x406c>
  406bd4:	ldrb	w8, [x25], #1
  406bd8:	cbz	w8, 406c90 <ferror@plt+0x4120>
  406bdc:	cmp	x24, x21
  406be0:	b.cs	406c50 <ferror@plt+0x40e0>  // b.hs, b.nlast
  406be4:	ldrb	w10, [x25]
  406be8:	sub	x9, x25, #0x1
  406bec:	cmp	x23, #0x0
  406bf0:	and	w8, w8, #0xff
  406bf4:	csel	x23, x9, x23, eq  // eq = none
  406bf8:	cmp	w8, #0x2c
  406bfc:	csel	x8, x9, xzr, eq  // eq = none
  406c00:	cmp	w10, #0x0
  406c04:	csel	x26, x25, x8, eq  // eq = none
  406c08:	mov	w8, #0x4                   	// #4
  406c0c:	cbz	x23, 406c58 <ferror@plt+0x40e8>
  406c10:	cbz	x26, 406c58 <ferror@plt+0x40e8>
  406c14:	subs	x1, x26, x23
  406c18:	b.ls	406c68 <ferror@plt+0x40f8>  // b.plast
  406c1c:	mov	x0, x23
  406c20:	blr	x20
  406c24:	cmn	w0, #0x1
  406c28:	b.eq	406c68 <ferror@plt+0x40f8>  // b.none
  406c2c:	str	w0, [x22, x24, lsl #2]
  406c30:	ldrb	w8, [x26]
  406c34:	mov	x23, xzr
  406c38:	add	x24, x24, #0x1
  406c3c:	cmp	w8, #0x0
  406c40:	cset	w8, eq  // eq = none
  406c44:	lsl	w8, w8, #1
  406c48:	cbnz	w8, 406c5c <ferror@plt+0x40ec>
  406c4c:	b	406bd4 <ferror@plt+0x4064>
  406c50:	mov	w19, #0xfffffffe            	// #-2
  406c54:	mov	w8, #0x1                   	// #1
  406c58:	cbz	w8, 406bd4 <ferror@plt+0x4064>
  406c5c:	cmp	w8, #0x4
  406c60:	b.eq	406bd4 <ferror@plt+0x4064>  // b.none
  406c64:	b	406c88 <ferror@plt+0x4118>
  406c68:	mov	w19, #0xffffffff            	// #-1
  406c6c:	mov	w8, #0x1                   	// #1
  406c70:	cbnz	w8, 406c5c <ferror@plt+0x40ec>
  406c74:	b	406bd4 <ferror@plt+0x4064>
  406c78:	mov	w19, #0xffffffff            	// #-1
  406c7c:	b	406c94 <ferror@plt+0x4124>
  406c80:	mov	x24, xzr
  406c84:	b	406c90 <ferror@plt+0x4120>
  406c88:	cmp	w8, #0x2
  406c8c:	b.ne	406c94 <ferror@plt+0x4124>  // b.any
  406c90:	mov	w19, w24
  406c94:	mov	w0, w19
  406c98:	ldp	x20, x19, [sp, #64]
  406c9c:	ldp	x22, x21, [sp, #48]
  406ca0:	ldp	x24, x23, [sp, #32]
  406ca4:	ldp	x26, x25, [sp, #16]
  406ca8:	ldp	x29, x30, [sp], #80
  406cac:	ret
  406cb0:	stp	x29, x30, [sp, #-32]!
  406cb4:	str	x19, [sp, #16]
  406cb8:	mov	x29, sp
  406cbc:	cbz	x0, 406ce0 <ferror@plt+0x4170>
  406cc0:	mov	x19, x3
  406cc4:	mov	w8, #0xffffffff            	// #-1
  406cc8:	cbz	x3, 406ce4 <ferror@plt+0x4174>
  406ccc:	ldrb	w9, [x0]
  406cd0:	cbz	w9, 406ce4 <ferror@plt+0x4174>
  406cd4:	ldr	x8, [x19]
  406cd8:	cmp	x8, x2
  406cdc:	b.ls	406cf4 <ferror@plt+0x4184>  // b.plast
  406ce0:	mov	w8, #0xffffffff            	// #-1
  406ce4:	ldr	x19, [sp, #16]
  406ce8:	mov	w0, w8
  406cec:	ldp	x29, x30, [sp], #32
  406cf0:	ret
  406cf4:	cmp	w9, #0x2b
  406cf8:	b.ne	406d04 <ferror@plt+0x4194>  // b.any
  406cfc:	add	x0, x0, #0x1
  406d00:	b	406d08 <ferror@plt+0x4198>
  406d04:	str	xzr, [x19]
  406d08:	ldr	x8, [x19]
  406d0c:	mov	x3, x4
  406d10:	add	x1, x1, x8, lsl #2
  406d14:	sub	x2, x2, x8
  406d18:	bl	406b7c <ferror@plt+0x400c>
  406d1c:	mov	w8, w0
  406d20:	cmp	w0, #0x1
  406d24:	b.lt	406ce4 <ferror@plt+0x4174>  // b.tstop
  406d28:	ldr	x9, [x19]
  406d2c:	add	x9, x9, w8, sxtw
  406d30:	str	x9, [x19]
  406d34:	b	406ce4 <ferror@plt+0x4174>
  406d38:	stp	x29, x30, [sp, #-80]!
  406d3c:	stp	x22, x21, [sp, #48]
  406d40:	mov	w21, #0xffffffea            	// #-22
  406d44:	str	x25, [sp, #16]
  406d48:	stp	x24, x23, [sp, #32]
  406d4c:	stp	x20, x19, [sp, #64]
  406d50:	mov	x29, sp
  406d54:	cbz	x1, 406e40 <ferror@plt+0x42d0>
  406d58:	cbz	x0, 406e40 <ferror@plt+0x42d0>
  406d5c:	mov	x19, x2
  406d60:	cbz	x2, 406e40 <ferror@plt+0x42d0>
  406d64:	ldrb	w8, [x0]
  406d68:	cbz	w8, 406e3c <ferror@plt+0x42cc>
  406d6c:	mov	x20, x1
  406d70:	mov	x22, xzr
  406d74:	add	x23, x0, #0x1
  406d78:	mov	w24, #0x1                   	// #1
  406d7c:	b	406d88 <ferror@plt+0x4218>
  406d80:	ldrb	w8, [x23], #1
  406d84:	cbz	w8, 406e3c <ferror@plt+0x42cc>
  406d88:	mov	x9, x23
  406d8c:	ldrb	w10, [x9], #-1
  406d90:	cmp	x22, #0x0
  406d94:	and	w8, w8, #0xff
  406d98:	csel	x22, x9, x22, eq  // eq = none
  406d9c:	cmp	w8, #0x2c
  406da0:	csel	x8, x9, xzr, eq  // eq = none
  406da4:	cmp	w10, #0x0
  406da8:	csel	x25, x23, x8, eq  // eq = none
  406dac:	mov	w8, #0x4                   	// #4
  406db0:	cbz	x22, 406e14 <ferror@plt+0x42a4>
  406db4:	cbz	x25, 406e14 <ferror@plt+0x42a4>
  406db8:	subs	x1, x25, x22
  406dbc:	b.ls	406e0c <ferror@plt+0x429c>  // b.plast
  406dc0:	mov	x0, x22
  406dc4:	blr	x19
  406dc8:	tbnz	w0, #31, 406e24 <ferror@plt+0x42b4>
  406dcc:	add	w8, w0, #0x7
  406dd0:	cmp	w0, #0x0
  406dd4:	csel	w8, w8, w0, lt  // lt = tstop
  406dd8:	sbfx	x8, x8, #3, #29
  406ddc:	ldrb	w9, [x20, x8]
  406de0:	and	w10, w0, #0x7
  406de4:	lsl	w10, w24, w10
  406de8:	mov	x22, xzr
  406dec:	orr	w9, w9, w10
  406df0:	strb	w9, [x20, x8]
  406df4:	ldrb	w8, [x25]
  406df8:	cmp	w8, #0x0
  406dfc:	cset	w8, eq  // eq = none
  406e00:	lsl	w8, w8, #1
  406e04:	cbnz	w8, 406e18 <ferror@plt+0x42a8>
  406e08:	b	406d80 <ferror@plt+0x4210>
  406e0c:	mov	w21, #0xffffffff            	// #-1
  406e10:	mov	w8, #0x1                   	// #1
  406e14:	cbz	w8, 406d80 <ferror@plt+0x4210>
  406e18:	cmp	w8, #0x4
  406e1c:	b.eq	406d80 <ferror@plt+0x4210>  // b.none
  406e20:	b	406e34 <ferror@plt+0x42c4>
  406e24:	mov	w8, #0x1                   	// #1
  406e28:	mov	w21, w0
  406e2c:	cbnz	w8, 406e18 <ferror@plt+0x42a8>
  406e30:	b	406d80 <ferror@plt+0x4210>
  406e34:	cmp	w8, #0x2
  406e38:	b.ne	406e40 <ferror@plt+0x42d0>  // b.any
  406e3c:	mov	w21, wzr
  406e40:	mov	w0, w21
  406e44:	ldp	x20, x19, [sp, #64]
  406e48:	ldp	x22, x21, [sp, #48]
  406e4c:	ldp	x24, x23, [sp, #32]
  406e50:	ldr	x25, [sp, #16]
  406e54:	ldp	x29, x30, [sp], #80
  406e58:	ret
  406e5c:	stp	x29, x30, [sp, #-64]!
  406e60:	stp	x22, x21, [sp, #32]
  406e64:	mov	w21, #0xffffffea            	// #-22
  406e68:	stp	x24, x23, [sp, #16]
  406e6c:	stp	x20, x19, [sp, #48]
  406e70:	mov	x29, sp
  406e74:	cbz	x1, 406f44 <ferror@plt+0x43d4>
  406e78:	cbz	x0, 406f44 <ferror@plt+0x43d4>
  406e7c:	mov	x19, x2
  406e80:	cbz	x2, 406f44 <ferror@plt+0x43d4>
  406e84:	ldrb	w8, [x0]
  406e88:	cbz	w8, 406f40 <ferror@plt+0x43d0>
  406e8c:	mov	x20, x1
  406e90:	mov	x22, xzr
  406e94:	add	x23, x0, #0x1
  406e98:	b	406ea4 <ferror@plt+0x4334>
  406e9c:	ldrb	w8, [x23], #1
  406ea0:	cbz	w8, 406f40 <ferror@plt+0x43d0>
  406ea4:	mov	x9, x23
  406ea8:	ldrb	w10, [x9], #-1
  406eac:	cmp	x22, #0x0
  406eb0:	and	w8, w8, #0xff
  406eb4:	csel	x22, x9, x22, eq  // eq = none
  406eb8:	cmp	w8, #0x2c
  406ebc:	csel	x8, x9, xzr, eq  // eq = none
  406ec0:	cmp	w10, #0x0
  406ec4:	csel	x24, x23, x8, eq  // eq = none
  406ec8:	mov	w8, #0x4                   	// #4
  406ecc:	cbz	x22, 406f18 <ferror@plt+0x43a8>
  406ed0:	cbz	x24, 406f18 <ferror@plt+0x43a8>
  406ed4:	subs	x1, x24, x22
  406ed8:	b.ls	406f10 <ferror@plt+0x43a0>  // b.plast
  406edc:	mov	x0, x22
  406ee0:	blr	x19
  406ee4:	tbnz	x0, #63, 406f28 <ferror@plt+0x43b8>
  406ee8:	ldr	x8, [x20]
  406eec:	mov	x22, xzr
  406ef0:	orr	x8, x8, x0
  406ef4:	str	x8, [x20]
  406ef8:	ldrb	w8, [x24]
  406efc:	cmp	w8, #0x0
  406f00:	cset	w8, eq  // eq = none
  406f04:	lsl	w8, w8, #1
  406f08:	cbnz	w8, 406f1c <ferror@plt+0x43ac>
  406f0c:	b	406e9c <ferror@plt+0x432c>
  406f10:	mov	w21, #0xffffffff            	// #-1
  406f14:	mov	w8, #0x1                   	// #1
  406f18:	cbz	w8, 406e9c <ferror@plt+0x432c>
  406f1c:	cmp	w8, #0x4
  406f20:	b.eq	406e9c <ferror@plt+0x432c>  // b.none
  406f24:	b	406f38 <ferror@plt+0x43c8>
  406f28:	mov	w8, #0x1                   	// #1
  406f2c:	mov	w21, w0
  406f30:	cbnz	w8, 406f1c <ferror@plt+0x43ac>
  406f34:	b	406e9c <ferror@plt+0x432c>
  406f38:	cmp	w8, #0x2
  406f3c:	b.ne	406f44 <ferror@plt+0x43d4>  // b.any
  406f40:	mov	w21, wzr
  406f44:	mov	w0, w21
  406f48:	ldp	x20, x19, [sp, #48]
  406f4c:	ldp	x22, x21, [sp, #32]
  406f50:	ldp	x24, x23, [sp, #16]
  406f54:	ldp	x29, x30, [sp], #64
  406f58:	ret
  406f5c:	stp	x29, x30, [sp, #-64]!
  406f60:	mov	x29, sp
  406f64:	str	x23, [sp, #16]
  406f68:	stp	x22, x21, [sp, #32]
  406f6c:	stp	x20, x19, [sp, #48]
  406f70:	str	xzr, [x29, #24]
  406f74:	cbz	x0, 407064 <ferror@plt+0x44f4>
  406f78:	mov	w21, w3
  406f7c:	mov	x19, x2
  406f80:	mov	x23, x1
  406f84:	mov	x22, x0
  406f88:	str	w3, [x1]
  406f8c:	str	w3, [x2]
  406f90:	bl	402af0 <__errno_location@plt>
  406f94:	str	wzr, [x0]
  406f98:	ldrb	w8, [x22]
  406f9c:	mov	x20, x0
  406fa0:	cmp	w8, #0x3a
  406fa4:	b.ne	406fec <ferror@plt+0x447c>  // b.any
  406fa8:	add	x21, x22, #0x1
  406fac:	add	x1, x29, #0x18
  406fb0:	mov	w2, #0xa                   	// #10
  406fb4:	mov	x0, x21
  406fb8:	bl	402890 <strtol@plt>
  406fbc:	str	w0, [x19]
  406fc0:	ldr	w8, [x20]
  406fc4:	mov	w0, #0xffffffff            	// #-1
  406fc8:	cbnz	w8, 407064 <ferror@plt+0x44f4>
  406fcc:	ldr	x8, [x29, #24]
  406fd0:	cbz	x8, 407064 <ferror@plt+0x44f4>
  406fd4:	cmp	x8, x21
  406fd8:	mov	w0, #0xffffffff            	// #-1
  406fdc:	b.eq	407064 <ferror@plt+0x44f4>  // b.none
  406fe0:	ldrb	w8, [x8]
  406fe4:	cbz	w8, 407060 <ferror@plt+0x44f0>
  406fe8:	b	407064 <ferror@plt+0x44f4>
  406fec:	add	x1, x29, #0x18
  406ff0:	mov	w2, #0xa                   	// #10
  406ff4:	mov	x0, x22
  406ff8:	bl	402890 <strtol@plt>
  406ffc:	str	w0, [x23]
  407000:	str	w0, [x19]
  407004:	ldr	x8, [x29, #24]
  407008:	mov	w0, #0xffffffff            	// #-1
  40700c:	cmp	x8, x22
  407010:	b.eq	407064 <ferror@plt+0x44f4>  // b.none
  407014:	ldr	w9, [x20]
  407018:	cbnz	w9, 407064 <ferror@plt+0x44f4>
  40701c:	cbz	x8, 407064 <ferror@plt+0x44f4>
  407020:	ldrb	w9, [x8]
  407024:	cmp	w9, #0x2d
  407028:	b.eq	40704c <ferror@plt+0x44dc>  // b.none
  40702c:	cmp	w9, #0x3a
  407030:	b.ne	407060 <ferror@plt+0x44f0>  // b.any
  407034:	ldrb	w10, [x8, #1]
  407038:	cbz	w10, 40705c <ferror@plt+0x44ec>
  40703c:	cmp	w9, #0x3a
  407040:	b.eq	40704c <ferror@plt+0x44dc>  // b.none
  407044:	cmp	w9, #0x2d
  407048:	b.ne	407060 <ferror@plt+0x44f0>  // b.any
  40704c:	add	x21, x8, #0x1
  407050:	str	xzr, [x29, #24]
  407054:	str	wzr, [x20]
  407058:	b	406fac <ferror@plt+0x443c>
  40705c:	str	w21, [x19]
  407060:	mov	w0, wzr
  407064:	ldp	x20, x19, [sp, #48]
  407068:	ldp	x22, x21, [sp, #32]
  40706c:	ldr	x23, [sp, #16]
  407070:	ldp	x29, x30, [sp], #64
  407074:	ret
  407078:	sub	sp, sp, #0x50
  40707c:	stp	x20, x19, [sp, #64]
  407080:	mov	x20, x1
  407084:	mov	x19, x0
  407088:	stp	x29, x30, [sp, #16]
  40708c:	stp	x24, x23, [sp, #32]
  407090:	stp	x22, x21, [sp, #48]
  407094:	add	x29, sp, #0x10
  407098:	mov	w0, wzr
  40709c:	cbz	x20, 407168 <ferror@plt+0x45f8>
  4070a0:	cbz	x19, 407168 <ferror@plt+0x45f8>
  4070a4:	add	x1, sp, #0x8
  4070a8:	mov	x0, x19
  4070ac:	bl	407180 <ferror@plt+0x4610>
  4070b0:	mov	x21, x0
  4070b4:	mov	x1, sp
  4070b8:	mov	x0, x20
  4070bc:	bl	407180 <ferror@plt+0x4610>
  4070c0:	ldp	x24, x22, [sp]
  4070c4:	adds	x8, x24, x22
  4070c8:	b.eq	4070f4 <ferror@plt+0x4584>  // b.none
  4070cc:	mov	x23, x0
  4070d0:	cmp	x8, #0x1
  4070d4:	b.ne	40711c <ferror@plt+0x45ac>  // b.any
  4070d8:	cbz	x21, 407100 <ferror@plt+0x4590>
  4070dc:	ldrb	w8, [x21]
  4070e0:	cmp	w8, #0x2f
  4070e4:	b.ne	407100 <ferror@plt+0x4590>  // b.any
  4070e8:	mov	w0, #0x1                   	// #1
  4070ec:	cbnz	w0, 40715c <ferror@plt+0x45ec>
  4070f0:	b	407098 <ferror@plt+0x4528>
  4070f4:	mov	w0, #0x1                   	// #1
  4070f8:	cbnz	w0, 40715c <ferror@plt+0x45ec>
  4070fc:	b	407098 <ferror@plt+0x4528>
  407100:	cbz	x23, 40711c <ferror@plt+0x45ac>
  407104:	ldrb	w8, [x23]
  407108:	cmp	w8, #0x2f
  40710c:	b.ne	40711c <ferror@plt+0x45ac>  // b.any
  407110:	mov	w0, #0x1                   	// #1
  407114:	cbnz	w0, 40715c <ferror@plt+0x45ec>
  407118:	b	407098 <ferror@plt+0x4528>
  40711c:	mov	w0, #0x3                   	// #3
  407120:	cbz	x21, 407148 <ferror@plt+0x45d8>
  407124:	cbz	x23, 407148 <ferror@plt+0x45d8>
  407128:	cmp	x22, x24
  40712c:	b.ne	407148 <ferror@plt+0x45d8>  // b.any
  407130:	mov	x0, x21
  407134:	mov	x1, x23
  407138:	mov	x2, x22
  40713c:	bl	4026b0 <strncmp@plt>
  407140:	cbz	w0, 407150 <ferror@plt+0x45e0>
  407144:	mov	w0, #0x3                   	// #3
  407148:	cbnz	w0, 40715c <ferror@plt+0x45ec>
  40714c:	b	407098 <ferror@plt+0x4528>
  407150:	add	x19, x21, x22
  407154:	add	x20, x23, x24
  407158:	cbz	w0, 407098 <ferror@plt+0x4528>
  40715c:	cmp	w0, #0x3
  407160:	b.ne	407168 <ferror@plt+0x45f8>  // b.any
  407164:	mov	w0, wzr
  407168:	ldp	x20, x19, [sp, #64]
  40716c:	ldp	x22, x21, [sp, #48]
  407170:	ldp	x24, x23, [sp, #32]
  407174:	ldp	x29, x30, [sp, #16]
  407178:	add	sp, sp, #0x50
  40717c:	ret
  407180:	mov	x8, x0
  407184:	str	xzr, [x1]
  407188:	mov	x0, x8
  40718c:	cbz	x8, 4071d4 <ferror@plt+0x4664>
  407190:	ldrb	w9, [x0]
  407194:	cmp	w9, #0x2f
  407198:	b.ne	4071ac <ferror@plt+0x463c>  // b.any
  40719c:	mov	x8, x0
  4071a0:	ldrb	w10, [x8, #1]!
  4071a4:	cmp	w10, #0x2f
  4071a8:	b.eq	407188 <ferror@plt+0x4618>  // b.none
  4071ac:	cbz	w9, 4071d0 <ferror@plt+0x4660>
  4071b0:	mov	w8, #0x1                   	// #1
  4071b4:	str	x8, [x1]
  4071b8:	ldrb	w9, [x0, x8]
  4071bc:	cbz	w9, 4071d4 <ferror@plt+0x4664>
  4071c0:	cmp	w9, #0x2f
  4071c4:	b.eq	4071d4 <ferror@plt+0x4664>  // b.none
  4071c8:	add	x8, x8, #0x1
  4071cc:	b	4071b4 <ferror@plt+0x4644>
  4071d0:	mov	x0, xzr
  4071d4:	ret
  4071d8:	stp	x29, x30, [sp, #-64]!
  4071dc:	orr	x8, x0, x1
  4071e0:	stp	x24, x23, [sp, #16]
  4071e4:	stp	x22, x21, [sp, #32]
  4071e8:	stp	x20, x19, [sp, #48]
  4071ec:	mov	x29, sp
  4071f0:	cbz	x8, 407224 <ferror@plt+0x46b4>
  4071f4:	mov	x19, x1
  4071f8:	mov	x22, x0
  4071fc:	mov	x20, x2
  407200:	cbz	x0, 407238 <ferror@plt+0x46c8>
  407204:	cbz	x19, 40724c <ferror@plt+0x46dc>
  407208:	mov	x0, x22
  40720c:	bl	402450 <strlen@plt>
  407210:	mvn	x8, x0
  407214:	cmp	x8, x20
  407218:	b.cs	407254 <ferror@plt+0x46e4>  // b.hs, b.nlast
  40721c:	mov	x21, xzr
  407220:	b	407290 <ferror@plt+0x4720>
  407224:	adrp	x0, 407000 <ferror@plt+0x4490>
  407228:	add	x0, x0, #0xcb1
  40722c:	bl	402760 <strdup@plt>
  407230:	mov	x21, x0
  407234:	b	407290 <ferror@plt+0x4720>
  407238:	mov	x0, x19
  40723c:	mov	x1, x20
  407240:	bl	402910 <strndup@plt>
  407244:	mov	x21, x0
  407248:	b	407290 <ferror@plt+0x4720>
  40724c:	mov	x0, x22
  407250:	b	40722c <ferror@plt+0x46bc>
  407254:	add	x24, x0, x20
  407258:	mov	x23, x0
  40725c:	add	x0, x24, #0x1
  407260:	bl	402640 <malloc@plt>
  407264:	mov	x21, x0
  407268:	cbz	x0, 407290 <ferror@plt+0x4720>
  40726c:	mov	x0, x21
  407270:	mov	x1, x22
  407274:	mov	x2, x23
  407278:	bl	402400 <memcpy@plt>
  40727c:	add	x0, x21, x23
  407280:	mov	x1, x19
  407284:	mov	x2, x20
  407288:	bl	402400 <memcpy@plt>
  40728c:	strb	wzr, [x21, x24]
  407290:	mov	x0, x21
  407294:	ldp	x20, x19, [sp, #48]
  407298:	ldp	x22, x21, [sp, #32]
  40729c:	ldp	x24, x23, [sp, #16]
  4072a0:	ldp	x29, x30, [sp], #64
  4072a4:	ret
  4072a8:	stp	x29, x30, [sp, #-32]!
  4072ac:	stp	x20, x19, [sp, #16]
  4072b0:	mov	x19, x1
  4072b4:	mov	x20, x0
  4072b8:	mov	x29, sp
  4072bc:	cbz	x1, 4072d0 <ferror@plt+0x4760>
  4072c0:	mov	x0, x19
  4072c4:	bl	402450 <strlen@plt>
  4072c8:	mov	x2, x0
  4072cc:	b	4072d4 <ferror@plt+0x4764>
  4072d0:	mov	x2, xzr
  4072d4:	mov	x0, x20
  4072d8:	mov	x1, x19
  4072dc:	bl	4071d8 <ferror@plt+0x4668>
  4072e0:	ldp	x20, x19, [sp, #16]
  4072e4:	ldp	x29, x30, [sp], #32
  4072e8:	ret
  4072ec:	sub	sp, sp, #0x120
  4072f0:	stp	x29, x30, [sp, #256]
  4072f4:	add	x29, sp, #0x100
  4072f8:	add	x9, sp, #0x80
  4072fc:	mov	x10, sp
  407300:	mov	x11, #0xffffffffffffffd0    	// #-48
  407304:	add	x8, x29, #0x20
  407308:	movk	x11, #0xff80, lsl #32
  40730c:	add	x9, x9, #0x30
  407310:	add	x10, x10, #0x80
  407314:	stp	x8, x9, [x29, #-32]
  407318:	stp	x10, x11, [x29, #-16]
  40731c:	stp	q1, q2, [sp, #16]
  407320:	str	q0, [sp]
  407324:	ldp	q0, q1, [x29, #-32]
  407328:	stp	x28, x19, [sp, #272]
  40732c:	mov	x19, x0
  407330:	stp	x2, x3, [sp, #128]
  407334:	sub	x0, x29, #0x28
  407338:	sub	x2, x29, #0x50
  40733c:	stp	x4, x5, [sp, #144]
  407340:	stp	x6, x7, [sp, #160]
  407344:	stp	q3, q4, [sp, #48]
  407348:	stp	q5, q6, [sp, #80]
  40734c:	str	q7, [sp, #112]
  407350:	stp	q0, q1, [x29, #-80]
  407354:	bl	4028f0 <vasprintf@plt>
  407358:	tbnz	w0, #31, 407380 <ferror@plt+0x4810>
  40735c:	ldur	x1, [x29, #-40]
  407360:	sxtw	x2, w0
  407364:	mov	x0, x19
  407368:	bl	4071d8 <ferror@plt+0x4668>
  40736c:	ldur	x8, [x29, #-40]
  407370:	mov	x19, x0
  407374:	mov	x0, x8
  407378:	bl	4028d0 <free@plt>
  40737c:	b	407384 <ferror@plt+0x4814>
  407380:	mov	x19, xzr
  407384:	mov	x0, x19
  407388:	ldp	x28, x19, [sp, #272]
  40738c:	ldp	x29, x30, [sp, #256]
  407390:	add	sp, sp, #0x120
  407394:	ret
  407398:	stp	x29, x30, [sp, #-80]!
  40739c:	stp	x24, x23, [sp, #32]
  4073a0:	stp	x22, x21, [sp, #48]
  4073a4:	stp	x20, x19, [sp, #64]
  4073a8:	ldr	x19, [x0]
  4073ac:	str	x25, [sp, #16]
  4073b0:	mov	x29, sp
  4073b4:	ldrb	w8, [x19]
  4073b8:	cbz	w8, 4074b8 <ferror@plt+0x4948>
  4073bc:	mov	x20, x0
  4073c0:	mov	x22, x1
  4073c4:	mov	x0, x19
  4073c8:	mov	x1, x2
  4073cc:	mov	w23, w3
  4073d0:	mov	x21, x2
  4073d4:	bl	402920 <strspn@plt>
  4073d8:	add	x19, x19, x0
  4073dc:	ldrb	w8, [x19]
  4073e0:	cbz	x8, 4074b4 <ferror@plt+0x4944>
  4073e4:	cbz	w23, 40746c <ferror@plt+0x48fc>
  4073e8:	cmp	w8, #0x3f
  4073ec:	b.hi	407484 <ferror@plt+0x4914>  // b.pmore
  4073f0:	mov	w9, #0x1                   	// #1
  4073f4:	lsl	x8, x9, x8
  4073f8:	mov	x9, #0x1                   	// #1
  4073fc:	movk	x9, #0x84, lsl #32
  407400:	and	x8, x8, x9
  407404:	cbz	x8, 407484 <ferror@plt+0x4914>
  407408:	mov	x23, x19
  40740c:	ldrb	w25, [x23], #1
  407410:	add	x1, x29, #0x1c
  407414:	strb	wzr, [x29, #29]
  407418:	mov	x0, x23
  40741c:	strb	w25, [x29, #28]
  407420:	bl	4074f0 <ferror@plt+0x4980>
  407424:	str	x0, [x22]
  407428:	add	x8, x0, x19
  40742c:	ldrb	w9, [x8, #1]
  407430:	mov	w8, wzr
  407434:	cbz	w9, 4074dc <ferror@plt+0x496c>
  407438:	cmp	w9, w25
  40743c:	b.ne	4074dc <ferror@plt+0x496c>  // b.any
  407440:	add	x8, x0, x19
  407444:	ldrsb	w1, [x8, #2]
  407448:	mov	x24, x0
  40744c:	cbz	w1, 40745c <ferror@plt+0x48ec>
  407450:	mov	x0, x21
  407454:	bl	402930 <strchr@plt>
  407458:	cbz	x0, 4074d8 <ferror@plt+0x4968>
  40745c:	add	x8, x19, x24
  407460:	add	x19, x8, #0x2
  407464:	mov	w8, #0x1                   	// #1
  407468:	b	4074e0 <ferror@plt+0x4970>
  40746c:	mov	x0, x19
  407470:	mov	x1, x21
  407474:	bl	402ac0 <strcspn@plt>
  407478:	str	x0, [x22]
  40747c:	add	x22, x19, x0
  407480:	b	4074ac <ferror@plt+0x493c>
  407484:	mov	x0, x19
  407488:	mov	x1, x21
  40748c:	bl	4074f0 <ferror@plt+0x4980>
  407490:	str	x0, [x22]
  407494:	add	x22, x19, x0
  407498:	ldrsb	w1, [x22]
  40749c:	cbz	w1, 4074ac <ferror@plt+0x493c>
  4074a0:	mov	x0, x21
  4074a4:	bl	402930 <strchr@plt>
  4074a8:	cbz	x0, 4074b4 <ferror@plt+0x4944>
  4074ac:	str	x22, [x20]
  4074b0:	b	4074bc <ferror@plt+0x494c>
  4074b4:	str	x19, [x20]
  4074b8:	mov	x19, xzr
  4074bc:	mov	x0, x19
  4074c0:	ldp	x20, x19, [sp, #64]
  4074c4:	ldp	x22, x21, [sp, #48]
  4074c8:	ldp	x24, x23, [sp, #32]
  4074cc:	ldr	x25, [sp, #16]
  4074d0:	ldp	x29, x30, [sp], #80
  4074d4:	ret
  4074d8:	mov	w8, wzr
  4074dc:	mov	x23, x19
  4074e0:	str	x19, [x20]
  4074e4:	mov	x19, x23
  4074e8:	tbz	w8, #0, 4074b8 <ferror@plt+0x4948>
  4074ec:	b	4074bc <ferror@plt+0x494c>
  4074f0:	stp	x29, x30, [sp, #-48]!
  4074f4:	stp	x22, x21, [sp, #16]
  4074f8:	stp	x20, x19, [sp, #32]
  4074fc:	ldrb	w8, [x0]
  407500:	mov	x29, sp
  407504:	cbz	w8, 407554 <ferror@plt+0x49e4>
  407508:	mov	x19, x1
  40750c:	mov	x22, xzr
  407510:	mov	w20, wzr
  407514:	add	x21, x0, #0x1
  407518:	b	40753c <ferror@plt+0x49cc>
  40751c:	sxtb	w1, w8
  407520:	mov	x0, x19
  407524:	bl	402930 <strchr@plt>
  407528:	cbnz	x0, 407560 <ferror@plt+0x49f0>
  40752c:	mov	w20, wzr
  407530:	ldrb	w8, [x21, x22]
  407534:	add	x22, x22, #0x1
  407538:	cbz	w8, 407560 <ferror@plt+0x49f0>
  40753c:	cbnz	w20, 40752c <ferror@plt+0x49bc>
  407540:	and	w9, w8, #0xff
  407544:	cmp	w9, #0x5c
  407548:	b.ne	40751c <ferror@plt+0x49ac>  // b.any
  40754c:	mov	w20, #0x1                   	// #1
  407550:	b	407530 <ferror@plt+0x49c0>
  407554:	mov	w20, wzr
  407558:	mov	w22, wzr
  40755c:	b	407560 <ferror@plt+0x49f0>
  407560:	sub	w8, w22, w20
  407564:	ldp	x20, x19, [sp, #32]
  407568:	ldp	x22, x21, [sp, #16]
  40756c:	sxtw	x0, w8
  407570:	ldp	x29, x30, [sp], #48
  407574:	ret
  407578:	stp	x29, x30, [sp, #-32]!
  40757c:	str	x19, [sp, #16]
  407580:	mov	x19, x0
  407584:	mov	x29, sp
  407588:	mov	x0, x19
  40758c:	bl	4026e0 <fgetc@plt>
  407590:	cmn	w0, #0x1
  407594:	b.eq	4075a8 <ferror@plt+0x4a38>  // b.none
  407598:	cmp	w0, #0xa
  40759c:	b.ne	407588 <ferror@plt+0x4a18>  // b.any
  4075a0:	mov	w0, wzr
  4075a4:	b	4075ac <ferror@plt+0x4a3c>
  4075a8:	mov	w0, #0x1                   	// #1
  4075ac:	ldr	x19, [sp, #16]
  4075b0:	ldp	x29, x30, [sp], #32
  4075b4:	ret
  4075b8:	stp	x29, x30, [sp, #-48]!
  4075bc:	str	x28, [sp, #16]
  4075c0:	stp	x20, x19, [sp, #32]
  4075c4:	mov	x29, sp
  4075c8:	sub	sp, sp, #0x1f0
  4075cc:	sub	x8, x29, #0x98
  4075d0:	mov	w19, w0
  4075d4:	add	x0, x8, #0x8
  4075d8:	stp	x1, x2, [sp, #136]
  4075dc:	stp	x3, x4, [sp, #152]
  4075e0:	stp	x5, x6, [sp, #168]
  4075e4:	str	x7, [sp, #184]
  4075e8:	stp	q0, q1, [sp]
  4075ec:	stp	q2, q3, [sp, #32]
  4075f0:	stp	q4, q5, [sp, #64]
  4075f4:	stp	q6, q7, [sp, #96]
  4075f8:	bl	4026a0 <sigemptyset@plt>
  4075fc:	mov	w8, #0x1                   	// #1
  407600:	mov	w9, #0x10000000            	// #268435456
  407604:	sub	x1, x29, #0x98
  407608:	add	x2, sp, #0xc0
  40760c:	mov	w0, #0xd                   	// #13
  407610:	stur	x8, [x29, #-152]
  407614:	stur	w9, [x29, #-16]
  407618:	bl	402790 <sigaction@plt>
  40761c:	cmp	w19, #0x3f
  407620:	strb	wzr, [x29, #25]
  407624:	b.eq	4076b8 <ferror@plt+0x4b48>  // b.none
  407628:	cmp	w19, #0x51
  40762c:	b.eq	407638 <ferror@plt+0x4ac8>  // b.none
  407630:	cmp	w19, #0x50
  407634:	b.ne	40769c <ferror@plt+0x4b2c>  // b.any
  407638:	bl	4076d0 <ferror@plt+0x4b60>
  40763c:	mov	w20, w0
  407640:	tbnz	w0, #31, 407654 <ferror@plt+0x4ae4>
  407644:	add	x1, x29, #0x18
  407648:	mov	w0, w20
  40764c:	strb	w19, [x29, #24]
  407650:	bl	4077e0 <ferror@plt+0x4c70>
  407654:	strb	wzr, [x29, #28]
  407658:	tbnz	w20, #31, 40767c <ferror@plt+0x4b0c>
  40765c:	mov	w0, w20
  407660:	bl	407878 <ferror@plt+0x4d08>
  407664:	cbz	w0, 407674 <ferror@plt+0x4b04>
  407668:	add	x1, x29, #0x1c
  40766c:	mov	w0, w20
  407670:	bl	4078d8 <ferror@plt+0x4d68>
  407674:	mov	w0, w20
  407678:	bl	402780 <close@plt>
  40767c:	add	x1, sp, #0xc0
  407680:	mov	w0, #0xd                   	// #13
  407684:	mov	x2, xzr
  407688:	bl	402790 <sigaction@plt>
  40768c:	ldrb	w8, [x29, #28]
  407690:	cmp	w8, #0x6
  407694:	cset	w0, eq  // eq = none
  407698:	b	4076bc <ferror@plt+0x4b4c>
  40769c:	adrp	x1, 408000 <ferror@plt+0x5490>
  4076a0:	add	x1, x1, #0x387
  4076a4:	mov	w2, #0x5                   	// #5
  4076a8:	mov	x0, xzr
  4076ac:	bl	402a40 <dcgettext@plt>
  4076b0:	mov	w1, w19
  4076b4:	bl	4029c0 <warnx@plt>
  4076b8:	mov	w0, wzr
  4076bc:	add	sp, sp, #0x1f0
  4076c0:	ldp	x20, x19, [sp, #32]
  4076c4:	ldr	x28, [sp, #16]
  4076c8:	ldp	x29, x30, [sp], #48
  4076cc:	ret
  4076d0:	sub	sp, sp, #0x90
  4076d4:	adrp	x8, 408000 <ferror@plt+0x5490>
  4076d8:	add	x8, x8, #0x40a
  4076dc:	ldp	q0, q1, [x8, #48]
  4076e0:	ldr	q2, [x8, #80]
  4076e4:	mov	w1, #0x801                 	// #2049
  4076e8:	stp	x29, x30, [sp, #112]
  4076ec:	stp	q0, q1, [sp, #48]
  4076f0:	ldur	q0, [x8, #94]
  4076f4:	ldr	q1, [x8]
  4076f8:	str	q2, [sp, #80]
  4076fc:	ldp	q2, q3, [x8, #16]
  407700:	add	x29, sp, #0x70
  407704:	mov	w8, #0x1                   	// #1
  407708:	mov	w0, #0x1                   	// #1
  40770c:	movk	w1, #0x8, lsl #16
  407710:	mov	w2, wzr
  407714:	str	x19, [sp, #128]
  407718:	stur	q0, [sp, #94]
  40771c:	stp	q1, q2, [sp]
  407720:	str	q3, [sp, #32]
  407724:	str	w8, [x29, #28]
  407728:	bl	402960 <socket@plt>
  40772c:	mov	w19, w0
  407730:	tbnz	w0, #31, 40778c <ferror@plt+0x4c1c>
  407734:	add	x3, x29, #0x1c
  407738:	mov	w1, #0x1                   	// #1
  40773c:	mov	w2, #0x10                  	// #16
  407740:	mov	w4, #0x4                   	// #4
  407744:	mov	w0, w19
  407748:	bl	402650 <setsockopt@plt>
  40774c:	tbnz	w0, #31, 4077a8 <ferror@plt+0x4c38>
  407750:	mov	x8, sp
  407754:	orr	x0, x8, #0x3
  407758:	bl	402450 <strlen@plt>
  40775c:	add	w2, w0, #0x3
  407760:	mov	x1, sp
  407764:	mov	w0, w19
  407768:	bl	402900 <connect@plt>
  40776c:	tbz	w0, #31, 4077cc <ferror@plt+0x4c5c>
  407770:	bl	402af0 <__errno_location@plt>
  407774:	ldr	w8, [x0]
  407778:	cmp	w8, #0x6f
  40777c:	b.eq	4077c0 <ferror@plt+0x4c50>  // b.none
  407780:	adrp	x1, 408000 <ferror@plt+0x5490>
  407784:	add	x1, x1, #0x3ec
  407788:	b	4077b0 <ferror@plt+0x4c40>
  40778c:	adrp	x1, 408000 <ferror@plt+0x5490>
  407790:	add	x1, x1, #0x3b2
  407794:	mov	w2, #0x5                   	// #5
  407798:	mov	x0, xzr
  40779c:	bl	402a40 <dcgettext@plt>
  4077a0:	bl	4029c0 <warnx@plt>
  4077a4:	b	4077cc <ferror@plt+0x4c5c>
  4077a8:	adrp	x1, 408000 <ferror@plt+0x5490>
  4077ac:	add	x1, x1, #0x3ca
  4077b0:	mov	w2, #0x5                   	// #5
  4077b4:	mov	x0, xzr
  4077b8:	bl	402a40 <dcgettext@plt>
  4077bc:	bl	4029c0 <warnx@plt>
  4077c0:	mov	w0, w19
  4077c4:	bl	402780 <close@plt>
  4077c8:	mov	w19, #0xffffffff            	// #-1
  4077cc:	mov	w0, w19
  4077d0:	ldr	x19, [sp, #128]
  4077d4:	ldp	x29, x30, [sp, #112]
  4077d8:	add	sp, sp, #0x90
  4077dc:	ret
  4077e0:	stp	x29, x30, [sp, #-48]!
  4077e4:	stp	x22, x21, [sp, #16]
  4077e8:	stp	x20, x19, [sp, #32]
  4077ec:	mov	x19, x1
  4077f0:	mov	w20, w0
  4077f4:	mov	w21, #0x2                   	// #2
  4077f8:	mov	x29, sp
  4077fc:	cbz	x21, 407868 <ferror@plt+0x4cf8>
  407800:	bl	402af0 <__errno_location@plt>
  407804:	mov	x22, x0
  407808:	str	wzr, [x0]
  40780c:	mov	w0, w20
  407810:	mov	x1, x19
  407814:	mov	x2, x21
  407818:	bl	4027d0 <write@plt>
  40781c:	cmp	x0, #0x1
  407820:	b.lt	40784c <ferror@plt+0x4cdc>  // b.tstop
  407824:	subs	x21, x21, x0
  407828:	add	x8, x19, x0
  40782c:	csel	x19, x19, x8, eq  // eq = none
  407830:	ldr	w8, [x22]
  407834:	cmp	w8, #0xb
  407838:	b.ne	407840 <ferror@plt+0x4cd0>  // b.any
  40783c:	bl	407970 <ferror@plt+0x4e00>
  407840:	mov	w8, #0x1                   	// #1
  407844:	tbnz	w8, #0, 4077fc <ferror@plt+0x4c8c>
  407848:	b	407868 <ferror@plt+0x4cf8>
  40784c:	ldr	w8, [x22]
  407850:	cmp	w8, #0xb
  407854:	b.eq	407830 <ferror@plt+0x4cc0>  // b.none
  407858:	cmp	w8, #0x4
  40785c:	b.eq	407830 <ferror@plt+0x4cc0>  // b.none
  407860:	mov	w8, wzr
  407864:	tbnz	w8, #0, 4077fc <ferror@plt+0x4c8c>
  407868:	ldp	x20, x19, [sp, #32]
  40786c:	ldp	x22, x21, [sp, #16]
  407870:	ldp	x29, x30, [sp], #48
  407874:	ret
  407878:	stp	x29, x30, [sp, #-32]!
  40787c:	mov	x29, sp
  407880:	mov	w8, #0x3                   	// #3
  407884:	str	x19, [sp, #16]
  407888:	stp	w0, w8, [x29, #24]
  40788c:	add	x0, x29, #0x18
  407890:	mov	w1, #0x1                   	// #1
  407894:	mov	w2, #0x3e8                 	// #1000
  407898:	bl	402670 <poll@plt>
  40789c:	mov	w19, w0
  4078a0:	tbz	w0, #31, 4078b4 <ferror@plt+0x4d44>
  4078a4:	bl	402af0 <__errno_location@plt>
  4078a8:	ldr	w8, [x0]
  4078ac:	cmp	w8, #0x4
  4078b0:	b.eq	40788c <ferror@plt+0x4d1c>  // b.none
  4078b4:	ldrh	w8, [x29, #30]
  4078b8:	cmp	w19, #0x1
  4078bc:	ldr	x19, [sp, #16]
  4078c0:	cset	w9, eq  // eq = none
  4078c4:	tst	w8, #0x3
  4078c8:	cset	w8, ne  // ne = any
  4078cc:	and	w0, w9, w8
  4078d0:	ldp	x29, x30, [sp], #32
  4078d4:	ret
  4078d8:	stp	x29, x30, [sp, #-64]!
  4078dc:	stp	x22, x21, [sp, #32]
  4078e0:	stp	x20, x19, [sp, #48]
  4078e4:	mov	x19, x1
  4078e8:	mov	w20, w0
  4078ec:	mov	w22, wzr
  4078f0:	mov	w21, #0x2                   	// #2
  4078f4:	str	x23, [sp, #16]
  4078f8:	mov	x29, sp
  4078fc:	strh	wzr, [x1]
  407900:	mov	w23, #0x6                   	// #6
  407904:	mov	w0, w20
  407908:	mov	x1, x19
  40790c:	mov	x2, x21
  407910:	bl	4029d0 <read@plt>
  407914:	cmp	x0, #0x0
  407918:	b.gt	40794c <ferror@plt+0x4ddc>
  40791c:	tbz	x0, #63, 40795c <ferror@plt+0x4dec>
  407920:	bl	402af0 <__errno_location@plt>
  407924:	ldr	w8, [x0]
  407928:	cmp	w8, #0xb
  40792c:	b.eq	407938 <ferror@plt+0x4dc8>  // b.none
  407930:	cmp	w8, #0x4
  407934:	b.ne	40795c <ferror@plt+0x4dec>  // b.any
  407938:	subs	w23, w23, #0x1
  40793c:	b.eq	40795c <ferror@plt+0x4dec>  // b.none
  407940:	bl	407970 <ferror@plt+0x4e00>
  407944:	tbz	w22, #0, 407904 <ferror@plt+0x4d94>
  407948:	b	40795c <ferror@plt+0x4dec>
  40794c:	subs	x21, x21, x0
  407950:	add	x19, x19, x0
  407954:	cset	w22, eq  // eq = none
  407958:	cbnz	x21, 407900 <ferror@plt+0x4d90>
  40795c:	ldp	x20, x19, [sp, #48]
  407960:	ldp	x22, x21, [sp, #32]
  407964:	ldr	x23, [sp, #16]
  407968:	ldp	x29, x30, [sp], #64
  40796c:	ret
  407970:	sub	sp, sp, #0x20
  407974:	mov	w8, #0xb280                	// #45696
  407978:	movk	w8, #0xee6, lsl #16
  40797c:	mov	x0, sp
  407980:	mov	x1, xzr
  407984:	stp	x29, x30, [sp, #16]
  407988:	add	x29, sp, #0x10
  40798c:	stp	xzr, x8, [sp]
  407990:	bl	4028e0 <nanosleep@plt>
  407994:	ldp	x29, x30, [sp, #16]
  407998:	add	sp, sp, #0x20
  40799c:	ret
  4079a0:	stp	x29, x30, [sp, #-64]!
  4079a4:	mov	x29, sp
  4079a8:	stp	x19, x20, [sp, #16]
  4079ac:	adrp	x20, 418000 <ferror@plt+0x15490>
  4079b0:	add	x20, x20, #0xde0
  4079b4:	stp	x21, x22, [sp, #32]
  4079b8:	adrp	x21, 418000 <ferror@plt+0x15490>
  4079bc:	add	x21, x21, #0xdd8
  4079c0:	sub	x20, x20, x21
  4079c4:	mov	w22, w0
  4079c8:	stp	x23, x24, [sp, #48]
  4079cc:	mov	x23, x1
  4079d0:	mov	x24, x2
  4079d4:	bl	4023c8 <memcpy@plt-0x38>
  4079d8:	cmp	xzr, x20, asr #3
  4079dc:	b.eq	407a08 <ferror@plt+0x4e98>  // b.none
  4079e0:	asr	x20, x20, #3
  4079e4:	mov	x19, #0x0                   	// #0
  4079e8:	ldr	x3, [x21, x19, lsl #3]
  4079ec:	mov	x2, x24
  4079f0:	add	x19, x19, #0x1
  4079f4:	mov	x1, x23
  4079f8:	mov	w0, w22
  4079fc:	blr	x3
  407a00:	cmp	x20, x19
  407a04:	b.ne	4079e8 <ferror@plt+0x4e78>  // b.any
  407a08:	ldp	x19, x20, [sp, #16]
  407a0c:	ldp	x21, x22, [sp, #32]
  407a10:	ldp	x23, x24, [sp, #48]
  407a14:	ldp	x29, x30, [sp], #64
  407a18:	ret
  407a1c:	nop
  407a20:	ret
  407a24:	nop
  407a28:	adrp	x2, 419000 <ferror@plt+0x16490>
  407a2c:	mov	x1, #0x0                   	// #0
  407a30:	ldr	x2, [x2, #968]
  407a34:	b	402560 <__cxa_atexit@plt>
  407a38:	mov	x2, x1
  407a3c:	mov	w1, w0
  407a40:	mov	w0, #0x0                   	// #0
  407a44:	b	402a20 <__fxstat@plt>
  407a48:	mov	x4, x1
  407a4c:	mov	x5, x2
  407a50:	mov	w1, w0
  407a54:	mov	x2, x4
  407a58:	mov	w0, #0x0                   	// #0
  407a5c:	mov	w4, w3
  407a60:	mov	x3, x5
  407a64:	b	402b60 <__fxstatat@plt>

Disassembly of section .fini:

0000000000407a68 <.fini>:
  407a68:	stp	x29, x30, [sp, #-16]!
  407a6c:	mov	x29, sp
  407a70:	ldp	x29, x30, [sp], #16
  407a74:	ret
