Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr 28 13:28:55 2019
| Host         : Sirio running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              14 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
|            Clock Signal           |                Enable Signal                |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz/inst/clk_out1 |                                             | design_1_i/rst_clk_wiz_5M/U0/EXT_LPF/lpf_int       |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_5M/U0/SEQ/seq_cnt_en | design_1_i/rst_clk_wiz_5M/U0/SEQ/SEQ_COUNTER/clear |                1 |             12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/counter_0/inst/ap_NS_fsm1        |                                                    |                3 |             14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                             |                                                    |                7 |             56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/counter_0/inst/ap_CS_fsm_state3  | design_1_i/counter_0/inst/temp_count_fu_28         |                8 |             64 |
+-----------------------------------+---------------------------------------------+----------------------------------------------------+------------------+----------------+


