D:/FPGA/Verilog-Labs/007.reduction_operator/reduction_operator.v {1 {vlog -work work -stats=none D:/FPGA/Verilog-Labs/007.reduction_operator/reduction_operator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reduction_operator

Top level modules:
	reduction_operator

} {} {}}
