{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557150679719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150679726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:21:19 2019 " "Processing started: Mon May 06 19:21:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150679726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150679726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150679726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557150681058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557150681059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_vhdl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699667 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "register_file_VHDL.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behave " "Found design unit 1: control_unit-Behave" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699684 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_asyncread_syncwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_asyncread_syncwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557150699702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557150699793 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Carry control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Carry" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699795 "|control_unit"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "Zero control_unit.vhdl(69) " "VHDL warning at control_unit.vhdl(69): sensitivity list already contains Zero" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699795 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(114) " "VHDL Process Statement warning at control_unit.vhdl(114): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699798 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(119) " "VHDL Process Statement warning at control_unit.vhdl(119): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699798 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(136) " "VHDL Process Statement warning at control_unit.vhdl(136): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699798 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(139) " "VHDL Process Statement warning at control_unit.vhdl(139): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699798 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(140) " "VHDL Process Statement warning at control_unit.vhdl(140): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(143) " "VHDL Process Statement warning at control_unit.vhdl(143): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(144) " "VHDL Process Statement warning at control_unit.vhdl(144): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(147) " "VHDL Process Statement warning at control_unit.vhdl(147): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(148) " "VHDL Process Statement warning at control_unit.vhdl(148): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(161) " "VHDL Process Statement warning at control_unit.vhdl(161): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(190) " "VHDL Process Statement warning at control_unit.vhdl(190): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699799 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(227) " "VHDL Process Statement warning at control_unit.vhdl(227): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699800 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode control_unit.vhdl(229) " "VHDL Process Statement warning at control_unit.vhdl(229): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699800 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(239) " "VHDL Process Statement warning at control_unit.vhdl(239): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699800 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(262) " "VHDL Process Statement warning at control_unit.vhdl(262): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699800 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(289) " "VHDL Process Statement warning at control_unit.vhdl(289): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699801 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data control_unit.vhdl(300) " "VHDL Process Statement warning at control_unit.vhdl(300): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699802 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_reg control_unit.vhdl(307) " "VHDL Process Statement warning at control_unit.vhdl(307): signal \"D1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699802 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_reg control_unit.vhdl(322) " "VHDL Process Statement warning at control_unit.vhdl(322): signal \"D2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557150699802 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_address control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"mem_address\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699804 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "treg_wen control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"treg_wen\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699804 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmem_wrbar control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"tmem_wrbar\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A1_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A2_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A3_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"A3_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3_reg control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"D3_reg\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Din_memory control_unit.vhdl(69) " "VHDL Process Statement warning at control_unit.vhdl(69): inferring latch(es) for signal or variable \"Din_memory\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557150699806 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[0\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699807 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[1\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699807 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[2\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699807 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[3\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699807 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[4\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[5\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[6\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[7\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[8\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[9\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[10\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[11\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[12\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[13\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[14\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Din_memory\[15\] control_unit.vhdl(69) " "Inferred latch for \"Din_memory\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699813 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[3\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699814 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[4\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699814 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[5\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699814 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[6\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699814 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[7\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699814 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[8\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699815 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[9\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699815 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[10\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699815 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[11\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699815 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[12\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[13\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[14\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3_reg\[15\] control_unit.vhdl(69) " "Inferred latch for \"D3_reg\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A3_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A3_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry control_unit.vhdl(69) " "Inferred latch for \"Carry\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero control_unit.vhdl(69) " "Inferred latch for \"Zero\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A2_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[0\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[1\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1_reg\[2\] control_unit.vhdl(69) " "Inferred latch for \"A1_reg\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmem_wrbar control_unit.vhdl(69) " "Inferred latch for \"tmem_wrbar\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "treg_wen control_unit.vhdl(69) " "Inferred latch for \"treg_wen\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[0\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[1\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699816 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[2\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[3\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[4\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[5\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[6\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[7\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[8\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[8\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[9\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[9\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[10\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[10\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[11\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[11\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[12\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[12\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[13\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[13\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[14\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[14\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[15\] control_unit.vhdl(69) " "Inferred latch for \"mem_address\[15\]\" at control_unit.vhdl(69)" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150699817 "|control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_asyncread_syncwrite Memory_asyncread_syncwrite:Mem " "Elaborating entity \"Memory_asyncread_syncwrite\" for hierarchy \"Memory_asyncread_syncwrite:Mem\"" {  } { { "control_unit.vhdl" "Mem" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557150699877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:RF " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:RF\"" {  } { { "control_unit.vhdl" "RF" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557150699882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557150700482 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557150700485 "|control_unit|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "control_unit.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557150700485 "|control_unit|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557150700485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557150700485 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557150700485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557150700485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150700613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:21:40 2019 " "Processing ended: Mon May 06 19:21:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150700613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150700613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150700613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557150700613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557150703171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150703179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:21:42 2019 " "Processing started: Mon May 06 19:21:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150703179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557150703179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_project -c digital_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557150703179 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557150703579 ""}
{ "Info" "0" "" "Project  = digital_project" {  } {  } 0 0 "Project  = digital_project" 0 0 "Fitter" 0 0 1557150703579 ""}
{ "Info" "0" "" "Revision = digital_project" {  } {  } 0 0 "Revision = digital_project" 0 0 "Fitter" 0 0 1557150703579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557150703662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557150703663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_project 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"digital_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557150703668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557150703809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557150703809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557150703869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557150703870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557150704585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557150704585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557150704585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557150704585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557150704585 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557150704585 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557150704619 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1557150704669 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_project.sdc " "Synopsys Design Constraints File file not found: 'digital_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557150704681 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1557150704681 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1557150704681 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557150704683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557150704683 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1557150704687 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1557150704692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1557150704692 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1557150704696 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1557150704701 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1557150704701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1557150704701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557150704701 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1557150704701 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1557150704701 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557150704701 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557150704702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557150704702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557150704702 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557150704702 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1557150704702 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557150704702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557150704707 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557150704714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557150704842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557150704854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557150704856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557150704888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557150704888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557150704893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557150704956 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557150704956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557150704975 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557150704975 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557150704975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557150704976 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557150704984 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557150704999 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1557150705021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/IITB_Proc/output_files/digital_project.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/IITB_Proc/output_files/digital_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557150705085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150705167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:21:45 2019 " "Processing ended: Mon May 06 19:21:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150705167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150705167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150705167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557150705167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557150707061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150707067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:21:46 2019 " "Processing started: Mon May 06 19:21:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150707067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557150707067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_project -c digital_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557150707067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557150707502 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557150707556 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557150707564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150707749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:21:47 2019 " "Processing ended: Mon May 06 19:21:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150707749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150707749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150707749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557150707749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557150708660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557150710001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150710009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:21:49 2019 " "Processing started: Mon May 06 19:21:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150710009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557150710009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_project -c digital_project " "Command: quartus_sta digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557150710009 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557150710419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557150711212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557150711212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557150711264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557150711264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557150711331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557150711351 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1557150711380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_project.sdc " "Synopsys Design Constraints File file not found: 'digital_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557150711416 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557150711416 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1557150711433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150711526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:21:51 2019 " "Processing ended: Mon May 06 19:21:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150711526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150711526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150711526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557150711526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557150713499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557150713505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 19:21:53 2019 " "Processing started: Mon May 06 19:21:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557150713505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557150713505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_project -c digital_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557150713505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557150714984 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "digital_project.vho digital_project_vhd.sdo C:/intelFPGA_lite/18.1/Projects/IITB_Proc/simulation/modelsim/ simulation " "Generated files \"digital_project.vho\" and \"digital_project_vhd.sdo\" in directory \"C:/intelFPGA_lite/18.1/Projects/IITB_Proc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557150715070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557150715169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 19:21:55 2019 " "Processing ended: Mon May 06 19:21:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557150715169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557150715169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557150715169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557150715169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557150715965 ""}
