library verilog;
use verilog.vl_types.all;
entity curve25519 is
    port(
        clock           : in     vl_logic;
        start           : in     vl_logic;
        n               : in     vl_logic_vector(254 downto 0);
        q               : in     vl_logic_vector(254 downto 0);
        done            : out    vl_logic;
        \out\           : out    vl_logic_vector(254 downto 0)
    );
end curve25519;
