---
title: verilogå®ç°50mhzåˆ†é¢‘
name: verilog-50mhz-crossover
date: 2018-03-27
id: 0
tags: [verilog,æŠ€æœ¯]
categories: []
abstract: ""
---
<code>Sorry</code>è¯¥æ–‡ç« æš‚æ— æ¦‚è¿°ğŸ’Š
<!--more-->


```verilog
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    20:39:27 12/11/2017 
// Design Name: 
// Module Name:    time50 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module time50(clk_50MHZ,clk_1HZ);
input clk_50MHZ;
reg [25:0]Count_DIV=0;
output reg clk_1HZ=0;

parameter CLK_Freq=50000000;//å®šä¹‰æ—¶é’Ÿä¿¡å·ä¸º50mhz
always@(posedge clk_50MHZ)  begin
	    if(Count_DIV<(CLK_Freq/2-1))
		   Count_DIV<=Count_DIV+1'b1;
		 else  begin
		   Count_DIV<=0;
			clk_1HZ=~clk_1HZ;
	    end
	 end
	endmodule//å¯¹50mhzè¿›è¡Œåˆ†é¢‘ï¼Œè¾¾åˆ°ä¸€åŠé¢‘ç‡è¿›è¡Œä¸€æ¬¡åˆ†é¢‘
```


â€‹    

**åœ¨è¿›è¡Œåˆ†é¢‘æ—¶ï¼Œclk_freqæ‰€é™¤æ•°ä»£è¡¨åˆ†é¢‘æ•°ï¼Œä¾‹å¦‚åˆ†é¢‘ä¸º1hzï¼Œå³ä¸ºfreq\*1/2ï¼Œåˆ†é¢‘ä¸º2hzå³ä¸ºfreq\*2/2**