---
source: llvm/src/lib.rs
assertion_line: 907
expression: res
---
; ModuleID = 'main'
source_filename = "main"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"

declare void @print(i64)

define i64 @f(i64 %"n#sym19#") {
entry:
  switch i64 %"n#sym19#", label %end_if2 [
    i64 0, label %common.ret
    i64 1, label %true_branch1
  ]

common.ret:                                       ; preds = %cond, %entry, %true_branch1
  %common.ret.op = phi i64 [ 1, %true_branch1 ], [ 0, %entry ], [ %"current#local#sym22#9", %cond ]
  ret i64 %common.ret.op

true_branch1:                                     ; preds = %entry
  br label %common.ret

end_if2:                                          ; preds = %entry
  br label %cond

cond:                                             ; preds = %body, %end_if2
  %"n#local#sym19#8" = phi i64 [ %"sub#", %body ], [ %"n#sym19#", %end_if2 ]
  %"prev#local#sym21#5" = phi i64 [ %"add#", %body ], [ 1, %end_if2 ]
  %"prev_prev#local#sym20#4" = phi i64 [ %"prev#local#sym21#5", %body ], [ 0, %end_if2 ]
  %"current#local#sym22#9" = phi i64 [ %"add#", %body ], [ 0, %end_if2 ]
  %"gt#" = icmp sgt i64 %"n#sym19#", 1
  br i1 %"gt#", label %body, label %common.ret

body:                                             ; preds = %cond
  %"add#" = add i64 %"prev#local#sym21#5", %"prev_prev#local#sym20#4"
  %"sub#" = add i64 %"n#local#sym19#8", -1
  br label %cond
}
