\hypertarget{_u_a_r_t__config_8h}{}\doxysection{COTS/\+MCAL/\+UART/\+UART\+\_\+config.h File Reference}
\label{_u_a_r_t__config_8h}\index{COTS/MCAL/UART/UART\_config.h@{COTS/MCAL/UART/UART\_config.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_abfa021cfaa61d4d074a2c13a26e72c73}{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+}}~8000000
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a66e200a1d83033041bf1c6244e3e0504}{THRESHOLD\+\_\+\+VALUE}}~5000000
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a5e41481ac70b9b3954face471a7705b1}{USART1\+\_\+\+PORT}}~\mbox{\hyperlink{group__gpio__ports_gaf197726bc9dc7e610c663cf62d196923}{GPIO\+\_\+\+PORTB}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a1e8125b2e82abc63c65b375cf008b44d}{TX1\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_ga2d0996a4344c4825922db05b6bf34b3b}{GPIOx\+\_\+\+PIN6}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_ae0a96fcbd05806f45faa9fb11f771b52}{RX1\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_gab441403d46ced3f1577194a14069a2d0}{GPIOx\+\_\+\+PIN7}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a0d76a77e48328a48011036cfef7adab8}{USART2\+\_\+\+PORT}}~\mbox{\hyperlink{group__gpio__ports_gace1f2998664b32913e0c7f9a76699060}{GPIO\+\_\+\+PORTA}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a9d13048abe2c0a2e8a4e1f1b3c244dca}{TX2\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_ga761496d60fa0d24fad0ba2bd677b6b1e}{GPIOx\+\_\+\+PIN2}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_ab2d46364ed6adb99c6d07994f6665982}{RX2\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_ga673960489ce24947429db3f907a3fe73}{GPIOx\+\_\+\+PIN3}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_aace418d52220f3b5555fc65e55458224}{USART6\+\_\+\+PORT}}~\mbox{\hyperlink{group__gpio__ports_gace1f2998664b32913e0c7f9a76699060}{GPIO\+\_\+\+PORTA}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_ae4750d56f3db7471110f885c74245923}{TX6\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_ga7d19430f2fca4df12e35f7d8c81b2341}{GPIOx\+\_\+\+PIN11}}
\item 
\#define \mbox{\hyperlink{_u_a_r_t__config_8h_a02e8e3a15b24a52755d3f1740228cf8e}{RX6\+\_\+\+PIN}}~\mbox{\hyperlink{group__gpio__output__pins_ga177981236c6aa829d1e60226a401290d}{GPIOx\+\_\+\+PIN12}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_u_a_r_t__config_8h_abfa021cfaa61d4d074a2c13a26e72c73}\label{_u_a_r_t__config_8h_abfa021cfaa61d4d074a2c13a26e72c73}} 
\index{UART\_config.h@{UART\_config.h}!\_\_PCLK\_\_@{\_\_PCLK\_\_}}
\index{\_\_PCLK\_\_@{\_\_PCLK\_\_}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{\_\_PCLK\_\_}{\_\_PCLK\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PCLK\+\_\+\+\_\+~8000000}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00011}{11}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a66e200a1d83033041bf1c6244e3e0504}\label{_u_a_r_t__config_8h_a66e200a1d83033041bf1c6244e3e0504}} 
\index{UART\_config.h@{UART\_config.h}!THRESHOLD\_VALUE@{THRESHOLD\_VALUE}}
\index{THRESHOLD\_VALUE@{THRESHOLD\_VALUE}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{THRESHOLD\_VALUE}{THRESHOLD\_VALUE}}
{\footnotesize\ttfamily \#define THRESHOLD\+\_\+\+VALUE~5000000}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00013}{13}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a5e41481ac70b9b3954face471a7705b1}\label{_u_a_r_t__config_8h_a5e41481ac70b9b3954face471a7705b1}} 
\index{UART\_config.h@{UART\_config.h}!USART1\_PORT@{USART1\_PORT}}
\index{USART1\_PORT@{USART1\_PORT}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{USART1\_PORT}{USART1\_PORT}}
{\footnotesize\ttfamily \#define USART1\+\_\+\+PORT~\mbox{\hyperlink{group__gpio__ports_gaf197726bc9dc7e610c663cf62d196923}{GPIO\+\_\+\+PORTB}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00023}{23}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a1e8125b2e82abc63c65b375cf008b44d}\label{_u_a_r_t__config_8h_a1e8125b2e82abc63c65b375cf008b44d}} 
\index{UART\_config.h@{UART\_config.h}!TX1\_PIN@{TX1\_PIN}}
\index{TX1\_PIN@{TX1\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{TX1\_PIN}{TX1\_PIN}}
{\footnotesize\ttfamily \#define TX1\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_ga2d0996a4344c4825922db05b6bf34b3b}{GPIOx\+\_\+\+PIN6}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00031}{31}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_ae0a96fcbd05806f45faa9fb11f771b52}\label{_u_a_r_t__config_8h_ae0a96fcbd05806f45faa9fb11f771b52}} 
\index{UART\_config.h@{UART\_config.h}!RX1\_PIN@{RX1\_PIN}}
\index{RX1\_PIN@{RX1\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{RX1\_PIN}{RX1\_PIN}}
{\footnotesize\ttfamily \#define RX1\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_gab441403d46ced3f1577194a14069a2d0}{GPIOx\+\_\+\+PIN7}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00039}{39}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a0d76a77e48328a48011036cfef7adab8}\label{_u_a_r_t__config_8h_a0d76a77e48328a48011036cfef7adab8}} 
\index{UART\_config.h@{UART\_config.h}!USART2\_PORT@{USART2\_PORT}}
\index{USART2\_PORT@{USART2\_PORT}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{USART2\_PORT}{USART2\_PORT}}
{\footnotesize\ttfamily \#define USART2\+\_\+\+PORT~\mbox{\hyperlink{group__gpio__ports_gace1f2998664b32913e0c7f9a76699060}{GPIO\+\_\+\+PORTA}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00048}{48}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a9d13048abe2c0a2e8a4e1f1b3c244dca}\label{_u_a_r_t__config_8h_a9d13048abe2c0a2e8a4e1f1b3c244dca}} 
\index{UART\_config.h@{UART\_config.h}!TX2\_PIN@{TX2\_PIN}}
\index{TX2\_PIN@{TX2\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{TX2\_PIN}{TX2\_PIN}}
{\footnotesize\ttfamily \#define TX2\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_ga761496d60fa0d24fad0ba2bd677b6b1e}{GPIOx\+\_\+\+PIN2}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00055}{55}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_ab2d46364ed6adb99c6d07994f6665982}\label{_u_a_r_t__config_8h_ab2d46364ed6adb99c6d07994f6665982}} 
\index{UART\_config.h@{UART\_config.h}!RX2\_PIN@{RX2\_PIN}}
\index{RX2\_PIN@{RX2\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{RX2\_PIN}{RX2\_PIN}}
{\footnotesize\ttfamily \#define RX2\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_ga673960489ce24947429db3f907a3fe73}{GPIOx\+\_\+\+PIN3}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00062}{62}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_aace418d52220f3b5555fc65e55458224}\label{_u_a_r_t__config_8h_aace418d52220f3b5555fc65e55458224}} 
\index{UART\_config.h@{UART\_config.h}!USART6\_PORT@{USART6\_PORT}}
\index{USART6\_PORT@{USART6\_PORT}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{USART6\_PORT}{USART6\_PORT}}
{\footnotesize\ttfamily \#define USART6\+\_\+\+PORT~\mbox{\hyperlink{group__gpio__ports_gace1f2998664b32913e0c7f9a76699060}{GPIO\+\_\+\+PORTA}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00071}{71}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_ae4750d56f3db7471110f885c74245923}\label{_u_a_r_t__config_8h_ae4750d56f3db7471110f885c74245923}} 
\index{UART\_config.h@{UART\_config.h}!TX6\_PIN@{TX6\_PIN}}
\index{TX6\_PIN@{TX6\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{TX6\_PIN}{TX6\_PIN}}
{\footnotesize\ttfamily \#define TX6\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_ga7d19430f2fca4df12e35f7d8c81b2341}{GPIOx\+\_\+\+PIN11}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00078}{78}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

\mbox{\Hypertarget{_u_a_r_t__config_8h_a02e8e3a15b24a52755d3f1740228cf8e}\label{_u_a_r_t__config_8h_a02e8e3a15b24a52755d3f1740228cf8e}} 
\index{UART\_config.h@{UART\_config.h}!RX6\_PIN@{RX6\_PIN}}
\index{RX6\_PIN@{RX6\_PIN}!UART\_config.h@{UART\_config.h}}
\doxysubsubsection{\texorpdfstring{RX6\_PIN}{RX6\_PIN}}
{\footnotesize\ttfamily \#define RX6\+\_\+\+PIN~\mbox{\hyperlink{group__gpio__output__pins_ga177981236c6aa829d1e60226a401290d}{GPIOx\+\_\+\+PIN12}}}



Definition at line \mbox{\hyperlink{_u_a_r_t__config_8h_source_l00085}{85}} of file \mbox{\hyperlink{_u_a_r_t__config_8h_source}{UART\+\_\+config.\+h}}.

