
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033466                       # Number of seconds simulated
sim_ticks                                 33465587736                       # Number of ticks simulated
final_tick                               604968510855                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 109962                       # Simulator instruction rate (inst/s)
host_op_rate                                   141696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1064352                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913120                       # Number of bytes of host memory used
host_seconds                                 31442.23                       # Real time elapsed on the host
sim_insts                                  3457442637                       # Number of instructions simulated
sim_ops                                    4455233142                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1968000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       438912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4185856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1078528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1078528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15375                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3429                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32702                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8426                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8426                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52973819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58806677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        80321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13115323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125079411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        80321                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32227971                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32227971                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32227971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52973819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58806677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        80321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13115323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157307382                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80253209                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434885                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24852069                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802950                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14215173                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13690772                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2041309                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56562                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33545165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158206367                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434885                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15732081                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32571010                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841163                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4074349                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16540187                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       722723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77218511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44647501     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1609954      2.08%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953983      3.83%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2780225      3.60%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558310      5.90%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4743090      6.14%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1133888      1.47%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849838      1.10%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13941722     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77218511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354315                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971340                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34598922                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3946523                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31524677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125599                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7022780                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3107825                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177016131                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7022780                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36064861                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1507679                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171273                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014642                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172291909                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689451                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228778577                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784129963                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784129963                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79882405                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20332                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5385988                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26483938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5745144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95538                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1710578                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163085516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137666284                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       173171                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48913224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134108373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77218511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841719                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26861713     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14458469     18.72%     53.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12416342     16.08%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7675269      9.94%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8046125     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723680      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2096261      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556358      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384294      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77218511                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541999     66.41%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        172425     21.13%     87.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101742     12.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107996314     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085628      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23666355     17.19%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4908066      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137666284                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715399                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816166                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353540416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212019004                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133173229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138482450                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338888                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7553867                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1391789                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7022780                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         917657                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58545                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163105379                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26483938                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5745144                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       961339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023152                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135074148                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22754451                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2592136                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27539934                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415762                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4785483                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683100                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133322477                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133173229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81827382                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199685876                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659413                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409781                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49494359                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807705                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70195731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32371400     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14863364     21.17%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8318582     11.85%     79.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813470      4.01%     83.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2689817      3.83%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1109672      1.58%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2998945      4.27%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874499      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4155982      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70195731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4155982                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229145693                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333240375                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3034698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802532                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802532                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246056                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246056                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624853155                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174557730                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182450366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80253209                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28449256                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23358688                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1851549                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12105859                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11109800                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2897685                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29420514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156485231                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28449256                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14007485                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33622228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9930119                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6848915                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14388801                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       733156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77940365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.466394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44318137     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3349373      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2945693      3.78%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3164316      4.06%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2773526      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1439515      1.85%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          952154      1.22%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2487880      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16509771     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77940365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354494                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.949894                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30944395                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6467253                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31985889                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       500130                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8042692                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4644581                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5994                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185514135                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47305                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8042692                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32476716                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3143196                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       841946                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30922030                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2513780                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179239391                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13377                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1564997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       693438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248865798                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835959033                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835959033                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154500063                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94365647                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30882                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16176                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6684881                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17716442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9245079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       221377                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3035027                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168982573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135792189                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263487                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     56003328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    171285164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77940365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28100314     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16382327     21.02%     57.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11056494     14.19%     71.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7030766      9.02%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6903869      8.86%     89.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4085087      5.24%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3103434      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       681531      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       596543      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77940365                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         994287     69.81%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            37      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186587     13.10%     82.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       243414     17.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111626325     82.20%     82.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1852566      1.36%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14699      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14526649     10.70%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7771950      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135792189                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.692047                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1424325                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010489                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351212547                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225017726                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132001700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137216514                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       239608                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6449647                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          973                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2098647                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8042692                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2416687                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       148211                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169013440                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       304109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17716442                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9245079                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16162                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6297                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          973                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1133861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1035200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2169061                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133445343                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13657797                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2346838                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21215900                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18905650                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7558103                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662804                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132136105                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132001700                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86106441                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240330899                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.644815                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358283                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91889827                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112478120                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56538821                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1874796                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69897673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609183                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28271193     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18783091     26.87%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7694912     11.01%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3941342      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3381332      4.84%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1680265      2.40%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1838618      2.63%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       932542      1.33%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3374378      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69897673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91889827                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112478120                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18413221                       # Number of memory references committed
system.switch_cpus1.commit.loads             11266789                       # Number of loads committed
system.switch_cpus1.commit.membars              14700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16141517                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101196949                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2214006                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3374378                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235540236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346084326                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2312844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91889827                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112478120                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91889827                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873363                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873363                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.144999                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.144999                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602716438                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180974500                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174147128                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29400                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80253209                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30087472                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24558485                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2008018                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12775682                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11875339                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3115050                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88394                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31174550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163535544                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30087472                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14990389                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35461214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10473941                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4896818                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15181472                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780205                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79981849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44520635     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2900937      3.63%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4373029      5.47%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3009856      3.76%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2124054      2.66%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2078976      2.60%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1244362      1.56%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2670448      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17059552     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79981849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374907                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037745                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32057075                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5116090                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33863747                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       496104                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8448820                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5063476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195855574                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2442                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8448820                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33853023                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         470338                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2062212                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32527268                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2620177                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190001869                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1099494                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       889336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266384824                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884433063                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884433063                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164130653                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102254040                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34184                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16336                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7783700                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17446114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8922564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113678                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2657521                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177125794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32620                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141516474                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280711                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59020528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180593360                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79981849                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28766238     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15954529     19.95%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11508174     14.39%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7641633      9.55%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7723740      9.66%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3723223      4.66%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3290553      4.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       623767      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749992      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79981849                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         768146     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153180     14.15%     85.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160928     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118350184     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1791817      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16283      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13919570      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7438620      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141516474                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763375                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1082261                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007648                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364377768                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236179412                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137601055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142598735                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       445289                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6765349                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2136440                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8448820                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         242330                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46688                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177158416                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       661398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17446114                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8922564                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16336                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39712                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1222226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1093659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2315885                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138915602                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13012709                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2600871                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20269343                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19741968                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7256634                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.730966                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137660911                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137601055                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89141043                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253162715                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714586                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352110                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95456780                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117660597                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59497966                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023926                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71533029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644843                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174576                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27515674     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20406924     28.53%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7717263     10.79%     77.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4326144      6.05%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3649743      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1634825      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1561397      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1069236      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3651823      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71533029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95456780                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117660597                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17466889                       # Number of memory references committed
system.switch_cpus2.commit.loads             10680765                       # Number of loads committed
system.switch_cpus2.commit.membars              16284                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17065211                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105925362                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2431157                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3651823                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245039769                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362771341                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 271360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95456780                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117660597                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95456780                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840728                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840728                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189445                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189445                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623947810                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191324332                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      180053955                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32568                       # number of misc regfile writes
system.l20.replacements                         13866                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214963                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24106                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.917406                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          198.661882                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.966826                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5361.403578                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4671.967714                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019401                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000778                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523575                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456247                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35688                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35688                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9352                       # number of Writeback hits
system.l20.Writeback_hits::total                 9352                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35688                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35688                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35688                       # number of overall hits
system.l20.overall_hits::total                  35688                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13866                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13850                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13866                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13850                       # number of overall misses
system.l20.overall_misses::total                13866                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2768050                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1774440305                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1777208355                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2768050                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1774440305                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1777208355                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2768050                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1774440305                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1777208355                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49538                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49554                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9352                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9352                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49538                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49554                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49538                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49554                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279583                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279816                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279583                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279816                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279583                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279816                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 173003.125000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128118.433574                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128170.226093                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 173003.125000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128118.433574                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128170.226093                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 173003.125000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128118.433574                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128170.226093                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2211                       # number of writebacks
system.l20.writebacks::total                     2211                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13866                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13866                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13866                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2615859                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1643578893                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1646194752                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2615859                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1643578893                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1646194752                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2615859                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1643578893                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1646194752                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279583                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279816                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279583                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279816                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279583                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279816                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163491.187500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118669.956173                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118721.675465                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 163491.187500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118669.956173                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118721.675465                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 163491.187500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118669.956173                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118721.675465                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15386                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          731199                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25626                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.533482                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.559195                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.660268                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5466.558087                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4752.222450                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001519                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.533844                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.464084                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        72880                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  72880                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16266                       # number of Writeback hits
system.l21.Writeback_hits::total                16266                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        72880                       # number of demand (read+write) hits
system.l21.demand_hits::total                   72880                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        72880                       # number of overall hits
system.l21.overall_hits::total                  72880                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15375                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15386                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15375                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15386                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15375                       # number of overall misses
system.l21.overall_misses::total                15386                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1209489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2099726945                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2100936434                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1209489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2099726945                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2100936434                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1209489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2099726945                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2100936434                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        88255                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              88266                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16266                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16266                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        88255                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               88266                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        88255                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              88266                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174211                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174314                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174211                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174314                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174211                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174314                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 136567.606179                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 136548.578838                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 136567.606179                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 136548.578838                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 136567.606179                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 136548.578838                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3870                       # number of writebacks
system.l21.writebacks::total                     3870                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15375                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15386                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15375                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15386                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15375                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15386                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1954696287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1955801611                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1954696287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1955801611                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1954696287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1955801611                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174211                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174314                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174211                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174314                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174211                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174314                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127134.717854                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127115.664305                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127134.717854                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127115.664305                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127134.717854                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127115.664305                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3450                       # number of replacements
system.l22.tagsinuse                     12287.889810                       # Cycle average of tags in use
system.l22.total_refs                          359941                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15738                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.870822                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          669.431054                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.115565                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1618.810854                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             3.708648                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9977.823690                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.054478                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001474                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.131739                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000302                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.811997                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28247                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28247                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9336                       # number of Writeback hits
system.l22.Writeback_hits::total                 9336                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        28248                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28248                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28248                       # number of overall hits
system.l22.overall_hits::total                  28248                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3411                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3432                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3429                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3450                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3429                       # number of overall misses
system.l22.overall_misses::total                 3450                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3121549                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    458668584                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      461790133                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2156061                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2156061                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3121549                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    460824645                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       463946194                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3121549                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    460824645                       # number of overall miss cycles
system.l22.overall_miss_latency::total      463946194                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31658                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31679                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9336                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9336                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31677                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31698                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31677                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31698                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107745                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108337                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108249                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108840                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108249                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108840                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 134467.482850                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 134554.234557                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 119781.166667                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 119781.166667                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 134390.389326                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 134477.157681                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 134390.389326                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 134477.157681                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2345                       # number of writebacks
system.l22.writebacks::total                     2345                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3411                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3432                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3429                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3450                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3429                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3450                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    426430265                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    429351832                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1987722                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1987722                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    428417987                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    431339554                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    428417987                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    431339554                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107745                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108337                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108249                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108840                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108249                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108840                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 125016.201994                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 125102.515152                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       110429                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       110429                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 124939.628755                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 125025.957681                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 124939.628755                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 125025.957681                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.400727                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016572281                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872140.480663                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.400727                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024681                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869232                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16540167                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16540167                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16540167                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16540167                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16540167                       # number of overall hits
system.cpu0.icache.overall_hits::total       16540167                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3676694                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3676694                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3676694                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3676694                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3676694                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3676694                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16540187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16540187                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16540187                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16540187                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16540187                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16540187                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183834.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183834.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183834.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183834.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183834.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183834.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2796997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2796997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2796997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2796997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2796997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2796997                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174812.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174812.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174812.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174812.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174812.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174812.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49538                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246437700                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49794                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.144475                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.524846                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.475154                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826269                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173731                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20654934                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20654934                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24988426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24988426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24988426                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24988426                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156855                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156855                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156855                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156855                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156855                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12353364800                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12353364800                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12353364800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12353364800                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12353364800                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12353364800                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20811789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20811789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25145281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25145281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25145281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25145281                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006238                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006238                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006238                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006238                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78756.589207                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78756.589207                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78756.589207                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78756.589207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78756.589207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78756.589207                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9352                       # number of writebacks
system.cpu0.dcache.writebacks::total             9352                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107317                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107317                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49538                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49538                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49538                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2035192576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2035192576                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2035192576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2035192576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2035192576                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2035192576                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41083.462715                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41083.462715                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41083.462715                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41083.462715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41083.462715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41083.462715                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997042                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096558839                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990124.934664                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997042                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017623                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14388788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14388788                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14388788                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14388788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14388788                       # number of overall hits
system.cpu1.icache.overall_hits::total       14388788                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1460906                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1460906                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14388801                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14388801                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14388801                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14388801                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14388801                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14388801                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 88255                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203516643                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 88511                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2299.337291                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.374827                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.625173                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915527                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084473                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10755051                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10755051                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7116881                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7116881                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15505                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15505                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17871932                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17871932                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17871932                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17871932                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       329293                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       329293                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       329338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        329338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       329338                       # number of overall misses
system.cpu1.dcache.overall_misses::total       329338                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13741817433                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13741817433                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3252489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3252489                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13745069922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13745069922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13745069922                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13745069922                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11084344                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11084344                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7116926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7116926                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18201270                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18201270                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18201270                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18201270                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029708                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029708                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018094                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018094                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018094                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018094                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41731.277109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41731.277109                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72277.533333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72277.533333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41735.450880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41735.450880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41735.450880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41735.450880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16266                       # number of writebacks
system.cpu1.dcache.writebacks::total            16266                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       241038                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       241038                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       241083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       241083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       241083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       241083                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        88255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        88255                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        88255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        88255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        88255                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        88255                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2718665305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2718665305                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2718665305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2718665305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2718665305                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2718665305                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004849                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004849                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30804.660416                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30804.660416                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30804.660416                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30804.660416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30804.660416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30804.660416                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.115559                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103122734                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362147.182013                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.115559                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029031                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743775                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15181447                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15181447                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15181447                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15181447                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15181447                       # number of overall hits
system.cpu2.icache.overall_hits::total       15181447                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3568584                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3568584                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3568584                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3568584                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3568584                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3568584                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15181472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15181472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15181472                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15181472                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15181472                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15181472                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142743.360000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142743.360000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142743.360000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3145905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3145905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3145905                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       149805                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       149805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       149805                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31677                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176281120                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31933                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5520.343219                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.937246                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.062754                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902099                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097901                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9909703                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9909703                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6753148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6753148                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16316                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16284                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16284                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16662851                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16662851                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16662851                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16662851                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63721                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63721                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63860                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2117444712                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2117444712                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16753974                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16753974                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2134198686                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2134198686                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2134198686                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2134198686                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9973424                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9973424                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6753287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6753287                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16726711                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16726711                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16726711                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16726711                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006389                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006389                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33229.935375                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33229.935375                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 120532.187050                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 120532.187050                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33419.960633                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33419.960633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33419.960633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33419.960633                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        43277                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        43277                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9336                       # number of writebacks
system.cpu2.dcache.writebacks::total             9336                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32063                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32063                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32183                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32183                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32183                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31658                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31658                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31677                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31677                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31677                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31677                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    681670841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    681670841                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2187127                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2187127                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    683857968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    683857968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    683857968                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    683857968                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21532.340672                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21532.340672                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 115111.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115111.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21588.470120                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21588.470120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21588.470120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21588.470120                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
