ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"BRAKE_ADC_theACLK.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.BRAKE_ADC_theACLK_Start,"ax",%progbits
  19              		.align	2
  20              		.global	BRAKE_ADC_theACLK_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	BRAKE_ADC_theACLK_Start, %function
  24              	BRAKE_ADC_theACLK_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.c"
   1:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * File Name: BRAKE_ADC_theACLK.c
   3:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
   5:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
   8:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  10:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  17:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #include "BRAKE_ADC_theACLK.h"
  19:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  20:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  27:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  29:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  30:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_Start
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 2


  32:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  34:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  38:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  40:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  41:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  43:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  44:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_Start(void) 
  46:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_CLKEN |= BRAKE_ADC_theACLK_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 054B     		ldr	r3, .L2
  34 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  35 0004 42F00102 		orr	r2, r2, #1
  36 0008 1A70     		strb	r2, [r3]
  49:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 	BRAKE_ADC_theACLK_CLKSTBY |= BRAKE_ADC_theACLK_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 1033     		adds	r3, r3, #16
  39 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  40 000e 42F00102 		orr	r2, r2, #1
  41 0012 1A70     		strb	r2, [r3]
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 00BF     		.align	2
  45              	.L2:
  46 0018 A1430040 		.word	1073759137
  47              		.cfi_endproc
  48              	.LFE0:
  49              		.size	BRAKE_ADC_theACLK_Start, .-BRAKE_ADC_theACLK_Start
  50              		.section	.text.BRAKE_ADC_theACLK_Stop,"ax",%progbits
  51              		.align	2
  52              		.global	BRAKE_ADC_theACLK_Stop
  53              		.thumb
  54              		.thumb_func
  55              		.type	BRAKE_ADC_theACLK_Stop, %function
  56              	BRAKE_ADC_theACLK_Stop:
  57              	.LFB1:
  50:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
  51:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  52:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  53:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_Stop
  55:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  57:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 3


  58:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  64:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  66:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  67:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  69:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  70:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_Stop(void) 
  72:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  58              		.loc 1 72 0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  73:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
  63              		.loc 1 74 0
  64 0000 054B     		ldr	r3, .L5
  65 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  66 0004 02F0FE02 		and	r2, r2, #254
  67 0008 1A70     		strb	r2, [r3]
  75:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 	BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
  68              		.loc 1 75 0
  69 000a 1033     		adds	r3, r3, #16
  70 000c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  71 000e 02F0FE02 		and	r2, r2, #254
  72 0012 1A70     		strb	r2, [r3]
  73 0014 7047     		bx	lr
  74              	.L6:
  75 0016 00BF     		.align	2
  76              	.L5:
  77 0018 A1430040 		.word	1073759137
  78              		.cfi_endproc
  79              	.LFE1:
  80              		.size	BRAKE_ADC_theACLK_Stop, .-BRAKE_ADC_theACLK_Stop
  81              		.section	.text.BRAKE_ADC_theACLK_StopBlock,"ax",%progbits
  82              		.align	2
  83              		.global	BRAKE_ADC_theACLK_StopBlock
  84              		.thumb
  85              		.thumb_func
  86              		.type	BRAKE_ADC_theACLK_StopBlock, %function
  87              	BRAKE_ADC_theACLK_StopBlock:
  88              	.LFB2:
  76:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
  77:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  78:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  79:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  81:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
  82:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_StopBlock
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 4


  84:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  86:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  93:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  95:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  96:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
  98:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
  99:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
  89              		.loc 1 101 0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 102:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if ((BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK) != 0u)
  94              		.loc 1 102 0
  95 0000 174B     		ldr	r3, .L11
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97 0004 13F0010F 		tst	r3, #1
  98 0008 28D0     		beq	.L7
  99              	.LBB2:
 103:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 104:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 107:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = 0u;
 100              		.loc 1 107 0
 101 000a 164B     		ldr	r3, .L11+4
 102 000c 0022     		movs	r2, #0
 103 000e 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 109:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 111:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_AMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 104              		.loc 1 111 0
 105 0010 0120     		movs	r0, #1
 106 0012 1549     		ldr	r1, .L11+8
 107 0014 0870     		strb	r0, [r1]
 112:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 108              		.loc 1 112 0
 109 0016 0439     		subs	r1, r1, #4
 110 0018 0A70     		strb	r2, [r1]
 113:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #else
 114:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_DMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* BRAKE_ADC_theACLK__CFG3 */
 117:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 118:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear mask of bus clock. */
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 5


 119:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 111              		.loc 1 119 0
 112 001a 144A     		ldr	r2, .L11+12
 113 001c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 114 001e 01F07F01 		and	r1, r1, #127
 115 0022 1170     		strb	r1, [r2]
 120:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 121:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         oldDivider = CY_GET_REG16(BRAKE_ADC_theACLK_DIV_PTR);
 116              		.loc 1 121 0
 117 0024 F832     		adds	r2, r2, #248
 118 0026 1188     		ldrh	r1, [r2]
 119 0028 89B2     		uxth	r1, r1
 120              	.LVL0:
 122:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 121              		.loc 1 122 0
 122 002a FE3A     		subs	r2, r2, #254
 123 002c 1180     		strh	r1, [r2]	@ movhi
 123:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124              		.loc 1 123 0
 125 002e 0722     		movs	r2, #7
 126 0030 1A70     		strb	r2, [r3]
 124:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 125:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 127              		.loc 1 126 0
 128 0032 1A46     		mov	r2, r3
 129              	.L9:
 130              		.loc 1 126 0 is_stmt 0 discriminator 1
 131 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 132 0036 13F0010F 		tst	r3, #1
 133 003a FBD1     		bne	.L9
 127:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 129:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
 134              		.loc 1 130 0 is_stmt 1
 135 003c 084B     		ldr	r3, .L11
 136 003e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 137 0040 02F0FE02 		and	r2, r2, #254
 138 0044 1A70     		strb	r2, [r3]
 131:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
 139              		.loc 1 131 0
 140 0046 1033     		adds	r3, r3, #16
 141 0048 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 142 004a 02F0FE02 		and	r2, r2, #254
 143 004e 1A70     		strb	r2, [r3]
 132:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 133:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CLK_DIST_LD = 0x00u;
 144              		.loc 1 135 0
 145 0050 0022     		movs	r2, #0
 146 0052 A3F56C73 		sub	r3, r3, #944
 147 0056 1A70     		strb	r2, [r3]
 136:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, oldDivider);
 148              		.loc 1 136 0
 149 0058 FF33     		adds	r3, r3, #255
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 6


 150 005a 1980     		strh	r1, [r3]	@ movhi
 151              	.LVL1:
 152              	.L7:
 153 005c 7047     		bx	lr
 154              	.L12:
 155 005e 00BF     		.align	2
 156              	.L11:
 157 0060 A1430040 		.word	1073759137
 158 0064 01400040 		.word	1073758209
 159 0068 14400040 		.word	1073758228
 160 006c 08400040 		.word	1073758216
 161              	.LBE2:
 162              		.cfi_endproc
 163              	.LFE2:
 164              		.size	BRAKE_ADC_theACLK_StopBlock, .-BRAKE_ADC_theACLK_StopBlock
 165              		.section	.text.BRAKE_ADC_theACLK_StandbyPower,"ax",%progbits
 166              		.align	2
 167              		.global	BRAKE_ADC_theACLK_StandbyPower
 168              		.thumb
 169              		.thumb_func
 170              		.type	BRAKE_ADC_theACLK_StandbyPower, %function
 171              	BRAKE_ADC_theACLK_StandbyPower:
 172              	.LFB3:
 137:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 139:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 140:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 142:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 143:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_StandbyPower
 145:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 147:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 150:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 153:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 155:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 156:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 173              		.loc 1 158 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178              	.LVL2:
 159:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if(state == 0u)
 179              		.loc 1 159 0
 180 0000 28B9     		cbnz	r0, .L14
 160:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 161:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY &= (uint8)(~BRAKE_ADC_theACLK_CLKSTBY_MASK);
 181              		.loc 1 161 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 7


 182 0002 064B     		ldr	r3, .L16
 183 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 184 0006 02F0FE02 		and	r2, r2, #254
 185 000a 1A70     		strb	r2, [r3]
 186 000c 7047     		bx	lr
 187              	.L14:
 162:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 163:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else
 164:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 165:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_CLKSTBY |= BRAKE_ADC_theACLK_CLKSTBY_MASK;
 188              		.loc 1 165 0
 189 000e 034B     		ldr	r3, .L16
 190 0010 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 191 0012 42F00102 		orr	r2, r2, #1
 192 0016 1A70     		strb	r2, [r3]
 193 0018 7047     		bx	lr
 194              	.L17:
 195 001a 00BF     		.align	2
 196              	.L16:
 197 001c B1430040 		.word	1073759153
 198              		.cfi_endproc
 199              	.LFE3:
 200              		.size	BRAKE_ADC_theACLK_StandbyPower, .-BRAKE_ADC_theACLK_StandbyPower
 201              		.section	.text.BRAKE_ADC_theACLK_GetDividerRegister,"ax",%progbits
 202              		.align	2
 203              		.global	BRAKE_ADC_theACLK_GetDividerRegister
 204              		.thumb
 205              		.thumb_func
 206              		.type	BRAKE_ADC_theACLK_GetDividerRegister, %function
 207              	BRAKE_ADC_theACLK_GetDividerRegister:
 208              	.LFB5:
 166:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 167:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 168:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 169:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 170:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 174:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 180:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 189:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 191:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 8


 192:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                                 
 195:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 196:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 198:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 currSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 199:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 oldDivider = BRAKE_ADC_theACLK_GetDividerRegister();
 200:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 201:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (clkDivider != oldDivider)
 202:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 203:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         enabled = BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK;
 204:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 207:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (oldDivider == 0u)
 209:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 210:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 214:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 216:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             else
 217:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 218:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 221:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 222:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 223:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         }
 224:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         else
 225:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         {
 226:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 			
 227:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (enabled != 0u)
 228:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 229:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 230:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 231:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 233:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_AMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #else
 236:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* BRAKE_ADC_theACLK__CFG3 */
 239:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 242:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 if (((BRAKE_ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 {
 245:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 9


 249:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 253:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
 254:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 255:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 258:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 }
 260:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 261:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 262:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if ((BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK) != 0u)
 264:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 265:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 271:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             else
 272:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             {
 273:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 275:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 				BRAKE_ADC_theACLK_CLKEN |= enabled;
 276:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             }
 277:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         }
 278:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 279:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 280:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 281:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 282:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 286:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 289:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 291:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 292:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 296:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint16 BRAKE_ADC_theACLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 209              		.loc 1 298 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 299:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return CY_GET_REG16(BRAKE_ADC_theACLK_DIV_PTR);
 214              		.loc 1 299 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 10


 215 0000 014B     		ldr	r3, .L19
 216 0002 1888     		ldrh	r0, [r3]
 300:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 217              		.loc 1 300 0
 218 0004 80B2     		uxth	r0, r0
 219 0006 7047     		bx	lr
 220              	.L20:
 221              		.align	2
 222              	.L19:
 223 0008 00410040 		.word	1073758464
 224              		.cfi_endproc
 225              	.LFE5:
 226              		.size	BRAKE_ADC_theACLK_GetDividerRegister, .-BRAKE_ADC_theACLK_GetDividerRegister
 227              		.section	.text.BRAKE_ADC_theACLK_SetModeRegister,"ax",%progbits
 228              		.align	2
 229              		.global	BRAKE_ADC_theACLK_SetModeRegister
 230              		.thumb
 231              		.thumb_func
 232              		.type	BRAKE_ADC_theACLK_SetModeRegister, %function
 233              	BRAKE_ADC_theACLK_SetModeRegister:
 234              	.LFB6:
 301:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 302:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 303:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetModeRegister
 305:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 307:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 313:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 328:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 330:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 331:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 235              		.loc 1 333 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 11


 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 240              	.LVL3:
 334:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_MOD_SRC |= modeBitMask & (uint8)BRAKE_ADC_theACLK_MODE_MASK;
 241              		.loc 1 334 0
 242 0000 034B     		ldr	r3, .L22
 243 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 244 0004 00F0F800 		and	r0, r0, #248
 245              	.LVL4:
 246 0008 0243     		orrs	r2, r2, r0
 247 000a 1A70     		strb	r2, [r3]
 248 000c 7047     		bx	lr
 249              	.L23:
 250 000e 00BF     		.align	2
 251              	.L22:
 252 0010 02410040 		.word	1073758466
 253              		.cfi_endproc
 254              	.LFE6:
 255              		.size	BRAKE_ADC_theACLK_SetModeRegister, .-BRAKE_ADC_theACLK_SetModeRegister
 256              		.section	.text.BRAKE_ADC_theACLK_ClearModeRegister,"ax",%progbits
 257              		.align	2
 258              		.global	BRAKE_ADC_theACLK_ClearModeRegister
 259              		.thumb
 260              		.thumb_func
 261              		.type	BRAKE_ADC_theACLK_ClearModeRegister, %function
 262              	BRAKE_ADC_theACLK_ClearModeRegister:
 263              	.LFB7:
 335:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 336:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 337:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 338:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 342:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 348:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 349:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 363:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 12


 365:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 366:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 264              		.loc 1 368 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269              	.LVL5:
 369:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(BRAKE_ADC_theACLK_MODE_MA
 270              		.loc 1 369 0
 271 0000 044B     		ldr	r3, .L25
 272 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 273 0004 C043     		mvns	r0, r0
 274              	.LVL6:
 275 0006 C1B2     		uxtb	r1, r0
 276 0008 41F00701 		orr	r1, r1, #7
 277 000c 0A40     		ands	r2, r2, r1
 278 000e 1A70     		strb	r2, [r3]
 279 0010 7047     		bx	lr
 280              	.L26:
 281 0012 00BF     		.align	2
 282              	.L25:
 283 0014 02410040 		.word	1073758466
 284              		.cfi_endproc
 285              	.LFE7:
 286              		.size	BRAKE_ADC_theACLK_ClearModeRegister, .-BRAKE_ADC_theACLK_ClearModeRegister
 287              		.section	.text.BRAKE_ADC_theACLK_GetModeRegister,"ax",%progbits
 288              		.align	2
 289              		.global	BRAKE_ADC_theACLK_GetModeRegister
 290              		.thumb
 291              		.thumb_func
 292              		.type	BRAKE_ADC_theACLK_GetModeRegister, %function
 293              	BRAKE_ADC_theACLK_GetModeRegister:
 294              	.LFB8:
 370:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 371:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 372:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 373:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetModeRegister
 375:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 377:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 380:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 382:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 383:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 387:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 295              		.loc 1 389 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 13


 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 390:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_MOD_SRC & (uint8)(BRAKE_ADC_theACLK_MODE_MASK);
 300              		.loc 1 390 0
 301 0000 024B     		ldr	r3, .L28
 302 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 303              		.loc 1 391 0
 304 0004 00F0F800 		and	r0, r0, #248
 305 0008 7047     		bx	lr
 306              	.L29:
 307 000a 00BF     		.align	2
 308              	.L28:
 309 000c 02410040 		.word	1073758466
 310              		.cfi_endproc
 311              	.LFE8:
 312              		.size	BRAKE_ADC_theACLK_GetModeRegister, .-BRAKE_ADC_theACLK_GetModeRegister
 313              		.section	.text.BRAKE_ADC_theACLK_GetSourceRegister,"ax",%progbits
 314              		.align	2
 315              		.global	BRAKE_ADC_theACLK_GetSourceRegister
 316              		.thumb
 317              		.thumb_func
 318              		.type	BRAKE_ADC_theACLK_GetSourceRegister, %function
 319              	BRAKE_ADC_theACLK_GetSourceRegister:
 320              	.LFB10:
 392:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 393:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 394:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 398:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 402:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 415:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 417:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 418:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 421:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 currDiv = BRAKE_ADC_theACLK_GetDividerRegister();
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 14


 422:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 oldSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 423:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 427:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 430:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 431:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 432:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 436:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 439:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 440:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 442:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else
 443:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     {
 444:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 445:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 446:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     }
 447:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 448:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 449:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 450:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 454:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 457:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 459:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 460:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 463:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 321              		.loc 1 465 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 466:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_MOD_SRC & BRAKE_ADC_theACLK_SRC_SEL_MSK;
 326              		.loc 1 466 0
 327 0000 024B     		ldr	r3, .L31
 328 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 329              		.loc 1 467 0
 330 0004 00F00700 		and	r0, r0, #7
 331 0008 7047     		bx	lr
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 15


 332              	.L32:
 333 000a 00BF     		.align	2
 334              	.L31:
 335 000c 02410040 		.word	1073758466
 336              		.cfi_endproc
 337              	.LFE10:
 338              		.size	BRAKE_ADC_theACLK_GetSourceRegister, .-BRAKE_ADC_theACLK_GetSourceRegister
 339              		.section	.text.BRAKE_ADC_theACLK_SetDividerRegister,"ax",%progbits
 340              		.align	2
 341              		.global	BRAKE_ADC_theACLK_SetDividerRegister
 342              		.thumb
 343              		.thumb_func
 344              		.type	BRAKE_ADC_theACLK_SetDividerRegister, %function
 345              	BRAKE_ADC_theACLK_SetDividerRegister:
 346              	.LFB4:
 195:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 347              		.loc 1 195 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              	.LVL7:
 352 0000 70B5     		push	{r4, r5, r6, lr}
 353              		.cfi_def_cfa_offset 16
 354              		.cfi_offset 4, -16
 355              		.cfi_offset 5, -12
 356              		.cfi_offset 6, -8
 357              		.cfi_offset 14, -4
 358 0002 0446     		mov	r4, r0
 359 0004 0E46     		mov	r6, r1
 198:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 currSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 360              		.loc 1 198 0
 361 0006 FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetSourceRegister
 362              	.LVL8:
 363 000a 0546     		mov	r5, r0
 364              	.LVL9:
 199:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 oldDivider = BRAKE_ADC_theACLK_GetDividerRegister();
 365              		.loc 1 199 0
 366 000c FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetDividerRegister
 367              	.LVL10:
 368 0010 0346     		mov	r3, r0
 369              	.LVL11:
 201:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (clkDivider != oldDivider)
 370              		.loc 1 201 0
 371 0012 8442     		cmp	r4, r0
 372 0014 58D0     		beq	.L33
 203:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         enabled = BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK;
 373              		.loc 1 203 0
 374 0016 2D4A     		ldr	r2, .L47
 375 0018 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 376 001a 02F00101 		and	r1, r2, #1
 377              	.LVL12:
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 378              		.loc 1 205 0
 379 001e 95B9     		cbnz	r5, .L35
 205:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 380              		.loc 1 205 0 is_stmt 0 discriminator 1
 381 0020 00B1     		cbz	r0, .L36
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 16


 382 0022 84B9     		cbnz	r4, .L35
 383              	.L36:
 208:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (oldDivider == 0u)
 384              		.loc 1 208 0 is_stmt 1
 385 0024 3BB9     		cbnz	r3, .L37
 213:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 386              		.loc 1 213 0
 387 0026 2A4B     		ldr	r3, .L47+4
 388 0028 1C80     		strh	r4, [r3]	@ movhi
 214:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 389              		.loc 1 214 0
 390 002a 0233     		adds	r3, r3, #2
 391 002c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 392 002e 02F0BF02 		and	r2, r2, #191
 393 0032 1A70     		strb	r2, [r3]
 394 0034 70BD     		pop	{r4, r5, r6, pc}
 395              	.LVL13:
 396              	.L37:
 220:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 397              		.loc 1 220 0
 398 0036 274B     		ldr	r3, .L47+8
 399 0038 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 400 003a 42F04002 		orr	r2, r2, #64
 401 003e 1A70     		strb	r2, [r3]
 221:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 402              		.loc 1 221 0
 403 0040 023B     		subs	r3, r3, #2
 404 0042 1C80     		strh	r4, [r3]	@ movhi
 405 0044 70BD     		pop	{r4, r5, r6, pc}
 406              	.LVL14:
 407              	.L35:
 227:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if (enabled != 0u)
 408              		.loc 1 227 0
 409 0046 29B3     		cbz	r1, .L38
 229:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 410              		.loc 1 229 0
 411 0048 0022     		movs	r2, #0
 412 004a 2348     		ldr	r0, .L47+12
 413              	.LVL15:
 414 004c 0270     		strb	r2, [r0]
 233:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_AMASK = BRAKE_ADC_theACLK_CLKEN_MASK;
 415              		.loc 1 233 0
 416 004e 0125     		movs	r5, #1
 417              	.LVL16:
 418 0050 1330     		adds	r0, r0, #19
 419 0052 0570     		strb	r5, [r0]
 234:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 420              		.loc 1 234 0
 421 0054 0438     		subs	r0, r0, #4
 422 0056 0270     		strb	r2, [r0]
 240:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 423              		.loc 1 240 0
 424 0058 204A     		ldr	r2, .L47+16
 425 005a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 426 005c 00F07F00 		and	r0, r0, #127
 427 0060 1070     		strb	r0, [r2]
 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 if (((BRAKE_ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 17


 428              		.loc 1 243 0
 429 0062 FA32     		adds	r2, r2, #250
 430 0064 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 431 0066 12F0080F 		tst	r2, #8
 432 006a 00D0     		beq	.L39
 243:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 if (((BRAKE_ADC_theACLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 433              		.loc 1 243 0 is_stmt 0 discriminator 1
 434 006c 94B9     		cbnz	r4, .L38
 435              	.L39:
 246:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 436              		.loc 1 246 0 is_stmt 1
 437 006e 1C4A     		ldr	r2, .L47+20
 438 0070 1380     		strh	r3, [r2]	@ movhi
 247:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 439              		.loc 1 247 0
 440 0072 0722     		movs	r2, #7
 441 0074 184B     		ldr	r3, .L47+12
 442              	.LVL17:
 443 0076 1A70     		strb	r2, [r3]
 250:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 444              		.loc 1 250 0
 445 0078 1A46     		mov	r2, r3
 446              	.L40:
 250:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 447              		.loc 1 250 0 is_stmt 0 discriminator 1
 448 007a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 449 007c 13F0010F 		tst	r3, #1
 450 0080 FBD1     		bne	.L40
 253:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     BRAKE_ADC_theACLK_CLKEN &= (uint8)(~BRAKE_ADC_theACLK_CLKEN_MASK);
 451              		.loc 1 253 0 is_stmt 1
 452 0082 124B     		ldr	r3, .L47
 453 0084 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 454 0086 02F0FE02 		and	r2, r2, #254
 455 008a 1A70     		strb	r2, [r3]
 257:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                     CLK_DIST_LD = 0x00u;
 456              		.loc 1 257 0
 457 008c 0022     		movs	r2, #0
 458 008e A3F56873 		sub	r3, r3, #928
 459 0092 1A70     		strb	r2, [r3]
 460              	.L38:
 263:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             if ((BRAKE_ADC_theACLK_CLKEN & BRAKE_ADC_theACLK_CLKEN_MASK) != 0u)
 461              		.loc 1 263 0
 462 0094 0D4B     		ldr	r3, .L47
 463 0096 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 464 0098 13F0010F 		tst	r3, #1
 465 009c 0DD0     		beq	.L41
 266:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 466              		.loc 1 266 0
 467 009e 104B     		ldr	r3, .L47+20
 468 00a0 1C80     		strh	r4, [r3]	@ movhi
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 469              		.loc 1 268 0
 470 00a2 0EB1     		cbz	r6, .L44
 471 00a4 0322     		movs	r2, #3
 472 00a6 00E0     		b	.L42
 473              	.L44:
 474 00a8 0122     		movs	r2, #1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 18


 475              	.L42:
 268:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 476              		.loc 1 268 0 is_stmt 0 discriminator 3
 477 00aa 0B4B     		ldr	r3, .L47+12
 478 00ac 1A70     		strb	r2, [r3]
 269:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 479              		.loc 1 269 0 is_stmt 1 discriminator 3
 480 00ae 1A46     		mov	r2, r3
 481              	.L43:
 269:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 482              		.loc 1 269 0 is_stmt 0 discriminator 1
 483 00b0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 484 00b2 13F0010F 		tst	r3, #1
 485 00b6 FBD1     		bne	.L43
 486 00b8 70BD     		pop	{r4, r5, r6, pc}
 487              	.L41:
 274:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****                 CY_SET_REG16(BRAKE_ADC_theACLK_DIV_PTR, clkDivider);
 488              		.loc 1 274 0 is_stmt 1
 489 00ba 054B     		ldr	r3, .L47+4
 490 00bc 1C80     		strh	r4, [r3]	@ movhi
 275:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 				BRAKE_ADC_theACLK_CLKEN |= enabled;
 491              		.loc 1 275 0
 492 00be 03F2A123 		addw	r3, r3, #673
 493 00c2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 494 00c4 1143     		orrs	r1, r1, r2
 495              	.LVL18:
 496 00c6 1970     		strb	r1, [r3]
 497              	.L33:
 498 00c8 70BD     		pop	{r4, r5, r6, pc}
 499              	.L48:
 500 00ca 00BF     		.align	2
 501              	.L47:
 502 00cc A1430040 		.word	1073759137
 503 00d0 00410040 		.word	1073758464
 504 00d4 02410040 		.word	1073758466
 505 00d8 01400040 		.word	1073758209
 506 00dc 08400040 		.word	1073758216
 507 00e0 02400040 		.word	1073758210
 508              		.cfi_endproc
 509              	.LFE4:
 510              		.size	BRAKE_ADC_theACLK_SetDividerRegister, .-BRAKE_ADC_theACLK_SetDividerRegister
 511              		.section	.text.BRAKE_ADC_theACLK_SetSourceRegister,"ax",%progbits
 512              		.align	2
 513              		.global	BRAKE_ADC_theACLK_SetSourceRegister
 514              		.thumb
 515              		.thumb_func
 516              		.type	BRAKE_ADC_theACLK_SetSourceRegister, %function
 517              	BRAKE_ADC_theACLK_SetSourceRegister:
 518              	.LFB9:
 420:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 519              		.loc 1 420 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              	.LVL19:
 524 0000 38B5     		push	{r3, r4, r5, lr}
 525              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 19


 526              		.cfi_offset 3, -16
 527              		.cfi_offset 4, -12
 528              		.cfi_offset 5, -8
 529              		.cfi_offset 14, -4
 530 0002 0446     		mov	r4, r0
 421:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint16 currDiv = BRAKE_ADC_theACLK_GetDividerRegister();
 531              		.loc 1 421 0
 532 0004 FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetDividerRegister
 533              	.LVL20:
 534 0008 0546     		mov	r5, r0
 535              	.LVL21:
 422:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     uint8 oldSrc = BRAKE_ADC_theACLK_GetSourceRegister();
 536              		.loc 1 422 0
 537 000a FFF7FEFF 		bl	BRAKE_ADC_theACLK_GetSourceRegister
 538              	.LVL22:
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 539              		.loc 1 424 0
 540 000e 0346     		mov	r3, r0
 541 0010 60B1     		cbz	r0, .L50
 424:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 542              		.loc 1 424 0 is_stmt 0 discriminator 1
 543 0012 5CB9     		cbnz	r4, .L50
 425:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 544              		.loc 1 425 0 is_stmt 1
 545 0014 55B9     		cbnz	r5, .L50
 429:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC |= CYCLK_SSS;
 546              		.loc 1 429 0
 547 0016 104B     		ldr	r3, .L53
 548 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 549 001a 42F04002 		orr	r2, r2, #64
 550 001e 1A70     		strb	r2, [r3]
 431:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 551              		.loc 1 431 0
 552 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 430:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 553              		.loc 1 430 0
 554 0022 02F0F802 		and	r2, r2, #248
 555 0026 1443     		orrs	r4, r4, r2
 556 0028 1C70     		strb	r4, [r3]
 557 002a 38BD     		pop	{r3, r4, r5, pc}
 558              	.LVL23:
 559              	.L50:
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 560              		.loc 1 433 0
 561 002c 63B9     		cbnz	r3, .L52
 433:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 562              		.loc 1 433 0 is_stmt 0 discriminator 1
 563 002e 5CB1     		cbz	r4, .L52
 434:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 564              		.loc 1 434 0 is_stmt 1
 565 0030 55B9     		cbnz	r5, .L52
 439:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 566              		.loc 1 439 0
 567 0032 094B     		ldr	r3, .L53
 568 0034 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 438:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 569              		.loc 1 438 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 20


 570 0036 02F0F802 		and	r2, r2, #248
 571 003a 1443     		orrs	r4, r4, r2
 572 003c 1C70     		strb	r4, [r3]
 440:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 573              		.loc 1 440 0
 574 003e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 575 0040 02F0BF02 		and	r2, r2, #191
 576 0044 1A70     		strb	r2, [r3]
 577 0046 38BD     		pop	{r3, r4, r5, pc}
 578              	.LVL24:
 579              	.L52:
 445:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****             (BRAKE_ADC_theACLK_MOD_SRC & (uint8)(~BRAKE_ADC_theACLK_SRC_SEL_MSK)) | clkSource;
 580              		.loc 1 445 0
 581 0048 034B     		ldr	r3, .L53
 582 004a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****         BRAKE_ADC_theACLK_MOD_SRC =
 583              		.loc 1 444 0
 584 004c 02F0F802 		and	r2, r2, #248
 585 0050 1443     		orrs	r4, r4, r2
 586 0052 1C70     		strb	r4, [r3]
 587 0054 38BD     		pop	{r3, r4, r5, pc}
 588              	.LVL25:
 589              	.L54:
 590 0056 00BF     		.align	2
 591              	.L53:
 592 0058 02410040 		.word	1073758466
 593              		.cfi_endproc
 594              	.LFE9:
 595              		.size	BRAKE_ADC_theACLK_SetSourceRegister, .-BRAKE_ADC_theACLK_SetSourceRegister
 596              		.section	.text.BRAKE_ADC_theACLK_SetPhaseRegister,"ax",%progbits
 597              		.align	2
 598              		.global	BRAKE_ADC_theACLK_SetPhaseRegister
 599              		.thumb
 600              		.thumb_func
 601              		.type	BRAKE_ADC_theACLK_SetPhaseRegister, %function
 602              	BRAKE_ADC_theACLK_SetPhaseRegister:
 603              	.LFB11:
 468:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 469:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 470:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** #if defined(BRAKE_ADC_theACLK__CFG3)
 471:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 472:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 473:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 477:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 482:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 21


 488:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 490:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 491:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 492:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** void BRAKE_ADC_theACLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 604              		.loc 1 493 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609              	.LVL26:
 494:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     BRAKE_ADC_theACLK_PHASE = clkPhase & BRAKE_ADC_theACLK_PHASE_MASK;
 610              		.loc 1 494 0
 611 0000 00F00F00 		and	r0, r0, #15
 612              	.LVL27:
 613 0004 014B     		ldr	r3, .L56
 614 0006 1870     		strb	r0, [r3]
 615 0008 7047     		bx	lr
 616              	.L57:
 617 000a 00BF     		.align	2
 618              	.L56:
 619 000c 03410040 		.word	1073758467
 620              		.cfi_endproc
 621              	.LFE11:
 622              		.size	BRAKE_ADC_theACLK_SetPhaseRegister, .-BRAKE_ADC_theACLK_SetPhaseRegister
 623              		.section	.text.BRAKE_ADC_theACLK_GetPhaseRegister,"ax",%progbits
 624              		.align	2
 625              		.global	BRAKE_ADC_theACLK_GetPhaseRegister
 626              		.thumb
 627              		.thumb_func
 628              		.type	BRAKE_ADC_theACLK_GetPhaseRegister, %function
 629              	BRAKE_ADC_theACLK_GetPhaseRegister:
 630              	.LFB12:
 495:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 496:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 497:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** 
 498:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Function Name: BRAKE_ADC_theACLK_GetPhase
 500:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 502:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 506:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  None
 508:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 509:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** * Returns:
 510:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *
 512:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** uint8 BRAKE_ADC_theACLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** {
 631              		.loc 1 514 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 22


 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 515:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c ****     return BRAKE_ADC_theACLK_PHASE & BRAKE_ADC_theACLK_PHASE_MASK;
 636              		.loc 1 515 0
 637 0000 024B     		ldr	r3, .L59
 638 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 516:.\Generated_Source\PSoC5/BRAKE_ADC_theACLK.c **** }
 639              		.loc 1 516 0
 640 0004 00F00F00 		and	r0, r0, #15
 641 0008 7047     		bx	lr
 642              	.L60:
 643 000a 00BF     		.align	2
 644              	.L59:
 645 000c 03410040 		.word	1073758467
 646              		.cfi_endproc
 647              	.LFE12:
 648              		.size	BRAKE_ADC_theACLK_GetPhaseRegister, .-BRAKE_ADC_theACLK_GetPhaseRegister
 649              		.text
 650              	.Letext0:
 651              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 652              		.section	.debug_info,"",%progbits
 653              	.Ldebug_info0:
 654 0000 C0020000 		.4byte	0x2c0
 655 0004 0400     		.2byte	0x4
 656 0006 00000000 		.4byte	.Ldebug_abbrev0
 657 000a 04       		.byte	0x4
 658 000b 01       		.uleb128 0x1
 659 000c ED000000 		.4byte	.LASF40
 660 0010 01       		.byte	0x1
 661 0011 E3010000 		.4byte	.LASF41
 662 0015 26020000 		.4byte	.LASF42
 663 0019 00000000 		.4byte	.Ldebug_ranges0+0
 664 001d 00000000 		.4byte	0
 665 0021 00000000 		.4byte	.Ldebug_line0
 666 0025 02       		.uleb128 0x2
 667 0026 01       		.byte	0x1
 668 0027 06       		.byte	0x6
 669 0028 8A020000 		.4byte	.LASF0
 670 002c 02       		.uleb128 0x2
 671 002d 01       		.byte	0x1
 672 002e 08       		.byte	0x8
 673 002f 70020000 		.4byte	.LASF1
 674 0033 02       		.uleb128 0x2
 675 0034 02       		.byte	0x2
 676 0035 05       		.byte	0x5
 677 0036 32000000 		.4byte	.LASF2
 678 003a 02       		.uleb128 0x2
 679 003b 02       		.byte	0x2
 680 003c 07       		.byte	0x7
 681 003d BA020000 		.4byte	.LASF3
 682 0041 02       		.uleb128 0x2
 683 0042 04       		.byte	0x4
 684 0043 05       		.byte	0x5
 685 0044 71010000 		.4byte	.LASF4
 686 0048 02       		.uleb128 0x2
 687 0049 04       		.byte	0x4
 688 004a 07       		.byte	0x7
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 23


 689 004b 08030000 		.4byte	.LASF5
 690 004f 02       		.uleb128 0x2
 691 0050 08       		.byte	0x8
 692 0051 05       		.byte	0x5
 693 0052 DF000000 		.4byte	.LASF6
 694 0056 02       		.uleb128 0x2
 695 0057 08       		.byte	0x8
 696 0058 07       		.byte	0x7
 697 0059 96020000 		.4byte	.LASF7
 698 005d 03       		.uleb128 0x3
 699 005e 04       		.byte	0x4
 700 005f 05       		.byte	0x5
 701 0060 696E7400 		.ascii	"int\000"
 702 0064 02       		.uleb128 0x2
 703 0065 04       		.byte	0x4
 704 0066 07       		.byte	0x7
 705 0067 AD020000 		.4byte	.LASF8
 706 006b 04       		.uleb128 0x4
 707 006c A5000000 		.4byte	.LASF9
 708 0070 02       		.byte	0x2
 709 0071 B4       		.byte	0xb4
 710 0072 2C000000 		.4byte	0x2c
 711 0076 04       		.uleb128 0x4
 712 0077 61000000 		.4byte	.LASF10
 713 007b 02       		.byte	0x2
 714 007c B5       		.byte	0xb5
 715 007d 3A000000 		.4byte	0x3a
 716 0081 02       		.uleb128 0x2
 717 0082 04       		.byte	0x4
 718 0083 04       		.byte	0x4
 719 0084 D9000000 		.4byte	.LASF11
 720 0088 02       		.uleb128 0x2
 721 0089 08       		.byte	0x8
 722 008a 04       		.byte	0x4
 723 008b 1A030000 		.4byte	.LASF12
 724 008f 02       		.uleb128 0x2
 725 0090 01       		.byte	0x1
 726 0091 08       		.byte	0x8
 727 0092 CD020000 		.4byte	.LASF13
 728 0096 05       		.uleb128 0x5
 729 0097 03030000 		.4byte	.LASF14
 730 009b 02       		.byte	0x2
 731 009c 5E01     		.2byte	0x15e
 732 009e A2000000 		.4byte	0xa2
 733 00a2 06       		.uleb128 0x6
 734 00a3 6B000000 		.4byte	0x6b
 735 00a7 05       		.uleb128 0x5
 736 00a8 08000000 		.4byte	.LASF15
 737 00ac 02       		.byte	0x2
 738 00ad 5F01     		.2byte	0x15f
 739 00af B3000000 		.4byte	0xb3
 740 00b3 06       		.uleb128 0x6
 741 00b4 76000000 		.4byte	0x76
 742 00b8 07       		.uleb128 0x7
 743 00b9 8D000000 		.4byte	.LASF16
 744 00bd 01       		.byte	0x1
 745 00be 2D       		.byte	0x2d
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 24


 746 00bf 00000000 		.4byte	.LFB0
 747 00c3 1C000000 		.4byte	.LFE0-.LFB0
 748 00c7 01       		.uleb128 0x1
 749 00c8 9C       		.byte	0x9c
 750 00c9 07       		.uleb128 0x7
 751 00ca 8E030000 		.4byte	.LASF17
 752 00ce 01       		.byte	0x1
 753 00cf 47       		.byte	0x47
 754 00d0 00000000 		.4byte	.LFB1
 755 00d4 1C000000 		.4byte	.LFE1-.LFB1
 756 00d8 01       		.uleb128 0x1
 757 00d9 9C       		.byte	0x9c
 758 00da 08       		.uleb128 0x8
 759 00db DC020000 		.4byte	.LASF18
 760 00df 01       		.byte	0x1
 761 00e0 64       		.byte	0x64
 762 00e1 00000000 		.4byte	.LFB2
 763 00e5 70000000 		.4byte	.LFE2-.LFB2
 764 00e9 01       		.uleb128 0x1
 765 00ea 9C       		.byte	0x9c
 766 00eb 09010000 		.4byte	0x109
 767 00ef 09       		.uleb128 0x9
 768 00f0 0A000000 		.4byte	.LBB2
 769 00f4 66000000 		.4byte	.LBE2-.LBB2
 770 00f8 0A       		.uleb128 0xa
 771 00f9 F8020000 		.4byte	.LASF30
 772 00fd 01       		.byte	0x1
 773 00fe 69       		.byte	0x69
 774 00ff 76000000 		.4byte	0x76
 775 0103 00000000 		.4byte	.LLST0
 776 0107 00       		.byte	0
 777 0108 00       		.byte	0
 778 0109 08       		.uleb128 0x8
 779 010a 4D030000 		.4byte	.LASF19
 780 010e 01       		.byte	0x1
 781 010f 9D       		.byte	0x9d
 782 0110 00000000 		.4byte	.LFB3
 783 0114 20000000 		.4byte	.LFE3-.LFB3
 784 0118 01       		.uleb128 0x1
 785 0119 9C       		.byte	0x9c
 786 011a 2C010000 		.4byte	0x12c
 787 011e 0B       		.uleb128 0xb
 788 011f 17020000 		.4byte	.LASF21
 789 0123 01       		.byte	0x1
 790 0124 9D       		.byte	0x9d
 791 0125 6B000000 		.4byte	0x6b
 792 0129 01       		.uleb128 0x1
 793 012a 50       		.byte	0x50
 794 012b 00       		.byte	0
 795 012c 0C       		.uleb128 0xc
 796 012d 68000000 		.4byte	.LASF24
 797 0131 01       		.byte	0x1
 798 0132 2901     		.2byte	0x129
 799 0134 76000000 		.4byte	0x76
 800 0138 00000000 		.4byte	.LFB5
 801 013c 0C000000 		.4byte	.LFE5-.LFB5
 802 0140 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 25


 803 0141 9C       		.byte	0x9c
 804 0142 0D       		.uleb128 0xd
 805 0143 6C030000 		.4byte	.LASF20
 806 0147 01       		.byte	0x1
 807 0148 4C01     		.2byte	0x14c
 808 014a 00000000 		.4byte	.LFB6
 809 014e 14000000 		.4byte	.LFE6-.LFB6
 810 0152 01       		.uleb128 0x1
 811 0153 9C       		.byte	0x9c
 812 0154 69010000 		.4byte	0x169
 813 0158 0E       		.uleb128 0xe
 814 0159 7E020000 		.4byte	.LASF22
 815 015d 01       		.byte	0x1
 816 015e 4C01     		.2byte	0x14c
 817 0160 6B000000 		.4byte	0x6b
 818 0164 13000000 		.4byte	.LLST1
 819 0168 00       		.byte	0
 820 0169 0D       		.uleb128 0xd
 821 016a 0E000000 		.4byte	.LASF23
 822 016e 01       		.byte	0x1
 823 016f 6F01     		.2byte	0x16f
 824 0171 00000000 		.4byte	.LFB7
 825 0175 18000000 		.4byte	.LFE7-.LFB7
 826 0179 01       		.uleb128 0x1
 827 017a 9C       		.byte	0x9c
 828 017b 90010000 		.4byte	0x190
 829 017f 0E       		.uleb128 0xe
 830 0180 7E020000 		.4byte	.LASF22
 831 0184 01       		.byte	0x1
 832 0185 6F01     		.2byte	0x16f
 833 0187 6B000000 		.4byte	0x6b
 834 018b 34000000 		.4byte	.LLST2
 835 018f 00       		.byte	0
 836 0190 0C       		.uleb128 0xc
 837 0191 7A010000 		.4byte	.LASF25
 838 0195 01       		.byte	0x1
 839 0196 8401     		.2byte	0x184
 840 0198 6B000000 		.4byte	0x6b
 841 019c 00000000 		.4byte	.LFB8
 842 01a0 10000000 		.4byte	.LFE8-.LFB8
 843 01a4 01       		.uleb128 0x1
 844 01a5 9C       		.byte	0x9c
 845 01a6 0C       		.uleb128 0xc
 846 01a7 29030000 		.4byte	.LASF26
 847 01ab 01       		.byte	0x1
 848 01ac D001     		.2byte	0x1d0
 849 01ae 6B000000 		.4byte	0x6b
 850 01b2 00000000 		.4byte	.LFB10
 851 01b6 10000000 		.4byte	.LFE10-.LFB10
 852 01ba 01       		.uleb128 0x1
 853 01bb 9C       		.byte	0x9c
 854 01bc 08       		.uleb128 0x8
 855 01bd 3C000000 		.4byte	.LASF27
 856 01c1 01       		.byte	0x1
 857 01c2 C1       		.byte	0xc1
 858 01c3 00000000 		.4byte	.LFB4
 859 01c7 E4000000 		.4byte	.LFE4-.LFB4
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 26


 860 01cb 01       		.uleb128 0x1
 861 01cc 9C       		.byte	0x9c
 862 01cd 2F020000 		.4byte	0x22f
 863 01d1 0F       		.uleb128 0xf
 864 01d2 AB000000 		.4byte	.LASF28
 865 01d6 01       		.byte	0x1
 866 01d7 C1       		.byte	0xc1
 867 01d8 76000000 		.4byte	0x76
 868 01dc 55000000 		.4byte	.LLST3
 869 01e0 0F       		.uleb128 0xf
 870 01e1 69010000 		.4byte	.LASF29
 871 01e5 01       		.byte	0x1
 872 01e6 C1       		.byte	0xc1
 873 01e7 6B000000 		.4byte	0x6b
 874 01eb 76000000 		.4byte	.LLST4
 875 01ef 0A       		.uleb128 0xa
 876 01f0 21030000 		.4byte	.LASF31
 877 01f4 01       		.byte	0x1
 878 01f5 C4       		.byte	0xc4
 879 01f6 6B000000 		.4byte	0x6b
 880 01fa 97000000 		.4byte	.LLST5
 881 01fe 0A       		.uleb128 0xa
 882 01ff 68020000 		.4byte	.LASF32
 883 0203 01       		.byte	0x1
 884 0204 C6       		.byte	0xc6
 885 0205 6B000000 		.4byte	0x6b
 886 0209 AA000000 		.4byte	.LLST6
 887 020d 0A       		.uleb128 0xa
 888 020e F8020000 		.4byte	.LASF30
 889 0212 01       		.byte	0x1
 890 0213 C7       		.byte	0xc7
 891 0214 76000000 		.4byte	0x76
 892 0218 C8000000 		.4byte	.LLST7
 893 021c 10       		.uleb128 0x10
 894 021d 0A000000 		.4byte	.LVL8
 895 0221 A6010000 		.4byte	0x1a6
 896 0225 10       		.uleb128 0x10
 897 0226 10000000 		.4byte	.LVL10
 898 022a 2C010000 		.4byte	0x12c
 899 022e 00       		.byte	0
 900 022f 0D       		.uleb128 0xd
 901 0230 BF010000 		.4byte	.LASF33
 902 0234 01       		.byte	0x1
 903 0235 A301     		.2byte	0x1a3
 904 0237 00000000 		.4byte	.LFB9
 905 023b 5C000000 		.4byte	.LFE9-.LFB9
 906 023f 01       		.uleb128 0x1
 907 0240 9C       		.byte	0x9c
 908 0241 86020000 		.4byte	0x286
 909 0245 0E       		.uleb128 0xe
 910 0246 D2020000 		.4byte	.LASF34
 911 024a 01       		.byte	0x1
 912 024b A301     		.2byte	0x1a3
 913 024d 6B000000 		.4byte	0x6b
 914 0251 E6000000 		.4byte	.LLST8
 915 0255 11       		.uleb128 0x11
 916 0256 00000000 		.4byte	.LASF35
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 27


 917 025a 01       		.byte	0x1
 918 025b A501     		.2byte	0x1a5
 919 025d 76000000 		.4byte	0x76
 920 0261 07010000 		.4byte	.LLST9
 921 0265 12       		.uleb128 0x12
 922 0266 10020000 		.4byte	.LASF36
 923 026a 01       		.byte	0x1
 924 026b A601     		.2byte	0x1a6
 925 026d 6B000000 		.4byte	0x6b
 926 0271 01       		.uleb128 0x1
 927 0272 50       		.byte	0x50
 928 0273 10       		.uleb128 0x10
 929 0274 08000000 		.4byte	.LVL20
 930 0278 2C010000 		.4byte	0x12c
 931 027c 10       		.uleb128 0x10
 932 027d 0E000000 		.4byte	.LVL22
 933 0281 A6010000 		.4byte	0x1a6
 934 0285 00       		.byte	0
 935 0286 0D       		.uleb128 0xd
 936 0287 9C010000 		.4byte	.LASF37
 937 028b 01       		.byte	0x1
 938 028c EC01     		.2byte	0x1ec
 939 028e 00000000 		.4byte	.LFB11
 940 0292 10000000 		.4byte	.LFE11-.LFB11
 941 0296 01       		.uleb128 0x1
 942 0297 9C       		.byte	0x9c
 943 0298 AD020000 		.4byte	0x2ad
 944 029c 0E       		.uleb128 0xe
 945 029d 1D020000 		.4byte	.LASF38
 946 02a1 01       		.byte	0x1
 947 02a2 EC01     		.2byte	0x1ec
 948 02a4 6B000000 		.4byte	0x6b
 949 02a8 25010000 		.4byte	.LLST10
 950 02ac 00       		.byte	0
 951 02ad 0C       		.uleb128 0xc
 952 02ae B6000000 		.4byte	.LASF39
 953 02b2 01       		.byte	0x1
 954 02b3 0102     		.2byte	0x201
 955 02b5 6B000000 		.4byte	0x6b
 956 02b9 00000000 		.4byte	.LFB12
 957 02bd 10000000 		.4byte	.LFE12-.LFB12
 958 02c1 01       		.uleb128 0x1
 959 02c2 9C       		.byte	0x9c
 960 02c3 00       		.byte	0
 961              		.section	.debug_abbrev,"",%progbits
 962              	.Ldebug_abbrev0:
 963 0000 01       		.uleb128 0x1
 964 0001 11       		.uleb128 0x11
 965 0002 01       		.byte	0x1
 966 0003 25       		.uleb128 0x25
 967 0004 0E       		.uleb128 0xe
 968 0005 13       		.uleb128 0x13
 969 0006 0B       		.uleb128 0xb
 970 0007 03       		.uleb128 0x3
 971 0008 0E       		.uleb128 0xe
 972 0009 1B       		.uleb128 0x1b
 973 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 28


 974 000b 55       		.uleb128 0x55
 975 000c 17       		.uleb128 0x17
 976 000d 11       		.uleb128 0x11
 977 000e 01       		.uleb128 0x1
 978 000f 10       		.uleb128 0x10
 979 0010 17       		.uleb128 0x17
 980 0011 00       		.byte	0
 981 0012 00       		.byte	0
 982 0013 02       		.uleb128 0x2
 983 0014 24       		.uleb128 0x24
 984 0015 00       		.byte	0
 985 0016 0B       		.uleb128 0xb
 986 0017 0B       		.uleb128 0xb
 987 0018 3E       		.uleb128 0x3e
 988 0019 0B       		.uleb128 0xb
 989 001a 03       		.uleb128 0x3
 990 001b 0E       		.uleb128 0xe
 991 001c 00       		.byte	0
 992 001d 00       		.byte	0
 993 001e 03       		.uleb128 0x3
 994 001f 24       		.uleb128 0x24
 995 0020 00       		.byte	0
 996 0021 0B       		.uleb128 0xb
 997 0022 0B       		.uleb128 0xb
 998 0023 3E       		.uleb128 0x3e
 999 0024 0B       		.uleb128 0xb
 1000 0025 03       		.uleb128 0x3
 1001 0026 08       		.uleb128 0x8
 1002 0027 00       		.byte	0
 1003 0028 00       		.byte	0
 1004 0029 04       		.uleb128 0x4
 1005 002a 16       		.uleb128 0x16
 1006 002b 00       		.byte	0
 1007 002c 03       		.uleb128 0x3
 1008 002d 0E       		.uleb128 0xe
 1009 002e 3A       		.uleb128 0x3a
 1010 002f 0B       		.uleb128 0xb
 1011 0030 3B       		.uleb128 0x3b
 1012 0031 0B       		.uleb128 0xb
 1013 0032 49       		.uleb128 0x49
 1014 0033 13       		.uleb128 0x13
 1015 0034 00       		.byte	0
 1016 0035 00       		.byte	0
 1017 0036 05       		.uleb128 0x5
 1018 0037 16       		.uleb128 0x16
 1019 0038 00       		.byte	0
 1020 0039 03       		.uleb128 0x3
 1021 003a 0E       		.uleb128 0xe
 1022 003b 3A       		.uleb128 0x3a
 1023 003c 0B       		.uleb128 0xb
 1024 003d 3B       		.uleb128 0x3b
 1025 003e 05       		.uleb128 0x5
 1026 003f 49       		.uleb128 0x49
 1027 0040 13       		.uleb128 0x13
 1028 0041 00       		.byte	0
 1029 0042 00       		.byte	0
 1030 0043 06       		.uleb128 0x6
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 29


 1031 0044 35       		.uleb128 0x35
 1032 0045 00       		.byte	0
 1033 0046 49       		.uleb128 0x49
 1034 0047 13       		.uleb128 0x13
 1035 0048 00       		.byte	0
 1036 0049 00       		.byte	0
 1037 004a 07       		.uleb128 0x7
 1038 004b 2E       		.uleb128 0x2e
 1039 004c 00       		.byte	0
 1040 004d 3F       		.uleb128 0x3f
 1041 004e 19       		.uleb128 0x19
 1042 004f 03       		.uleb128 0x3
 1043 0050 0E       		.uleb128 0xe
 1044 0051 3A       		.uleb128 0x3a
 1045 0052 0B       		.uleb128 0xb
 1046 0053 3B       		.uleb128 0x3b
 1047 0054 0B       		.uleb128 0xb
 1048 0055 27       		.uleb128 0x27
 1049 0056 19       		.uleb128 0x19
 1050 0057 11       		.uleb128 0x11
 1051 0058 01       		.uleb128 0x1
 1052 0059 12       		.uleb128 0x12
 1053 005a 06       		.uleb128 0x6
 1054 005b 40       		.uleb128 0x40
 1055 005c 18       		.uleb128 0x18
 1056 005d 9742     		.uleb128 0x2117
 1057 005f 19       		.uleb128 0x19
 1058 0060 00       		.byte	0
 1059 0061 00       		.byte	0
 1060 0062 08       		.uleb128 0x8
 1061 0063 2E       		.uleb128 0x2e
 1062 0064 01       		.byte	0x1
 1063 0065 3F       		.uleb128 0x3f
 1064 0066 19       		.uleb128 0x19
 1065 0067 03       		.uleb128 0x3
 1066 0068 0E       		.uleb128 0xe
 1067 0069 3A       		.uleb128 0x3a
 1068 006a 0B       		.uleb128 0xb
 1069 006b 3B       		.uleb128 0x3b
 1070 006c 0B       		.uleb128 0xb
 1071 006d 27       		.uleb128 0x27
 1072 006e 19       		.uleb128 0x19
 1073 006f 11       		.uleb128 0x11
 1074 0070 01       		.uleb128 0x1
 1075 0071 12       		.uleb128 0x12
 1076 0072 06       		.uleb128 0x6
 1077 0073 40       		.uleb128 0x40
 1078 0074 18       		.uleb128 0x18
 1079 0075 9742     		.uleb128 0x2117
 1080 0077 19       		.uleb128 0x19
 1081 0078 01       		.uleb128 0x1
 1082 0079 13       		.uleb128 0x13
 1083 007a 00       		.byte	0
 1084 007b 00       		.byte	0
 1085 007c 09       		.uleb128 0x9
 1086 007d 0B       		.uleb128 0xb
 1087 007e 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 30


 1088 007f 11       		.uleb128 0x11
 1089 0080 01       		.uleb128 0x1
 1090 0081 12       		.uleb128 0x12
 1091 0082 06       		.uleb128 0x6
 1092 0083 00       		.byte	0
 1093 0084 00       		.byte	0
 1094 0085 0A       		.uleb128 0xa
 1095 0086 34       		.uleb128 0x34
 1096 0087 00       		.byte	0
 1097 0088 03       		.uleb128 0x3
 1098 0089 0E       		.uleb128 0xe
 1099 008a 3A       		.uleb128 0x3a
 1100 008b 0B       		.uleb128 0xb
 1101 008c 3B       		.uleb128 0x3b
 1102 008d 0B       		.uleb128 0xb
 1103 008e 49       		.uleb128 0x49
 1104 008f 13       		.uleb128 0x13
 1105 0090 02       		.uleb128 0x2
 1106 0091 17       		.uleb128 0x17
 1107 0092 00       		.byte	0
 1108 0093 00       		.byte	0
 1109 0094 0B       		.uleb128 0xb
 1110 0095 05       		.uleb128 0x5
 1111 0096 00       		.byte	0
 1112 0097 03       		.uleb128 0x3
 1113 0098 0E       		.uleb128 0xe
 1114 0099 3A       		.uleb128 0x3a
 1115 009a 0B       		.uleb128 0xb
 1116 009b 3B       		.uleb128 0x3b
 1117 009c 0B       		.uleb128 0xb
 1118 009d 49       		.uleb128 0x49
 1119 009e 13       		.uleb128 0x13
 1120 009f 02       		.uleb128 0x2
 1121 00a0 18       		.uleb128 0x18
 1122 00a1 00       		.byte	0
 1123 00a2 00       		.byte	0
 1124 00a3 0C       		.uleb128 0xc
 1125 00a4 2E       		.uleb128 0x2e
 1126 00a5 00       		.byte	0
 1127 00a6 3F       		.uleb128 0x3f
 1128 00a7 19       		.uleb128 0x19
 1129 00a8 03       		.uleb128 0x3
 1130 00a9 0E       		.uleb128 0xe
 1131 00aa 3A       		.uleb128 0x3a
 1132 00ab 0B       		.uleb128 0xb
 1133 00ac 3B       		.uleb128 0x3b
 1134 00ad 05       		.uleb128 0x5
 1135 00ae 27       		.uleb128 0x27
 1136 00af 19       		.uleb128 0x19
 1137 00b0 49       		.uleb128 0x49
 1138 00b1 13       		.uleb128 0x13
 1139 00b2 11       		.uleb128 0x11
 1140 00b3 01       		.uleb128 0x1
 1141 00b4 12       		.uleb128 0x12
 1142 00b5 06       		.uleb128 0x6
 1143 00b6 40       		.uleb128 0x40
 1144 00b7 18       		.uleb128 0x18
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 31


 1145 00b8 9742     		.uleb128 0x2117
 1146 00ba 19       		.uleb128 0x19
 1147 00bb 00       		.byte	0
 1148 00bc 00       		.byte	0
 1149 00bd 0D       		.uleb128 0xd
 1150 00be 2E       		.uleb128 0x2e
 1151 00bf 01       		.byte	0x1
 1152 00c0 3F       		.uleb128 0x3f
 1153 00c1 19       		.uleb128 0x19
 1154 00c2 03       		.uleb128 0x3
 1155 00c3 0E       		.uleb128 0xe
 1156 00c4 3A       		.uleb128 0x3a
 1157 00c5 0B       		.uleb128 0xb
 1158 00c6 3B       		.uleb128 0x3b
 1159 00c7 05       		.uleb128 0x5
 1160 00c8 27       		.uleb128 0x27
 1161 00c9 19       		.uleb128 0x19
 1162 00ca 11       		.uleb128 0x11
 1163 00cb 01       		.uleb128 0x1
 1164 00cc 12       		.uleb128 0x12
 1165 00cd 06       		.uleb128 0x6
 1166 00ce 40       		.uleb128 0x40
 1167 00cf 18       		.uleb128 0x18
 1168 00d0 9742     		.uleb128 0x2117
 1169 00d2 19       		.uleb128 0x19
 1170 00d3 01       		.uleb128 0x1
 1171 00d4 13       		.uleb128 0x13
 1172 00d5 00       		.byte	0
 1173 00d6 00       		.byte	0
 1174 00d7 0E       		.uleb128 0xe
 1175 00d8 05       		.uleb128 0x5
 1176 00d9 00       		.byte	0
 1177 00da 03       		.uleb128 0x3
 1178 00db 0E       		.uleb128 0xe
 1179 00dc 3A       		.uleb128 0x3a
 1180 00dd 0B       		.uleb128 0xb
 1181 00de 3B       		.uleb128 0x3b
 1182 00df 05       		.uleb128 0x5
 1183 00e0 49       		.uleb128 0x49
 1184 00e1 13       		.uleb128 0x13
 1185 00e2 02       		.uleb128 0x2
 1186 00e3 17       		.uleb128 0x17
 1187 00e4 00       		.byte	0
 1188 00e5 00       		.byte	0
 1189 00e6 0F       		.uleb128 0xf
 1190 00e7 05       		.uleb128 0x5
 1191 00e8 00       		.byte	0
 1192 00e9 03       		.uleb128 0x3
 1193 00ea 0E       		.uleb128 0xe
 1194 00eb 3A       		.uleb128 0x3a
 1195 00ec 0B       		.uleb128 0xb
 1196 00ed 3B       		.uleb128 0x3b
 1197 00ee 0B       		.uleb128 0xb
 1198 00ef 49       		.uleb128 0x49
 1199 00f0 13       		.uleb128 0x13
 1200 00f1 02       		.uleb128 0x2
 1201 00f2 17       		.uleb128 0x17
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 32


 1202 00f3 00       		.byte	0
 1203 00f4 00       		.byte	0
 1204 00f5 10       		.uleb128 0x10
 1205 00f6 898201   		.uleb128 0x4109
 1206 00f9 00       		.byte	0
 1207 00fa 11       		.uleb128 0x11
 1208 00fb 01       		.uleb128 0x1
 1209 00fc 31       		.uleb128 0x31
 1210 00fd 13       		.uleb128 0x13
 1211 00fe 00       		.byte	0
 1212 00ff 00       		.byte	0
 1213 0100 11       		.uleb128 0x11
 1214 0101 34       		.uleb128 0x34
 1215 0102 00       		.byte	0
 1216 0103 03       		.uleb128 0x3
 1217 0104 0E       		.uleb128 0xe
 1218 0105 3A       		.uleb128 0x3a
 1219 0106 0B       		.uleb128 0xb
 1220 0107 3B       		.uleb128 0x3b
 1221 0108 05       		.uleb128 0x5
 1222 0109 49       		.uleb128 0x49
 1223 010a 13       		.uleb128 0x13
 1224 010b 02       		.uleb128 0x2
 1225 010c 17       		.uleb128 0x17
 1226 010d 00       		.byte	0
 1227 010e 00       		.byte	0
 1228 010f 12       		.uleb128 0x12
 1229 0110 34       		.uleb128 0x34
 1230 0111 00       		.byte	0
 1231 0112 03       		.uleb128 0x3
 1232 0113 0E       		.uleb128 0xe
 1233 0114 3A       		.uleb128 0x3a
 1234 0115 0B       		.uleb128 0xb
 1235 0116 3B       		.uleb128 0x3b
 1236 0117 05       		.uleb128 0x5
 1237 0118 49       		.uleb128 0x49
 1238 0119 13       		.uleb128 0x13
 1239 011a 02       		.uleb128 0x2
 1240 011b 18       		.uleb128 0x18
 1241 011c 00       		.byte	0
 1242 011d 00       		.byte	0
 1243 011e 00       		.byte	0
 1244              		.section	.debug_loc,"",%progbits
 1245              	.Ldebug_loc0:
 1246              	.LLST0:
 1247 0000 2A000000 		.4byte	.LVL0
 1248 0004 5C000000 		.4byte	.LVL1
 1249 0008 0100     		.2byte	0x1
 1250 000a 51       		.byte	0x51
 1251 000b 00000000 		.4byte	0
 1252 000f 00000000 		.4byte	0
 1253              	.LLST1:
 1254 0013 00000000 		.4byte	.LVL3
 1255 0017 08000000 		.4byte	.LVL4
 1256 001b 0100     		.2byte	0x1
 1257 001d 50       		.byte	0x50
 1258 001e 08000000 		.4byte	.LVL4
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 33


 1259 0022 14000000 		.4byte	.LFE6
 1260 0026 0400     		.2byte	0x4
 1261 0028 F3       		.byte	0xf3
 1262 0029 01       		.uleb128 0x1
 1263 002a 50       		.byte	0x50
 1264 002b 9F       		.byte	0x9f
 1265 002c 00000000 		.4byte	0
 1266 0030 00000000 		.4byte	0
 1267              	.LLST2:
 1268 0034 00000000 		.4byte	.LVL5
 1269 0038 06000000 		.4byte	.LVL6
 1270 003c 0100     		.2byte	0x1
 1271 003e 50       		.byte	0x50
 1272 003f 06000000 		.4byte	.LVL6
 1273 0043 18000000 		.4byte	.LFE7
 1274 0047 0400     		.2byte	0x4
 1275 0049 F3       		.byte	0xf3
 1276 004a 01       		.uleb128 0x1
 1277 004b 50       		.byte	0x50
 1278 004c 9F       		.byte	0x9f
 1279 004d 00000000 		.4byte	0
 1280 0051 00000000 		.4byte	0
 1281              	.LLST3:
 1282 0055 00000000 		.4byte	.LVL7
 1283 0059 09000000 		.4byte	.LVL8-1
 1284 005d 0100     		.2byte	0x1
 1285 005f 50       		.byte	0x50
 1286 0060 09000000 		.4byte	.LVL8-1
 1287 0064 E4000000 		.4byte	.LFE4
 1288 0068 0400     		.2byte	0x4
 1289 006a F3       		.byte	0xf3
 1290 006b 01       		.uleb128 0x1
 1291 006c 50       		.byte	0x50
 1292 006d 9F       		.byte	0x9f
 1293 006e 00000000 		.4byte	0
 1294 0072 00000000 		.4byte	0
 1295              	.LLST4:
 1296 0076 00000000 		.4byte	.LVL7
 1297 007a 09000000 		.4byte	.LVL8-1
 1298 007e 0100     		.2byte	0x1
 1299 0080 51       		.byte	0x51
 1300 0081 09000000 		.4byte	.LVL8-1
 1301 0085 E4000000 		.4byte	.LFE4
 1302 0089 0400     		.2byte	0x4
 1303 008b F3       		.byte	0xf3
 1304 008c 01       		.uleb128 0x1
 1305 008d 51       		.byte	0x51
 1306 008e 9F       		.byte	0x9f
 1307 008f 00000000 		.4byte	0
 1308 0093 00000000 		.4byte	0
 1309              	.LLST5:
 1310 0097 1E000000 		.4byte	.LVL12
 1311 009b C6000000 		.4byte	.LVL18
 1312 009f 0100     		.2byte	0x1
 1313 00a1 51       		.byte	0x51
 1314 00a2 00000000 		.4byte	0
 1315 00a6 00000000 		.4byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 34


 1316              	.LLST6:
 1317 00aa 0C000000 		.4byte	.LVL9
 1318 00ae 0F000000 		.4byte	.LVL10-1
 1319 00b2 0100     		.2byte	0x1
 1320 00b4 50       		.byte	0x50
 1321 00b5 0F000000 		.4byte	.LVL10-1
 1322 00b9 50000000 		.4byte	.LVL16
 1323 00bd 0100     		.2byte	0x1
 1324 00bf 55       		.byte	0x55
 1325 00c0 00000000 		.4byte	0
 1326 00c4 00000000 		.4byte	0
 1327              	.LLST7:
 1328 00c8 12000000 		.4byte	.LVL11
 1329 00cc 4C000000 		.4byte	.LVL15
 1330 00d0 0100     		.2byte	0x1
 1331 00d2 50       		.byte	0x50
 1332 00d3 4C000000 		.4byte	.LVL15
 1333 00d7 76000000 		.4byte	.LVL17
 1334 00db 0100     		.2byte	0x1
 1335 00dd 53       		.byte	0x53
 1336 00de 00000000 		.4byte	0
 1337 00e2 00000000 		.4byte	0
 1338              	.LLST8:
 1339 00e6 00000000 		.4byte	.LVL19
 1340 00ea 07000000 		.4byte	.LVL20-1
 1341 00ee 0100     		.2byte	0x1
 1342 00f0 50       		.byte	0x50
 1343 00f1 07000000 		.4byte	.LVL20-1
 1344 00f5 5C000000 		.4byte	.LFE9
 1345 00f9 0400     		.2byte	0x4
 1346 00fb F3       		.byte	0xf3
 1347 00fc 01       		.uleb128 0x1
 1348 00fd 50       		.byte	0x50
 1349 00fe 9F       		.byte	0x9f
 1350 00ff 00000000 		.4byte	0
 1351 0103 00000000 		.4byte	0
 1352              	.LLST9:
 1353 0107 0A000000 		.4byte	.LVL21
 1354 010b 0D000000 		.4byte	.LVL22-1
 1355 010f 0100     		.2byte	0x1
 1356 0111 50       		.byte	0x50
 1357 0112 0D000000 		.4byte	.LVL22-1
 1358 0116 56000000 		.4byte	.LVL25
 1359 011a 0100     		.2byte	0x1
 1360 011c 55       		.byte	0x55
 1361 011d 00000000 		.4byte	0
 1362 0121 00000000 		.4byte	0
 1363              	.LLST10:
 1364 0125 00000000 		.4byte	.LVL26
 1365 0129 04000000 		.4byte	.LVL27
 1366 012d 0100     		.2byte	0x1
 1367 012f 50       		.byte	0x50
 1368 0130 04000000 		.4byte	.LVL27
 1369 0134 10000000 		.4byte	.LFE11
 1370 0138 0400     		.2byte	0x4
 1371 013a F3       		.byte	0xf3
 1372 013b 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 35


 1373 013c 50       		.byte	0x50
 1374 013d 9F       		.byte	0x9f
 1375 013e 00000000 		.4byte	0
 1376 0142 00000000 		.4byte	0
 1377              		.section	.debug_aranges,"",%progbits
 1378 0000 7C000000 		.4byte	0x7c
 1379 0004 0200     		.2byte	0x2
 1380 0006 00000000 		.4byte	.Ldebug_info0
 1381 000a 04       		.byte	0x4
 1382 000b 00       		.byte	0
 1383 000c 0000     		.2byte	0
 1384 000e 0000     		.2byte	0
 1385 0010 00000000 		.4byte	.LFB0
 1386 0014 1C000000 		.4byte	.LFE0-.LFB0
 1387 0018 00000000 		.4byte	.LFB1
 1388 001c 1C000000 		.4byte	.LFE1-.LFB1
 1389 0020 00000000 		.4byte	.LFB2
 1390 0024 70000000 		.4byte	.LFE2-.LFB2
 1391 0028 00000000 		.4byte	.LFB3
 1392 002c 20000000 		.4byte	.LFE3-.LFB3
 1393 0030 00000000 		.4byte	.LFB5
 1394 0034 0C000000 		.4byte	.LFE5-.LFB5
 1395 0038 00000000 		.4byte	.LFB6
 1396 003c 14000000 		.4byte	.LFE6-.LFB6
 1397 0040 00000000 		.4byte	.LFB7
 1398 0044 18000000 		.4byte	.LFE7-.LFB7
 1399 0048 00000000 		.4byte	.LFB8
 1400 004c 10000000 		.4byte	.LFE8-.LFB8
 1401 0050 00000000 		.4byte	.LFB10
 1402 0054 10000000 		.4byte	.LFE10-.LFB10
 1403 0058 00000000 		.4byte	.LFB4
 1404 005c E4000000 		.4byte	.LFE4-.LFB4
 1405 0060 00000000 		.4byte	.LFB9
 1406 0064 5C000000 		.4byte	.LFE9-.LFB9
 1407 0068 00000000 		.4byte	.LFB11
 1408 006c 10000000 		.4byte	.LFE11-.LFB11
 1409 0070 00000000 		.4byte	.LFB12
 1410 0074 10000000 		.4byte	.LFE12-.LFB12
 1411 0078 00000000 		.4byte	0
 1412 007c 00000000 		.4byte	0
 1413              		.section	.debug_ranges,"",%progbits
 1414              	.Ldebug_ranges0:
 1415 0000 00000000 		.4byte	.LFB0
 1416 0004 1C000000 		.4byte	.LFE0
 1417 0008 00000000 		.4byte	.LFB1
 1418 000c 1C000000 		.4byte	.LFE1
 1419 0010 00000000 		.4byte	.LFB2
 1420 0014 70000000 		.4byte	.LFE2
 1421 0018 00000000 		.4byte	.LFB3
 1422 001c 20000000 		.4byte	.LFE3
 1423 0020 00000000 		.4byte	.LFB5
 1424 0024 0C000000 		.4byte	.LFE5
 1425 0028 00000000 		.4byte	.LFB6
 1426 002c 14000000 		.4byte	.LFE6
 1427 0030 00000000 		.4byte	.LFB7
 1428 0034 18000000 		.4byte	.LFE7
 1429 0038 00000000 		.4byte	.LFB8
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 36


 1430 003c 10000000 		.4byte	.LFE8
 1431 0040 00000000 		.4byte	.LFB10
 1432 0044 10000000 		.4byte	.LFE10
 1433 0048 00000000 		.4byte	.LFB4
 1434 004c E4000000 		.4byte	.LFE4
 1435 0050 00000000 		.4byte	.LFB9
 1436 0054 5C000000 		.4byte	.LFE9
 1437 0058 00000000 		.4byte	.LFB11
 1438 005c 10000000 		.4byte	.LFE11
 1439 0060 00000000 		.4byte	.LFB12
 1440 0064 10000000 		.4byte	.LFE12
 1441 0068 00000000 		.4byte	0
 1442 006c 00000000 		.4byte	0
 1443              		.section	.debug_line,"",%progbits
 1444              	.Ldebug_line0:
 1445 0000 C0010000 		.section	.debug_str,"MS",%progbits,1
 1445      02006700 
 1445      00000201 
 1445      FB0E0D00 
 1445      01010101 
 1446              	.LASF35:
 1447 0000 63757272 		.ascii	"currDiv\000"
 1447      44697600 
 1448              	.LASF15:
 1449 0008 72656731 		.ascii	"reg16\000"
 1449      3600
 1450              	.LASF23:
 1451 000e 4252414B 		.ascii	"BRAKE_ADC_theACLK_ClearModeRegister\000"
 1451      455F4144 
 1451      435F7468 
 1451      6541434C 
 1451      4B5F436C 
 1452              	.LASF2:
 1453 0032 73686F72 		.ascii	"short int\000"
 1453      7420696E 
 1453      7400
 1454              	.LASF27:
 1455 003c 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetDividerRegister\000"
 1455      455F4144 
 1455      435F7468 
 1455      6541434C 
 1455      4B5F5365 
 1456              	.LASF10:
 1457 0061 75696E74 		.ascii	"uint16\000"
 1457      313600
 1458              	.LASF24:
 1459 0068 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetDividerRegister\000"
 1459      455F4144 
 1459      435F7468 
 1459      6541434C 
 1459      4B5F4765 
 1460              	.LASF16:
 1461 008d 4252414B 		.ascii	"BRAKE_ADC_theACLK_Start\000"
 1461      455F4144 
 1461      435F7468 
 1461      6541434C 
 1461      4B5F5374 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 37


 1462              	.LASF9:
 1463 00a5 75696E74 		.ascii	"uint8\000"
 1463      3800
 1464              	.LASF28:
 1465 00ab 636C6B44 		.ascii	"clkDivider\000"
 1465      69766964 
 1465      657200
 1466              	.LASF39:
 1467 00b6 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetPhaseRegister\000"
 1467      455F4144 
 1467      435F7468 
 1467      6541434C 
 1467      4B5F4765 
 1468              	.LASF11:
 1469 00d9 666C6F61 		.ascii	"float\000"
 1469      7400
 1470              	.LASF6:
 1471 00df 6C6F6E67 		.ascii	"long long int\000"
 1471      206C6F6E 
 1471      6720696E 
 1471      7400
 1472              	.LASF40:
 1473 00ed 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 1473      4320342E 
 1473      382E3420 
 1473      32303134 
 1473      30353236 
 1474 0120 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 1474      20726576 
 1474      6973696F 
 1474      6E203231 
 1474      31333538 
 1475 0153 67202D66 		.ascii	"g -ffunction-sections\000"
 1475      66756E63 
 1475      74696F6E 
 1475      2D736563 
 1475      74696F6E 
 1476              	.LASF29:
 1477 0169 72657374 		.ascii	"restart\000"
 1477      61727400 
 1478              	.LASF4:
 1479 0171 6C6F6E67 		.ascii	"long int\000"
 1479      20696E74 
 1479      00
 1480              	.LASF25:
 1481 017a 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetModeRegister\000"
 1481      455F4144 
 1481      435F7468 
 1481      6541434C 
 1481      4B5F4765 
 1482              	.LASF37:
 1483 019c 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetPhaseRegister\000"
 1483      455F4144 
 1483      435F7468 
 1483      6541434C 
 1483      4B5F5365 
 1484              	.LASF33:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 38


 1485 01bf 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetSourceRegister\000"
 1485      455F4144 
 1485      435F7468 
 1485      6541434C 
 1485      4B5F5365 
 1486              	.LASF41:
 1487 01e3 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.c\000"
 1487      6E657261 
 1487      7465645F 
 1487      536F7572 
 1487      63655C50 
 1488              	.LASF36:
 1489 0210 6F6C6453 		.ascii	"oldSrc\000"
 1489      726300
 1490              	.LASF21:
 1491 0217 73746174 		.ascii	"state\000"
 1491      6500
 1492              	.LASF38:
 1493 021d 636C6B50 		.ascii	"clkPhase\000"
 1493      68617365 
 1493      00
 1494              	.LASF42:
 1495 0226 433A5C55 		.ascii	"C:\\Users\\mitchell\\Documents\\fsae\\E-Throttle\\P"
 1495      73657273 
 1495      5C6D6974 
 1495      6368656C 
 1495      6C5C446F 
 1496 0253 536F435C 		.ascii	"SoC\\E-Throttle.cydsn\000"
 1496      452D5468 
 1496      726F7474 
 1496      6C652E63 
 1496      7964736E 
 1497              	.LASF32:
 1498 0268 63757272 		.ascii	"currSrc\000"
 1498      53726300 
 1499              	.LASF1:
 1500 0270 756E7369 		.ascii	"unsigned char\000"
 1500      676E6564 
 1500      20636861 
 1500      7200
 1501              	.LASF22:
 1502 027e 6D6F6465 		.ascii	"modeBitMask\000"
 1502      4269744D 
 1502      61736B00 
 1503              	.LASF0:
 1504 028a 7369676E 		.ascii	"signed char\000"
 1504      65642063 
 1504      68617200 
 1505              	.LASF7:
 1506 0296 6C6F6E67 		.ascii	"long long unsigned int\000"
 1506      206C6F6E 
 1506      6720756E 
 1506      7369676E 
 1506      65642069 
 1507              	.LASF8:
 1508 02ad 756E7369 		.ascii	"unsigned int\000"
 1508      676E6564 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 39


 1508      20696E74 
 1508      00
 1509              	.LASF3:
 1510 02ba 73686F72 		.ascii	"short unsigned int\000"
 1510      7420756E 
 1510      7369676E 
 1510      65642069 
 1510      6E7400
 1511              	.LASF13:
 1512 02cd 63686172 		.ascii	"char\000"
 1512      00
 1513              	.LASF34:
 1514 02d2 636C6B53 		.ascii	"clkSource\000"
 1514      6F757263 
 1514      6500
 1515              	.LASF18:
 1516 02dc 4252414B 		.ascii	"BRAKE_ADC_theACLK_StopBlock\000"
 1516      455F4144 
 1516      435F7468 
 1516      6541434C 
 1516      4B5F5374 
 1517              	.LASF30:
 1518 02f8 6F6C6444 		.ascii	"oldDivider\000"
 1518      69766964 
 1518      657200
 1519              	.LASF14:
 1520 0303 72656738 		.ascii	"reg8\000"
 1520      00
 1521              	.LASF5:
 1522 0308 6C6F6E67 		.ascii	"long unsigned int\000"
 1522      20756E73 
 1522      69676E65 
 1522      6420696E 
 1522      7400
 1523              	.LASF12:
 1524 031a 646F7562 		.ascii	"double\000"
 1524      6C6500
 1525              	.LASF31:
 1526 0321 656E6162 		.ascii	"enabled\000"
 1526      6C656400 
 1527              	.LASF26:
 1528 0329 4252414B 		.ascii	"BRAKE_ADC_theACLK_GetSourceRegister\000"
 1528      455F4144 
 1528      435F7468 
 1528      6541434C 
 1528      4B5F4765 
 1529              	.LASF19:
 1530 034d 4252414B 		.ascii	"BRAKE_ADC_theACLK_StandbyPower\000"
 1530      455F4144 
 1530      435F7468 
 1530      6541434C 
 1530      4B5F5374 
 1531              	.LASF20:
 1532 036c 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetModeRegister\000"
 1532      455F4144 
 1532      435F7468 
 1532      6541434C 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccbAQFE7.s 			page 40


 1532      4B5F5365 
 1533              	.LASF17:
 1534 038e 4252414B 		.ascii	"BRAKE_ADC_theACLK_Stop\000"
 1534      455F4144 
 1534      435F7468 
 1534      6541434C 
 1534      4B5F5374 
 1535              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
