ARCHITECTURE sample OF data_processor1 IS
â€¦
	component asynch_ram
		port (
			data_in: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			address: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
			wr: IN STD_LOGIC;
			data_out: OUT STD_LOGIC_VECTOR (3 DOWNTO 0) );
	end component;
		component simple_alu
		port (
			op1, op2 : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			sel: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
			alu_out: OUT STD_LOGIC_VECTOR (3 DOWNTO 0) );
	end component;
â€¦ 
	signal

BEGIN 

	RAM : asynch_ram
		port map (data_in => data_in, address => MAR, wr => ram_load, data_out => data_out );
