







.version 5.0
.target sm_50
.address_size 64





















.visible .entry _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .f64 %fd<75>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r21, %r22}, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r20, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd60, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd59, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r27, %ctaid.y;
shl.b32 %r1, %r27, 6;
mov.u32 %r28, %ctaid.x;
shl.b32 %r2, %r28, 4;
mov.u32 %r29, %tid.x;
and.b32 %r3, %r29, 15;
shr.s32 %r4, %r29, 4;
add.s32 %r30, %r26, -1;
sub.s32 %r31, %r30, %r2;
mov.u32 %r32, 15;
min.s32 %r5, %r32, %r31;
add.s32 %r33, %r25, -1;
sub.s32 %r34, %r33, %r1;
mov.u32 %r35, 63;
min.s32 %r6, %r35, %r34;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB0_2;

cvta.to.global.u64 %rd18, %rd15;
ld.global.nc.f64 %fd59, [%rd18];
cvta.to.global.u64 %rd19, %rd16;
ld.global.nc.f64 %fd60, [%rd19];

BB0_2:
mad.lo.s32 %r36, %r3, 65, %r4;
mul.wide.s32 %rd20, %r36, 8;
mov.u64 %rd21, _Z11geam_kernelIdLb1ELb1ELb1ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd21, %rd20;
setp.gt.s32	%p3, %r3, %r5;
@%p3 bra BB0_14;

add.s32 %r7, %r3, %r2;
setp.neu.f64	%p4, %fd59, 0d0000000000000000;
@%p4 bra BB0_5;
bra.uni BB0_4;

BB0_5:
add.s32 %r37, %r4, %r1;
mad.lo.s32 %r38, %r37, %r23, %r7;
cvta.to.global.u64 %rd22, %rd13;
mul.wide.s32 %rd23, %r38, 8;
add.s64 %rd3, %rd22, %rd23;
setp.lt.s32	%p5, %r6, %r4;
mov.f64 %fd26, 0d0000000000000000;
mov.f64 %fd67, %fd26;
@%p5 bra BB0_7;

ld.global.nc.f64 %fd7, [%rd3];
mov.f64 %fd67, %fd7;

BB0_7:
mov.f64 %fd8, %fd67;
mul.f64 %fd28, %fd59, %fd8;
st.shared.f64 [%rd2], %fd28;
add.s32 %r39, %r4, 16;
add.s32 %r40, %r39, %r1;
mad.lo.s32 %r41, %r40, %r23, %r7;
mul.wide.s32 %rd25, %r41, 8;
add.s64 %rd4, %rd22, %rd25;
setp.lt.s32	%p6, %r6, %r39;
mov.f64 %fd66, %fd26;
@%p6 bra BB0_9;

ld.global.nc.f64 %fd66, [%rd4];

BB0_9:
mul.f64 %fd30, %fd59, %fd66;
st.shared.f64 [%rd2+128], %fd30;
add.s32 %r42, %r4, 32;
add.s32 %r43, %r42, %r1;
mad.lo.s32 %r44, %r43, %r23, %r7;
mul.wide.s32 %rd27, %r44, 8;
add.s64 %rd5, %rd22, %rd27;
setp.lt.s32	%p7, %r6, %r42;
mov.f64 %fd65, %fd26;
@%p7 bra BB0_11;

ld.global.nc.f64 %fd65, [%rd5];

BB0_11:
mul.f64 %fd32, %fd59, %fd65;
st.shared.f64 [%rd2+256], %fd32;
add.s32 %r45, %r4, 48;
add.s32 %r46, %r45, %r1;
mad.lo.s32 %r47, %r46, %r23, %r7;
mul.wide.s32 %rd29, %r47, 8;
add.s64 %rd6, %rd22, %rd29;
setp.lt.s32	%p8, %r6, %r45;
mov.f64 %fd64, %fd26;
@%p8 bra BB0_13;

ld.global.nc.f64 %fd64, [%rd6];

BB0_13:
mul.f64 %fd33, %fd59, %fd64;
st.shared.f64 [%rd2+384], %fd33;
bra.uni BB0_14;

BB0_4:
mul.f64 %fd25, %fd59, 0d0000000000000000;
st.shared.f64 [%rd2], %fd25;
st.shared.f64 [%rd2+128], %fd25;
st.shared.f64 [%rd2+256], %fd25;
st.shared.f64 [%rd2+384], %fd25;

BB0_14:
bar.sync 0;
@%p3 bra BB0_26;

add.s32 %r9, %r3, %r2;
setp.neu.f64	%p9, %fd60, 0d0000000000000000;
@%p9 bra BB0_17;
bra.uni BB0_16;

BB0_17:
add.s32 %r48, %r4, %r1;
mad.lo.s32 %r49, %r48, %r24, %r9;
mul.wide.s32 %rd30, %r49, 8;
add.s64 %rd7, %rd1, %rd30;
setp.lt.s32	%p10, %r6, %r4;
mov.f64 %fd42, 0d0000000000000000;
mov.f64 %fd74, %fd42;
@%p10 bra BB0_19;

ld.global.nc.f64 %fd15, [%rd7];
mov.f64 %fd74, %fd15;

BB0_19:
mov.f64 %fd16, %fd74;
ld.shared.f64 %fd44, [%rd2];
fma.rn.f64 %fd45, %fd60, %fd16, %fd44;
st.shared.f64 [%rd2], %fd45;
add.s32 %r50, %r4, 16;
add.s32 %r51, %r50, %r1;
mad.lo.s32 %r52, %r51, %r24, %r9;
mul.wide.s32 %rd31, %r52, 8;
add.s64 %rd8, %rd1, %rd31;
setp.lt.s32	%p11, %r6, %r50;
mov.f64 %fd73, %fd42;
@%p11 bra BB0_21;

ld.global.nc.f64 %fd73, [%rd8];

BB0_21:
ld.shared.f64 %fd47, [%rd2+128];
fma.rn.f64 %fd48, %fd60, %fd73, %fd47;
st.shared.f64 [%rd2+128], %fd48;
add.s32 %r53, %r4, 32;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r24, %r9;
mul.wide.s32 %rd32, %r55, 8;
add.s64 %rd9, %rd1, %rd32;
setp.lt.s32	%p12, %r6, %r53;
mov.f64 %fd72, %fd42;
@%p12 bra BB0_23;

ld.global.nc.f64 %fd72, [%rd9];

BB0_23:
ld.shared.f64 %fd50, [%rd2+256];
fma.rn.f64 %fd51, %fd60, %fd72, %fd50;
st.shared.f64 [%rd2+256], %fd51;
add.s32 %r56, %r4, 48;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r24, %r9;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd10, %rd1, %rd33;
setp.lt.s32	%p13, %r6, %r56;
mov.f64 %fd71, %fd42;
@%p13 bra BB0_25;

ld.global.nc.f64 %fd71, [%rd10];

BB0_25:
ld.shared.f64 %fd52, [%rd2+384];
fma.rn.f64 %fd53, %fd60, %fd71, %fd52;
st.shared.f64 [%rd2+384], %fd53;
bra.uni BB0_26;

BB0_16:
ld.shared.f64 %fd34, [%rd2];
fma.rn.f64 %fd35, %fd60, 0d0000000000000000, %fd34;
ld.shared.f64 %fd36, [%rd2+128];
ld.shared.f64 %fd37, [%rd2+256];
ld.shared.f64 %fd38, [%rd2+384];
st.shared.f64 [%rd2], %fd35;
fma.rn.f64 %fd39, %fd60, 0d0000000000000000, %fd36;
st.shared.f64 [%rd2+128], %fd39;
fma.rn.f64 %fd40, %fd60, 0d0000000000000000, %fd37;
st.shared.f64 [%rd2+256], %fd40;
fma.rn.f64 %fd41, %fd60, 0d0000000000000000, %fd38;
st.shared.f64 [%rd2+384], %fd41;

BB0_26:
bar.sync 0;
add.s32 %r59, %r4, %r2;
mad.lo.s32 %r12, %r59, %r21, %r1;
setp.gt.s32	%p14, %r4, %r5;
@%p14 bra BB0_37;

add.s32 %r60, %r12, %r20;
and.b32 %r61, %r60, 15;
add.s32 %r62, %r12, %r3;
sub.s32 %r13, %r62, %r61;
sub.s32 %r63, %r13, %r12;
setp.lt.u32	%p15, %r6, %r63;
mad.lo.s32 %r64, %r4, 65, %r63;
mul.wide.s32 %rd34, %r64, 8;
add.s64 %rd11, %rd21, %rd34;
cvta.to.global.u64 %rd36, %rd14;
mul.wide.s32 %rd37, %r13, 8;
add.s64 %rd12, %rd36, %rd37;
@%p15 bra BB0_29;

ld.shared.f64 %fd54, [%rd11];
st.global.f64 [%rd12], %fd54;

BB0_29:
add.s32 %r65, %r13, 16;
sub.s32 %r66, %r65, %r12;
setp.lt.u32	%p16, %r6, %r66;
@%p16 bra BB0_31;

ld.shared.f64 %fd55, [%rd11+128];
st.global.f64 [%rd12+128], %fd55;

BB0_31:
add.s32 %r67, %r13, 32;
sub.s32 %r68, %r67, %r12;
setp.lt.u32	%p17, %r6, %r68;
@%p17 bra BB0_33;

ld.shared.f64 %fd56, [%rd11+256];
st.global.f64 [%rd12+256], %fd56;

BB0_33:
add.s32 %r69, %r13, 48;
sub.s32 %r70, %r69, %r12;
setp.lt.u32	%p18, %r6, %r70;
@%p18 bra BB0_35;

ld.shared.f64 %fd57, [%rd11+384];
st.global.f64 [%rd12+384], %fd57;

BB0_35:
add.s32 %r71, %r13, 64;
sub.s32 %r72, %r71, %r12;
setp.lt.u32	%p19, %r6, %r72;
@%p19 bra BB0_37;

ld.shared.f64 %fd58, [%rd11+512];
st.global.f64 [%rd12+512], %fd58;

BB0_37:
ret;
}


.visible .entry _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .f64 %fd<75>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r21, %r22}, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r20, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd60, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd59, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r27, %ctaid.y;
shl.b32 %r1, %r27, 6;
mov.u32 %r28, %ctaid.x;
shl.b32 %r2, %r28, 4;
mov.u32 %r29, %tid.x;
and.b32 %r3, %r29, 15;
shr.s32 %r4, %r29, 4;
add.s32 %r30, %r26, -1;
sub.s32 %r31, %r30, %r2;
mov.u32 %r32, 15;
min.s32 %r5, %r32, %r31;
add.s32 %r33, %r25, -1;
sub.s32 %r34, %r33, %r1;
mov.u32 %r35, 63;
min.s32 %r6, %r35, %r34;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB1_2;

cvta.to.global.u64 %rd18, %rd15;
ld.global.nc.f64 %fd59, [%rd18];
cvta.to.global.u64 %rd19, %rd16;
ld.global.nc.f64 %fd60, [%rd19];

BB1_2:
mad.lo.s32 %r36, %r3, 65, %r4;
mul.wide.s32 %rd20, %r36, 8;
mov.u64 %rd21, _Z11geam_kernelIdLb1ELb1ELb1ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd21, %rd20;
setp.gt.s32	%p3, %r3, %r5;
@%p3 bra BB1_14;

add.s32 %r7, %r3, %r2;
setp.neu.f64	%p4, %fd59, 0d0000000000000000;
@%p4 bra BB1_5;
bra.uni BB1_4;

BB1_5:
add.s32 %r37, %r4, %r1;
mad.lo.s32 %r38, %r37, %r23, %r7;
cvta.to.global.u64 %rd22, %rd13;
mul.wide.s32 %rd23, %r38, 8;
add.s64 %rd3, %rd22, %rd23;
setp.lt.s32	%p5, %r6, %r4;
mov.f64 %fd26, 0d0000000000000000;
mov.f64 %fd67, %fd26;
@%p5 bra BB1_7;

ld.global.nc.f64 %fd7, [%rd3];
mov.f64 %fd67, %fd7;

BB1_7:
mov.f64 %fd8, %fd67;
mul.f64 %fd28, %fd59, %fd8;
st.shared.f64 [%rd2], %fd28;
add.s32 %r39, %r4, 16;
add.s32 %r40, %r39, %r1;
mad.lo.s32 %r41, %r40, %r23, %r7;
mul.wide.s32 %rd25, %r41, 8;
add.s64 %rd4, %rd22, %rd25;
setp.lt.s32	%p6, %r6, %r39;
mov.f64 %fd66, %fd26;
@%p6 bra BB1_9;

ld.global.nc.f64 %fd66, [%rd4];

BB1_9:
mul.f64 %fd30, %fd59, %fd66;
st.shared.f64 [%rd2+128], %fd30;
add.s32 %r42, %r4, 32;
add.s32 %r43, %r42, %r1;
mad.lo.s32 %r44, %r43, %r23, %r7;
mul.wide.s32 %rd27, %r44, 8;
add.s64 %rd5, %rd22, %rd27;
setp.lt.s32	%p7, %r6, %r42;
mov.f64 %fd65, %fd26;
@%p7 bra BB1_11;

ld.global.nc.f64 %fd65, [%rd5];

BB1_11:
mul.f64 %fd32, %fd59, %fd65;
st.shared.f64 [%rd2+256], %fd32;
add.s32 %r45, %r4, 48;
add.s32 %r46, %r45, %r1;
mad.lo.s32 %r47, %r46, %r23, %r7;
mul.wide.s32 %rd29, %r47, 8;
add.s64 %rd6, %rd22, %rd29;
setp.lt.s32	%p8, %r6, %r45;
mov.f64 %fd64, %fd26;
@%p8 bra BB1_13;

ld.global.nc.f64 %fd64, [%rd6];

BB1_13:
mul.f64 %fd33, %fd59, %fd64;
st.shared.f64 [%rd2+384], %fd33;
bra.uni BB1_14;

BB1_4:
mul.f64 %fd25, %fd59, 0d0000000000000000;
st.shared.f64 [%rd2], %fd25;
st.shared.f64 [%rd2+128], %fd25;
st.shared.f64 [%rd2+256], %fd25;
st.shared.f64 [%rd2+384], %fd25;

BB1_14:
bar.sync 0;
@%p3 bra BB1_26;

add.s32 %r9, %r3, %r2;
setp.neu.f64	%p9, %fd60, 0d0000000000000000;
@%p9 bra BB1_17;
bra.uni BB1_16;

BB1_17:
add.s32 %r48, %r4, %r1;
mad.lo.s32 %r49, %r48, %r24, %r9;
mul.wide.s32 %rd30, %r49, 8;
add.s64 %rd7, %rd1, %rd30;
setp.lt.s32	%p10, %r6, %r4;
mov.f64 %fd42, 0d0000000000000000;
mov.f64 %fd74, %fd42;
@%p10 bra BB1_19;

ld.global.nc.f64 %fd15, [%rd7];
mov.f64 %fd74, %fd15;

BB1_19:
mov.f64 %fd16, %fd74;
ld.shared.f64 %fd44, [%rd2];
fma.rn.f64 %fd45, %fd60, %fd16, %fd44;
st.shared.f64 [%rd2], %fd45;
add.s32 %r50, %r4, 16;
add.s32 %r51, %r50, %r1;
mad.lo.s32 %r52, %r51, %r24, %r9;
mul.wide.s32 %rd31, %r52, 8;
add.s64 %rd8, %rd1, %rd31;
setp.lt.s32	%p11, %r6, %r50;
mov.f64 %fd73, %fd42;
@%p11 bra BB1_21;

ld.global.nc.f64 %fd73, [%rd8];

BB1_21:
ld.shared.f64 %fd47, [%rd2+128];
fma.rn.f64 %fd48, %fd60, %fd73, %fd47;
st.shared.f64 [%rd2+128], %fd48;
add.s32 %r53, %r4, 32;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r24, %r9;
mul.wide.s32 %rd32, %r55, 8;
add.s64 %rd9, %rd1, %rd32;
setp.lt.s32	%p12, %r6, %r53;
mov.f64 %fd72, %fd42;
@%p12 bra BB1_23;

ld.global.nc.f64 %fd72, [%rd9];

BB1_23:
ld.shared.f64 %fd50, [%rd2+256];
fma.rn.f64 %fd51, %fd60, %fd72, %fd50;
st.shared.f64 [%rd2+256], %fd51;
add.s32 %r56, %r4, 48;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r24, %r9;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd10, %rd1, %rd33;
setp.lt.s32	%p13, %r6, %r56;
mov.f64 %fd71, %fd42;
@%p13 bra BB1_25;

ld.global.nc.f64 %fd71, [%rd10];

BB1_25:
ld.shared.f64 %fd52, [%rd2+384];
fma.rn.f64 %fd53, %fd60, %fd71, %fd52;
st.shared.f64 [%rd2+384], %fd53;
bra.uni BB1_26;

BB1_16:
ld.shared.f64 %fd34, [%rd2];
fma.rn.f64 %fd35, %fd60, 0d0000000000000000, %fd34;
ld.shared.f64 %fd36, [%rd2+128];
ld.shared.f64 %fd37, [%rd2+256];
ld.shared.f64 %fd38, [%rd2+384];
st.shared.f64 [%rd2], %fd35;
fma.rn.f64 %fd39, %fd60, 0d0000000000000000, %fd36;
st.shared.f64 [%rd2+128], %fd39;
fma.rn.f64 %fd40, %fd60, 0d0000000000000000, %fd37;
st.shared.f64 [%rd2+256], %fd40;
fma.rn.f64 %fd41, %fd60, 0d0000000000000000, %fd38;
st.shared.f64 [%rd2+384], %fd41;

BB1_26:
bar.sync 0;
add.s32 %r59, %r4, %r2;
mad.lo.s32 %r12, %r59, %r21, %r1;
setp.gt.s32	%p14, %r4, %r5;
@%p14 bra BB1_37;

add.s32 %r60, %r12, %r20;
and.b32 %r61, %r60, 15;
add.s32 %r62, %r12, %r3;
sub.s32 %r13, %r62, %r61;
sub.s32 %r63, %r13, %r12;
setp.lt.u32	%p15, %r6, %r63;
mad.lo.s32 %r64, %r4, 65, %r63;
mul.wide.s32 %rd34, %r64, 8;
add.s64 %rd11, %rd21, %rd34;
cvta.to.global.u64 %rd36, %rd14;
mul.wide.s32 %rd37, %r13, 8;
add.s64 %rd12, %rd36, %rd37;
@%p15 bra BB1_29;

ld.shared.f64 %fd54, [%rd11];
st.global.f64 [%rd12], %fd54;

BB1_29:
add.s32 %r65, %r13, 16;
sub.s32 %r66, %r65, %r12;
setp.lt.u32	%p16, %r6, %r66;
@%p16 bra BB1_31;

ld.shared.f64 %fd55, [%rd11+128];
st.global.f64 [%rd12+128], %fd55;

BB1_31:
add.s32 %r67, %r13, 32;
sub.s32 %r68, %r67, %r12;
setp.lt.u32	%p17, %r6, %r68;
@%p17 bra BB1_33;

ld.shared.f64 %fd56, [%rd11+256];
st.global.f64 [%rd12+256], %fd56;

BB1_33:
add.s32 %r69, %r13, 48;
sub.s32 %r70, %r69, %r12;
setp.lt.u32	%p18, %r6, %r70;
@%p18 bra BB1_35;

ld.shared.f64 %fd57, [%rd11+384];
st.global.f64 [%rd12+384], %fd57;

BB1_35:
add.s32 %r71, %r13, 64;
sub.s32 %r72, %r71, %r12;
setp.lt.u32	%p19, %r6, %r72;
@%p19 bra BB1_37;

ld.shared.f64 %fd58, [%rd11+512];
st.global.f64 [%rd12+512], %fd58;

BB1_37:
ret;
}


.visible .entry _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<75>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r22, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd60, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd59, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
mov.u32 %r29, %ctaid.x;
shl.b32 %r1, %r29, 6;
mov.u32 %r30, %ctaid.y;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r28, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r27, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 63;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB2_2;

cvta.to.global.u64 %rd18, %rd16;
ld.global.nc.f64 %fd59, [%rd18];
cvta.to.global.u64 %rd19, %rd17;
ld.global.nc.f64 %fd60, [%rd19];

BB2_2:
setp.gt.s32	%p2, %r3, %r5;
@%p2 bra BB2_14;

add.s32 %r7, %r3, %r2;
mad.lo.s32 %r38, %r3, 65, %r4;
mul.wide.s32 %rd20, %r38, 8;
mov.u64 %rd21, _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd21, %rd20;
setp.neu.f64	%p3, %fd59, 0d0000000000000000;
@%p3 bra BB2_5;
bra.uni BB2_4;

BB2_5:
add.s32 %r39, %r4, %r1;
mad.lo.s32 %r40, %r39, %r25, %r7;
cvta.to.global.u64 %rd22, %rd13;
mul.wide.s32 %rd23, %r40, 8;
add.s64 %rd2, %rd22, %rd23;
setp.lt.s32	%p4, %r6, %r4;
mov.f64 %fd26, 0d0000000000000000;
mov.f64 %fd67, %fd26;
@%p4 bra BB2_7;

ld.global.nc.f64 %fd7, [%rd2];
mov.f64 %fd67, %fd7;

BB2_7:
mov.f64 %fd8, %fd67;
mul.f64 %fd28, %fd59, %fd8;
st.shared.f64 [%rd1], %fd28;
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r25, %r7;
mul.wide.s32 %rd25, %r43, 8;
add.s64 %rd3, %rd22, %rd25;
setp.lt.s32	%p5, %r6, %r41;
mov.f64 %fd66, %fd26;
@%p5 bra BB2_9;

ld.global.nc.f64 %fd66, [%rd3];

BB2_9:
mul.f64 %fd30, %fd59, %fd66;
st.shared.f64 [%rd1+128], %fd30;
add.s32 %r44, %r4, 32;
add.s32 %r45, %r44, %r1;
mad.lo.s32 %r46, %r45, %r25, %r7;
mul.wide.s32 %rd27, %r46, 8;
add.s64 %rd4, %rd22, %rd27;
setp.lt.s32	%p6, %r6, %r44;
mov.f64 %fd65, %fd26;
@%p6 bra BB2_11;

ld.global.nc.f64 %fd65, [%rd4];

BB2_11:
mul.f64 %fd32, %fd59, %fd65;
st.shared.f64 [%rd1+256], %fd32;
add.s32 %r47, %r4, 48;
add.s32 %r48, %r47, %r1;
mad.lo.s32 %r49, %r48, %r25, %r7;
mul.wide.s32 %rd29, %r49, 8;
add.s64 %rd5, %rd22, %rd29;
setp.lt.s32	%p7, %r6, %r47;
mov.f64 %fd64, %fd26;
@%p7 bra BB2_13;

ld.global.nc.f64 %fd64, [%rd5];

BB2_13:
mul.f64 %fd33, %fd59, %fd64;
st.shared.f64 [%rd1+384], %fd33;
bra.uni BB2_14;

BB2_4:
mul.f64 %fd25, %fd59, 0d0000000000000000;
st.shared.f64 [%rd1], %fd25;
st.shared.f64 [%rd1+128], %fd25;
st.shared.f64 [%rd1+256], %fd25;
st.shared.f64 [%rd1+384], %fd25;

BB2_14:
bar.sync 0;
and.b32 %r9, %r31, 63;
shr.s32 %r10, %r31, 6;
setp.gt.s32	%p8, %r9, %r6;
@%p8 bra BB2_26;

add.s32 %r11, %r9, %r1;
mad.lo.s32 %r51, %r10, 65, %r9;
mul.wide.s32 %rd30, %r51, 8;
mov.u64 %rd31, _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd6, %rd31, %rd30;
setp.neu.f64	%p9, %fd60, 0d0000000000000000;
@%p9 bra BB2_17;
bra.uni BB2_16;

BB2_17:
add.s32 %r52, %r10, %r2;
mad.lo.s32 %r53, %r52, %r26, %r11;
cvta.to.global.u64 %rd32, %rd14;
mul.wide.s32 %rd33, %r53, 8;
add.s64 %rd7, %rd32, %rd33;
setp.gt.s32	%p10, %r10, %r5;
mov.f64 %fd42, 0d0000000000000000;
mov.f64 %fd74, %fd42;
@%p10 bra BB2_19;

ld.global.nc.f64 %fd15, [%rd7];
mov.f64 %fd74, %fd15;

BB2_19:
mov.f64 %fd16, %fd74;
ld.shared.f64 %fd44, [%rd6];
fma.rn.f64 %fd45, %fd60, %fd16, %fd44;
st.shared.f64 [%rd6], %fd45;
add.s32 %r54, %r10, 4;
add.s32 %r55, %r54, %r2;
mad.lo.s32 %r56, %r55, %r26, %r11;
mul.wide.s32 %rd35, %r56, 8;
add.s64 %rd8, %rd32, %rd35;
setp.gt.s32	%p11, %r54, %r5;
mov.f64 %fd73, %fd42;
@%p11 bra BB2_21;

ld.global.nc.f64 %fd73, [%rd8];

BB2_21:
ld.shared.f64 %fd47, [%rd6+2080];
fma.rn.f64 %fd48, %fd60, %fd73, %fd47;
st.shared.f64 [%rd6+2080], %fd48;
add.s32 %r57, %r10, 8;
add.s32 %r58, %r57, %r2;
mad.lo.s32 %r59, %r58, %r26, %r11;
mul.wide.s32 %rd37, %r59, 8;
add.s64 %rd9, %rd32, %rd37;
setp.gt.s32	%p12, %r57, %r5;
mov.f64 %fd72, %fd42;
@%p12 bra BB2_23;

ld.global.nc.f64 %fd72, [%rd9];

BB2_23:
ld.shared.f64 %fd50, [%rd6+4160];
fma.rn.f64 %fd51, %fd60, %fd72, %fd50;
st.shared.f64 [%rd6+4160], %fd51;
add.s32 %r60, %r10, 12;
add.s32 %r61, %r60, %r2;
mad.lo.s32 %r62, %r61, %r26, %r11;
mul.wide.s32 %rd39, %r62, 8;
add.s64 %rd10, %rd32, %rd39;
setp.gt.s32	%p13, %r60, %r5;
mov.f64 %fd71, %fd42;
@%p13 bra BB2_25;

ld.global.nc.f64 %fd71, [%rd10];

BB2_25:
ld.shared.f64 %fd52, [%rd6+6240];
fma.rn.f64 %fd53, %fd60, %fd71, %fd52;
st.shared.f64 [%rd6+6240], %fd53;
bra.uni BB2_26;

BB2_16:
ld.shared.f64 %fd34, [%rd6];
fma.rn.f64 %fd35, %fd60, 0d0000000000000000, %fd34;
ld.shared.f64 %fd36, [%rd6+2080];
ld.shared.f64 %fd37, [%rd6+4160];
ld.shared.f64 %fd38, [%rd6+6240];
st.shared.f64 [%rd6], %fd35;
fma.rn.f64 %fd39, %fd60, 0d0000000000000000, %fd36;
st.shared.f64 [%rd6+2080], %fd39;
fma.rn.f64 %fd40, %fd60, 0d0000000000000000, %fd37;
st.shared.f64 [%rd6+4160], %fd40;
fma.rn.f64 %fd41, %fd60, 0d0000000000000000, %fd38;
st.shared.f64 [%rd6+6240], %fd41;

BB2_26:
bar.sync 0;
add.s32 %r63, %r4, %r2;
mad.lo.s32 %r14, %r63, %r23, %r1;
setp.gt.s32	%p14, %r4, %r5;
@%p14 bra BB2_37;

add.s32 %r64, %r14, %r22;
and.b32 %r65, %r64, 15;
add.s32 %r68, %r14, %r3;
sub.s32 %r15, %r68, %r65;
sub.s32 %r69, %r15, %r14;
setp.lt.u32	%p15, %r6, %r69;
mad.lo.s32 %r70, %r4, 65, %r69;
mul.wide.s32 %rd40, %r70, 8;
mov.u64 %rd41, _Z11geam_kernelIdLb1ELb0ELb1ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd11, %rd41, %rd40;
cvta.to.global.u64 %rd42, %rd15;
mul.wide.s32 %rd43, %r15, 8;
add.s64 %rd12, %rd42, %rd43;
@%p15 bra BB2_29;

ld.shared.f64 %fd54, [%rd11];
st.global.f64 [%rd12], %fd54;

BB2_29:
add.s32 %r71, %r15, 16;
sub.s32 %r72, %r71, %r14;
setp.lt.u32	%p16, %r6, %r72;
@%p16 bra BB2_31;

ld.shared.f64 %fd55, [%rd11+128];
st.global.f64 [%rd12+128], %fd55;

BB2_31:
add.s32 %r73, %r15, 32;
sub.s32 %r74, %r73, %r14;
setp.lt.u32	%p17, %r6, %r74;
@%p17 bra BB2_33;

ld.shared.f64 %fd56, [%rd11+256];
st.global.f64 [%rd12+256], %fd56;

BB2_33:
add.s32 %r75, %r15, 48;
sub.s32 %r76, %r75, %r14;
setp.lt.u32	%p18, %r6, %r76;
@%p18 bra BB2_35;

ld.shared.f64 %fd57, [%rd11+384];
st.global.f64 [%rd12+384], %fd57;

BB2_35:
add.s32 %r77, %r15, 64;
sub.s32 %r78, %r77, %r14;
setp.lt.u32	%p19, %r6, %r78;
@%p19 bra BB2_37;

ld.shared.f64 %fd58, [%rd11+512];
st.global.f64 [%rd12+512], %fd58;

BB2_37:
ret;
}


.visible .entry _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .f64 %fd<66>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r21, %r22}, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r20, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r27, %ctaid.y;
shl.b32 %r1, %r27, 6;
mov.u32 %r28, %ctaid.x;
shl.b32 %r2, %r28, 4;
mov.u32 %r29, %tid.x;
and.b32 %r3, %r29, 15;
shr.s32 %r4, %r29, 4;
add.s32 %r30, %r26, -1;
sub.s32 %r31, %r30, %r2;
mov.u32 %r32, 15;
min.s32 %r5, %r32, %r31;
add.s32 %r33, %r25, -1;
sub.s32 %r34, %r33, %r1;
mov.u32 %r35, 63;
min.s32 %r6, %r35, %r34;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB3_2;

cvta.to.global.u64 %rd18, %rd15;
ld.global.nc.f64 %fd50, [%rd18];
cvta.to.global.u64 %rd19, %rd16;
ld.global.nc.f64 %fd51, [%rd19];

BB3_2:
mad.lo.s32 %r36, %r3, 65, %r4;
mul.wide.s32 %rd20, %r36, 8;
mov.u64 %rd21, _Z11geam_kernelIdLb1ELb1ELb0ELb1ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd21, %rd20;
setp.gt.s32	%p3, %r3, %r5;
@%p3 bra BB3_12;

cvta.to.global.u64 %rd22, %rd13;
add.s32 %r8, %r3, %r2;
add.s32 %r37, %r4, %r1;
mad.lo.s32 %r38, %r37, %r23, %r8;
mul.wide.s32 %rd23, %r38, 8;
add.s64 %rd3, %rd22, %rd23;
setp.ge.s32	%p4, %r6, %r4;
setp.neu.f64	%p5, %fd50, 0d0000000000000000;
and.pred %p6, %p4, %p5;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p6 bra BB3_5;
bra.uni BB3_4;

BB3_4:
ld.global.nc.f64 %fd7, [%rd3];
mov.f64 %fd58, %fd7;

BB3_5:
mov.f64 %fd8, %fd58;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd2], %fd27;
add.s32 %r39, %r4, 16;
add.s32 %r40, %r39, %r1;
mad.lo.s32 %r41, %r40, %r23, %r8;
mul.wide.s32 %rd25, %r41, 8;
add.s64 %rd4, %rd22, %rd25;
setp.ge.s32	%p7, %r6, %r39;
and.pred %p9, %p7, %p5;
mov.f64 %fd57, %fd25;
@!%p9 bra BB3_7;
bra.uni BB3_6;

BB3_6:
ld.global.nc.f64 %fd57, [%rd4];

BB3_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd2+128], %fd29;
add.s32 %r42, %r4, 32;
add.s32 %r43, %r42, %r1;
mad.lo.s32 %r44, %r43, %r23, %r8;
mul.wide.s32 %rd27, %r44, 8;
add.s64 %rd5, %rd22, %rd27;
setp.ge.s32	%p10, %r6, %r42;
and.pred %p12, %p10, %p5;
mov.f64 %fd56, %fd25;
@!%p12 bra BB3_9;
bra.uni BB3_8;

BB3_8:
ld.global.nc.f64 %fd56, [%rd5];

BB3_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd2+256], %fd31;
add.s32 %r45, %r4, 48;
add.s32 %r46, %r45, %r1;
mad.lo.s32 %r47, %r46, %r23, %r8;
mul.wide.s32 %rd29, %r47, 8;
add.s64 %rd6, %rd22, %rd29;
setp.ge.s32	%p13, %r6, %r45;
and.pred %p15, %p13, %p5;
mov.f64 %fd55, %fd25;
@!%p15 bra BB3_11;
bra.uni BB3_10;

BB3_10:
ld.global.nc.f64 %fd55, [%rd6];

BB3_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd2+384], %fd32;

BB3_12:
bar.sync 0;
@%p3 bra BB3_22;

add.s32 %r10, %r3, %r2;
add.s32 %r48, %r4, %r1;
mad.lo.s32 %r49, %r48, %r24, %r10;
mul.wide.s32 %rd30, %r49, 8;
add.s64 %rd7, %rd1, %rd30;
setp.ge.s32	%p16, %r6, %r4;
setp.neu.f64	%p17, %fd51, 0d0000000000000000;
and.pred %p18, %p16, %p17;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB3_15;
bra.uni BB3_14;

BB3_14:
ld.global.nc.f64 %fd15, [%rd7];
mov.f64 %fd65, %fd15;

BB3_15:
mov.f64 %fd16, %fd65;
ld.shared.f64 %fd35, [%rd2];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd2], %fd36;
add.s32 %r50, %r4, 16;
add.s32 %r51, %r50, %r1;
mad.lo.s32 %r52, %r51, %r24, %r10;
mul.wide.s32 %rd31, %r52, 8;
add.s64 %rd8, %rd1, %rd31;
setp.ge.s32	%p19, %r6, %r50;
and.pred %p21, %p19, %p17;
mov.f64 %fd64, %fd33;
@!%p21 bra BB3_17;
bra.uni BB3_16;

BB3_16:
ld.global.nc.f64 %fd64, [%rd8];

BB3_17:
ld.shared.f64 %fd38, [%rd2+128];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd2+128], %fd39;
add.s32 %r53, %r4, 32;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r24, %r10;
mul.wide.s32 %rd32, %r55, 8;
add.s64 %rd9, %rd1, %rd32;
setp.ge.s32	%p22, %r6, %r53;
and.pred %p24, %p22, %p17;
mov.f64 %fd63, %fd33;
@!%p24 bra BB3_19;
bra.uni BB3_18;

BB3_18:
ld.global.nc.f64 %fd63, [%rd9];

BB3_19:
ld.shared.f64 %fd41, [%rd2+256];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd2+256], %fd42;
add.s32 %r56, %r4, 48;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r24, %r10;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd10, %rd1, %rd33;
setp.ge.s32	%p25, %r6, %r56;
and.pred %p27, %p25, %p17;
mov.f64 %fd62, %fd33;
@!%p27 bra BB3_21;
bra.uni BB3_20;

BB3_20:
ld.global.nc.f64 %fd62, [%rd10];

BB3_21:
ld.shared.f64 %fd43, [%rd2+384];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd2+384], %fd44;

BB3_22:
bar.sync 0;
add.s32 %r59, %r4, %r2;
mad.lo.s32 %r12, %r59, %r21, %r1;
setp.gt.s32	%p28, %r4, %r5;
@%p28 bra BB3_33;

add.s32 %r60, %r12, %r20;
and.b32 %r61, %r60, 15;
add.s32 %r62, %r12, %r3;
sub.s32 %r13, %r62, %r61;
sub.s32 %r63, %r13, %r12;
setp.lt.u32	%p29, %r6, %r63;
mad.lo.s32 %r64, %r4, 65, %r63;
mul.wide.s32 %rd34, %r64, 8;
add.s64 %rd11, %rd21, %rd34;
cvta.to.global.u64 %rd36, %rd14;
mul.wide.s32 %rd37, %r13, 8;
add.s64 %rd12, %rd36, %rd37;
@%p29 bra BB3_25;

ld.shared.f64 %fd45, [%rd11];
st.global.f64 [%rd12], %fd45;

BB3_25:
add.s32 %r65, %r13, 16;
sub.s32 %r66, %r65, %r12;
setp.lt.u32	%p30, %r6, %r66;
@%p30 bra BB3_27;

ld.shared.f64 %fd46, [%rd11+128];
st.global.f64 [%rd12+128], %fd46;

BB3_27:
add.s32 %r67, %r13, 32;
sub.s32 %r68, %r67, %r12;
setp.lt.u32	%p31, %r6, %r68;
@%p31 bra BB3_29;

ld.shared.f64 %fd47, [%rd11+256];
st.global.f64 [%rd12+256], %fd47;

BB3_29:
add.s32 %r69, %r13, 48;
sub.s32 %r70, %r69, %r12;
setp.lt.u32	%p32, %r6, %r70;
@%p32 bra BB3_31;

ld.shared.f64 %fd48, [%rd11+384];
st.global.f64 [%rd12+384], %fd48;

BB3_31:
add.s32 %r71, %r13, 64;
sub.s32 %r72, %r71, %r12;
setp.lt.u32	%p33, %r6, %r72;
@%p33 bra BB3_33;

ld.shared.f64 %fd49, [%rd11+512];
st.global.f64 [%rd12+512], %fd49;

BB3_33:
ret;
}


.visible .entry _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .f64 %fd<66>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r21, %r22}, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r20, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r27, %ctaid.y;
shl.b32 %r1, %r27, 6;
mov.u32 %r28, %ctaid.x;
shl.b32 %r2, %r28, 4;
mov.u32 %r29, %tid.x;
and.b32 %r3, %r29, 15;
shr.s32 %r4, %r29, 4;
add.s32 %r30, %r26, -1;
sub.s32 %r31, %r30, %r2;
mov.u32 %r32, 15;
min.s32 %r5, %r32, %r31;
add.s32 %r33, %r25, -1;
sub.s32 %r34, %r33, %r1;
mov.u32 %r35, 63;
min.s32 %r6, %r35, %r34;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB4_2;

cvta.to.global.u64 %rd18, %rd15;
ld.global.nc.f64 %fd50, [%rd18];
cvta.to.global.u64 %rd19, %rd16;
ld.global.nc.f64 %fd51, [%rd19];

BB4_2:
mad.lo.s32 %r36, %r3, 65, %r4;
mul.wide.s32 %rd20, %r36, 8;
mov.u64 %rd21, _Z11geam_kernelIdLb1ELb1ELb0ELb0ELi6ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd21, %rd20;
setp.gt.s32	%p3, %r3, %r5;
@%p3 bra BB4_12;

cvta.to.global.u64 %rd22, %rd13;
add.s32 %r8, %r3, %r2;
add.s32 %r37, %r4, %r1;
mad.lo.s32 %r38, %r37, %r23, %r8;
mul.wide.s32 %rd23, %r38, 8;
add.s64 %rd3, %rd22, %rd23;
setp.ge.s32	%p4, %r6, %r4;
setp.neu.f64	%p5, %fd50, 0d0000000000000000;
and.pred %p6, %p4, %p5;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p6 bra BB4_5;
bra.uni BB4_4;

BB4_4:
ld.global.nc.f64 %fd7, [%rd3];
mov.f64 %fd58, %fd7;

BB4_5:
mov.f64 %fd8, %fd58;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd2], %fd27;
add.s32 %r39, %r4, 16;
add.s32 %r40, %r39, %r1;
mad.lo.s32 %r41, %r40, %r23, %r8;
mul.wide.s32 %rd25, %r41, 8;
add.s64 %rd4, %rd22, %rd25;
setp.ge.s32	%p7, %r6, %r39;
and.pred %p9, %p7, %p5;
mov.f64 %fd57, %fd25;
@!%p9 bra BB4_7;
bra.uni BB4_6;

BB4_6:
ld.global.nc.f64 %fd57, [%rd4];

BB4_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd2+128], %fd29;
add.s32 %r42, %r4, 32;
add.s32 %r43, %r42, %r1;
mad.lo.s32 %r44, %r43, %r23, %r8;
mul.wide.s32 %rd27, %r44, 8;
add.s64 %rd5, %rd22, %rd27;
setp.ge.s32	%p10, %r6, %r42;
and.pred %p12, %p10, %p5;
mov.f64 %fd56, %fd25;
@!%p12 bra BB4_9;
bra.uni BB4_8;

BB4_8:
ld.global.nc.f64 %fd56, [%rd5];

BB4_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd2+256], %fd31;
add.s32 %r45, %r4, 48;
add.s32 %r46, %r45, %r1;
mad.lo.s32 %r47, %r46, %r23, %r8;
mul.wide.s32 %rd29, %r47, 8;
add.s64 %rd6, %rd22, %rd29;
setp.ge.s32	%p13, %r6, %r45;
and.pred %p15, %p13, %p5;
mov.f64 %fd55, %fd25;
@!%p15 bra BB4_11;
bra.uni BB4_10;

BB4_10:
ld.global.nc.f64 %fd55, [%rd6];

BB4_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd2+384], %fd32;

BB4_12:
bar.sync 0;
@%p3 bra BB4_22;

add.s32 %r10, %r3, %r2;
add.s32 %r48, %r4, %r1;
mad.lo.s32 %r49, %r48, %r24, %r10;
mul.wide.s32 %rd30, %r49, 8;
add.s64 %rd7, %rd1, %rd30;
setp.ge.s32	%p16, %r6, %r4;
setp.neu.f64	%p17, %fd51, 0d0000000000000000;
and.pred %p18, %p16, %p17;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB4_15;
bra.uni BB4_14;

BB4_14:
ld.global.nc.f64 %fd15, [%rd7];
mov.f64 %fd65, %fd15;

BB4_15:
mov.f64 %fd16, %fd65;
ld.shared.f64 %fd35, [%rd2];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd2], %fd36;
add.s32 %r50, %r4, 16;
add.s32 %r51, %r50, %r1;
mad.lo.s32 %r52, %r51, %r24, %r10;
mul.wide.s32 %rd31, %r52, 8;
add.s64 %rd8, %rd1, %rd31;
setp.ge.s32	%p19, %r6, %r50;
and.pred %p21, %p19, %p17;
mov.f64 %fd64, %fd33;
@!%p21 bra BB4_17;
bra.uni BB4_16;

BB4_16:
ld.global.nc.f64 %fd64, [%rd8];

BB4_17:
ld.shared.f64 %fd38, [%rd2+128];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd2+128], %fd39;
add.s32 %r53, %r4, 32;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r24, %r10;
mul.wide.s32 %rd32, %r55, 8;
add.s64 %rd9, %rd1, %rd32;
setp.ge.s32	%p22, %r6, %r53;
and.pred %p24, %p22, %p17;
mov.f64 %fd63, %fd33;
@!%p24 bra BB4_19;
bra.uni BB4_18;

BB4_18:
ld.global.nc.f64 %fd63, [%rd9];

BB4_19:
ld.shared.f64 %fd41, [%rd2+256];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd2+256], %fd42;
add.s32 %r56, %r4, 48;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r24, %r10;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd10, %rd1, %rd33;
setp.ge.s32	%p25, %r6, %r56;
and.pred %p27, %p25, %p17;
mov.f64 %fd62, %fd33;
@!%p27 bra BB4_21;
bra.uni BB4_20;

BB4_20:
ld.global.nc.f64 %fd62, [%rd10];

BB4_21:
ld.shared.f64 %fd43, [%rd2+384];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd2+384], %fd44;

BB4_22:
bar.sync 0;
add.s32 %r59, %r4, %r2;
mad.lo.s32 %r12, %r59, %r21, %r1;
setp.gt.s32	%p28, %r4, %r5;
@%p28 bra BB4_33;

add.s32 %r60, %r12, %r20;
and.b32 %r61, %r60, 15;
add.s32 %r62, %r12, %r3;
sub.s32 %r13, %r62, %r61;
sub.s32 %r63, %r13, %r12;
setp.lt.u32	%p29, %r6, %r63;
mad.lo.s32 %r64, %r4, 65, %r63;
mul.wide.s32 %rd34, %r64, 8;
add.s64 %rd11, %rd21, %rd34;
cvta.to.global.u64 %rd36, %rd14;
mul.wide.s32 %rd37, %r13, 8;
add.s64 %rd12, %rd36, %rd37;
@%p29 bra BB4_25;

ld.shared.f64 %fd45, [%rd11];
st.global.f64 [%rd12], %fd45;

BB4_25:
add.s32 %r65, %r13, 16;
sub.s32 %r66, %r65, %r12;
setp.lt.u32	%p30, %r6, %r66;
@%p30 bra BB4_27;

ld.shared.f64 %fd46, [%rd11+128];
st.global.f64 [%rd12+128], %fd46;

BB4_27:
add.s32 %r67, %r13, 32;
sub.s32 %r68, %r67, %r12;
setp.lt.u32	%p31, %r6, %r68;
@%p31 bra BB4_29;

ld.shared.f64 %fd47, [%rd11+256];
st.global.f64 [%rd12+256], %fd47;

BB4_29:
add.s32 %r69, %r13, 48;
sub.s32 %r70, %r69, %r12;
setp.lt.u32	%p32, %r6, %r70;
@%p32 bra BB4_31;

ld.shared.f64 %fd48, [%rd11+384];
st.global.f64 [%rd12+384], %fd48;

BB4_31:
add.s32 %r71, %r13, 64;
sub.s32 %r72, %r71, %r12;
setp.lt.u32	%p33, %r6, %r72;
@%p33 bra BB4_33;

ld.shared.f64 %fd49, [%rd11+512];
st.global.f64 [%rd12+512], %fd49;

BB4_33:
ret;
}


.visible .entry _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<66>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r22, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd18, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd19, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
cvta.to.global.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd18;
mov.u32 %r29, %ctaid.x;
shl.b32 %r1, %r29, 6;
mov.u32 %r30, %ctaid.y;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r28, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r27, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 63;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB5_2;

cvta.to.global.u64 %rd20, %rd16;
ld.global.nc.f64 %fd50, [%rd20];
cvta.to.global.u64 %rd21, %rd17;
ld.global.nc.f64 %fd51, [%rd21];

BB5_2:
setp.gt.s32	%p2, %r3, %r5;
@%p2 bra BB5_12;

add.s32 %r8, %r3, %r2;
add.s32 %r38, %r4, %r1;
mad.lo.s32 %r39, %r38, %r25, %r8;
mul.wide.s32 %rd22, %r39, 8;
add.s64 %rd3, %rd2, %rd22;
setp.ge.s32	%p3, %r6, %r4;
setp.neu.f64	%p4, %fd50, 0d0000000000000000;
and.pred %p5, %p3, %p4;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p5 bra BB5_5;
bra.uni BB5_4;

BB5_4:
ld.global.nc.f64 %fd7, [%rd3];
mov.f64 %fd58, %fd7;

BB5_5:
mov.f64 %fd8, %fd58;
mad.lo.s32 %r40, %r3, 65, %r4;
mul.wide.s32 %rd23, %r40, 8;
mov.u64 %rd24, _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd4, %rd24, %rd23;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd4], %fd27;
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r25, %r8;
mul.wide.s32 %rd25, %r43, 8;
add.s64 %rd5, %rd2, %rd25;
setp.ge.s32	%p6, %r6, %r41;
and.pred %p8, %p6, %p4;
mov.f64 %fd57, %fd25;
@!%p8 bra BB5_7;
bra.uni BB5_6;

BB5_6:
ld.global.nc.f64 %fd57, [%rd5];

BB5_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd4+128], %fd29;
add.s32 %r44, %r4, 32;
add.s32 %r45, %r44, %r1;
mad.lo.s32 %r46, %r45, %r25, %r8;
mul.wide.s32 %rd26, %r46, 8;
add.s64 %rd6, %rd2, %rd26;
setp.ge.s32	%p9, %r6, %r44;
and.pred %p11, %p9, %p4;
mov.f64 %fd56, %fd25;
@!%p11 bra BB5_9;
bra.uni BB5_8;

BB5_8:
ld.global.nc.f64 %fd56, [%rd6];

BB5_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd4+256], %fd31;
add.s32 %r47, %r4, 48;
add.s32 %r48, %r47, %r1;
mad.lo.s32 %r49, %r48, %r25, %r8;
mul.wide.s32 %rd27, %r49, 8;
add.s64 %rd7, %rd2, %rd27;
setp.ge.s32	%p12, %r6, %r47;
and.pred %p14, %p12, %p4;
mov.f64 %fd55, %fd25;
@!%p14 bra BB5_11;
bra.uni BB5_10;

BB5_10:
ld.global.nc.f64 %fd55, [%rd7];

BB5_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd4+384], %fd32;

BB5_12:
bar.sync 0;
and.b32 %r9, %r31, 63;
shr.s32 %r10, %r31, 6;
setp.gt.s32	%p15, %r9, %r6;
@%p15 bra BB5_22;

add.s32 %r12, %r9, %r1;
add.s32 %r51, %r10, %r2;
mad.lo.s32 %r52, %r51, %r26, %r12;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd8, %rd1, %rd28;
setp.le.s32	%p16, %r10, %r5;
setp.neu.f64	%p17, %fd51, 0d0000000000000000;
and.pred %p18, %p16, %p17;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB5_15;
bra.uni BB5_14;

BB5_14:
ld.global.nc.f64 %fd15, [%rd8];
mov.f64 %fd65, %fd15;

BB5_15:
mov.f64 %fd16, %fd65;
mad.lo.s32 %r53, %r10, 65, %r9;
mul.wide.s32 %rd29, %r53, 8;
mov.u64 %rd30, _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd9, %rd30, %rd29;
ld.shared.f64 %fd35, [%rd9];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd9], %fd36;
add.s32 %r54, %r10, 4;
add.s32 %r55, %r54, %r2;
mad.lo.s32 %r56, %r55, %r26, %r12;
mul.wide.s32 %rd31, %r56, 8;
add.s64 %rd10, %rd1, %rd31;
setp.le.s32	%p19, %r54, %r5;
and.pred %p21, %p19, %p17;
mov.f64 %fd64, %fd33;
@!%p21 bra BB5_17;
bra.uni BB5_16;

BB5_16:
ld.global.nc.f64 %fd64, [%rd10];

BB5_17:
ld.shared.f64 %fd38, [%rd9+2080];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd9+2080], %fd39;
add.s32 %r57, %r10, 8;
add.s32 %r58, %r57, %r2;
mad.lo.s32 %r59, %r58, %r26, %r12;
mul.wide.s32 %rd32, %r59, 8;
add.s64 %rd11, %rd1, %rd32;
setp.le.s32	%p22, %r57, %r5;
and.pred %p24, %p22, %p17;
mov.f64 %fd63, %fd33;
@!%p24 bra BB5_19;
bra.uni BB5_18;

BB5_18:
ld.global.nc.f64 %fd63, [%rd11];

BB5_19:
ld.shared.f64 %fd41, [%rd9+4160];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd9+4160], %fd42;
add.s32 %r60, %r10, 12;
add.s32 %r61, %r60, %r2;
mad.lo.s32 %r62, %r61, %r26, %r12;
mul.wide.s32 %rd33, %r62, 8;
add.s64 %rd12, %rd1, %rd33;
setp.le.s32	%p25, %r60, %r5;
and.pred %p27, %p25, %p17;
mov.f64 %fd62, %fd33;
@!%p27 bra BB5_21;
bra.uni BB5_20;

BB5_20:
ld.global.nc.f64 %fd62, [%rd12];

BB5_21:
ld.shared.f64 %fd43, [%rd9+6240];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd9+6240], %fd44;

BB5_22:
bar.sync 0;
add.s32 %r63, %r4, %r2;
mad.lo.s32 %r14, %r63, %r23, %r1;
setp.gt.s32	%p28, %r4, %r5;
@%p28 bra BB5_33;

add.s32 %r64, %r14, %r22;
and.b32 %r65, %r64, 15;
add.s32 %r68, %r14, %r3;
sub.s32 %r15, %r68, %r65;
sub.s32 %r69, %r15, %r14;
setp.lt.u32	%p29, %r6, %r69;
mad.lo.s32 %r70, %r4, 65, %r69;
mul.wide.s32 %rd34, %r70, 8;
mov.u64 %rd35, _Z11geam_kernelIdLb1ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd13, %rd35, %rd34;
cvta.to.global.u64 %rd36, %rd15;
mul.wide.s32 %rd37, %r15, 8;
add.s64 %rd14, %rd36, %rd37;
@%p29 bra BB5_25;

ld.shared.f64 %fd45, [%rd13];
st.global.f64 [%rd14], %fd45;

BB5_25:
add.s32 %r71, %r15, 16;
sub.s32 %r72, %r71, %r14;
setp.lt.u32	%p30, %r6, %r72;
@%p30 bra BB5_27;

ld.shared.f64 %fd46, [%rd13+128];
st.global.f64 [%rd14+128], %fd46;

BB5_27:
add.s32 %r73, %r15, 32;
sub.s32 %r74, %r73, %r14;
setp.lt.u32	%p31, %r6, %r74;
@%p31 bra BB5_29;

ld.shared.f64 %fd47, [%rd13+256];
st.global.f64 [%rd14+256], %fd47;

BB5_29:
add.s32 %r75, %r15, 48;
sub.s32 %r76, %r75, %r14;
setp.lt.u32	%p32, %r6, %r76;
@%p32 bra BB5_31;

ld.shared.f64 %fd48, [%rd13+384];
st.global.f64 [%rd14+384], %fd48;

BB5_31:
add.s32 %r77, %r15, 64;
sub.s32 %r78, %r77, %r14;
setp.lt.u32	%p33, %r6, %r78;
@%p33 bra BB5_33;

ld.shared.f64 %fd49, [%rd13+512];
st.global.f64 [%rd14+512], %fd49;

BB5_33:
ret;
}


.visible .entry _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<66>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r24, %r25}, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r23, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
mov.u32 %r30, %ctaid.x;
shl.b32 %r1, %r30, 6;
mov.u32 %r31, %ctaid.y;
shl.b32 %r2, %r31, 4;
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 15;
shr.s32 %r5, %r3, 4;
add.s32 %r32, %r29, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r6, %r34, %r33;
add.s32 %r35, %r28, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 63;
min.s32 %r7, %r37, %r36;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB6_2;

cvta.to.global.u64 %rd18, %rd16;
ld.global.nc.f64 %fd50, [%rd18];
cvta.to.global.u64 %rd19, %rd17;
ld.global.nc.f64 %fd51, [%rd19];

BB6_2:
shr.s32 %r8, %r3, 6;
and.b32 %r9, %r3, 63;
setp.gt.s32	%p2, %r9, %r7;
@%p2 bra BB6_12;

add.s32 %r11, %r9, %r1;
add.s32 %r38, %r8, %r2;
mad.lo.s32 %r39, %r38, %r26, %r11;
cvta.to.global.u64 %rd20, %rd13;
mul.wide.s32 %rd21, %r39, 8;
add.s64 %rd1, %rd20, %rd21;
setp.le.s32	%p3, %r8, %r6;
setp.neu.f64	%p4, %fd50, 0d0000000000000000;
and.pred %p5, %p3, %p4;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p5 bra BB6_5;
bra.uni BB6_4;

BB6_4:
ld.global.nc.f64 %fd7, [%rd1];
mov.f64 %fd58, %fd7;

BB6_5:
mov.f64 %fd8, %fd58;
mad.lo.s32 %r40, %r8, 65, %r9;
mul.wide.s32 %rd22, %r40, 8;
mov.u64 %rd23, _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd23, %rd22;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd2], %fd27;
add.s32 %r41, %r8, 4;
add.s32 %r42, %r41, %r2;
mad.lo.s32 %r43, %r42, %r26, %r11;
mul.wide.s32 %rd25, %r43, 8;
add.s64 %rd3, %rd20, %rd25;
setp.le.s32	%p6, %r41, %r6;
and.pred %p8, %p6, %p4;
mov.f64 %fd57, %fd25;
@!%p8 bra BB6_7;
bra.uni BB6_6;

BB6_6:
ld.global.nc.f64 %fd57, [%rd3];

BB6_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd2+2080], %fd29;
add.s32 %r44, %r8, 8;
add.s32 %r45, %r44, %r2;
mad.lo.s32 %r46, %r45, %r26, %r11;
mul.wide.s32 %rd27, %r46, 8;
add.s64 %rd4, %rd20, %rd27;
setp.le.s32	%p9, %r44, %r6;
and.pred %p11, %p9, %p4;
mov.f64 %fd56, %fd25;
@!%p11 bra BB6_9;
bra.uni BB6_8;

BB6_8:
ld.global.nc.f64 %fd56, [%rd4];

BB6_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd2+4160], %fd31;
add.s32 %r47, %r8, 12;
add.s32 %r48, %r47, %r2;
mad.lo.s32 %r49, %r48, %r26, %r11;
mul.wide.s32 %rd29, %r49, 8;
add.s64 %rd5, %rd20, %rd29;
setp.le.s32	%p12, %r47, %r6;
and.pred %p14, %p12, %p4;
mov.f64 %fd55, %fd25;
@!%p14 bra BB6_11;
bra.uni BB6_10;

BB6_10:
ld.global.nc.f64 %fd55, [%rd5];

BB6_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd2+6240], %fd32;

BB6_12:
bar.sync 0;
setp.gt.s32	%p15, %r4, %r6;
@%p15 bra BB6_22;

add.s32 %r13, %r4, %r2;
add.s32 %r50, %r5, %r1;
mad.lo.s32 %r51, %r50, %r27, %r13;
cvta.to.global.u64 %rd30, %rd14;
mul.wide.s32 %rd31, %r51, 8;
add.s64 %rd6, %rd30, %rd31;
setp.ge.s32	%p16, %r7, %r5;
setp.neu.f64	%p17, %fd51, 0d0000000000000000;
and.pred %p18, %p16, %p17;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB6_15;
bra.uni BB6_14;

BB6_14:
ld.global.nc.f64 %fd15, [%rd6];
mov.f64 %fd65, %fd15;

BB6_15:
mov.f64 %fd16, %fd65;
mad.lo.s32 %r52, %r4, 65, %r5;
mul.wide.s32 %rd32, %r52, 8;
mov.u64 %rd33, _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd33, %rd32;
ld.shared.f64 %fd35, [%rd7];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd7], %fd36;
add.s32 %r53, %r5, 16;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r27, %r13;
mul.wide.s32 %rd35, %r55, 8;
add.s64 %rd8, %rd30, %rd35;
setp.ge.s32	%p19, %r7, %r53;
and.pred %p21, %p19, %p17;
mov.f64 %fd64, %fd33;
@!%p21 bra BB6_17;
bra.uni BB6_16;

BB6_16:
ld.global.nc.f64 %fd64, [%rd8];

BB6_17:
ld.shared.f64 %fd38, [%rd7+128];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd7+128], %fd39;
add.s32 %r56, %r5, 32;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r27, %r13;
mul.wide.s32 %rd37, %r58, 8;
add.s64 %rd9, %rd30, %rd37;
setp.ge.s32	%p22, %r7, %r56;
and.pred %p24, %p22, %p17;
mov.f64 %fd63, %fd33;
@!%p24 bra BB6_19;
bra.uni BB6_18;

BB6_18:
ld.global.nc.f64 %fd63, [%rd9];

BB6_19:
ld.shared.f64 %fd41, [%rd7+256];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd7+256], %fd42;
add.s32 %r59, %r5, 48;
add.s32 %r60, %r59, %r1;
mad.lo.s32 %r61, %r60, %r27, %r13;
mul.wide.s32 %rd39, %r61, 8;
add.s64 %rd10, %rd30, %rd39;
setp.ge.s32	%p25, %r7, %r59;
and.pred %p27, %p25, %p17;
mov.f64 %fd62, %fd33;
@!%p27 bra BB6_21;
bra.uni BB6_20;

BB6_20:
ld.global.nc.f64 %fd62, [%rd10];

BB6_21:
ld.shared.f64 %fd43, [%rd7+384];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd7+384], %fd44;

BB6_22:
bar.sync 0;
add.s32 %r62, %r5, %r2;
mad.lo.s32 %r15, %r62, %r24, %r1;
setp.gt.s32	%p28, %r5, %r6;
@%p28 bra BB6_33;

add.s32 %r63, %r15, %r23;
and.b32 %r64, %r63, 15;
add.s32 %r65, %r15, %r4;
sub.s32 %r16, %r65, %r64;
sub.s32 %r66, %r16, %r15;
setp.lt.u32	%p29, %r7, %r66;
mad.lo.s32 %r67, %r5, 65, %r66;
mul.wide.s32 %rd40, %r67, 8;
mov.u64 %rd41, _Z11geam_kernelIdLb0ELb1ELb0ELb1ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd11, %rd41, %rd40;
cvta.to.global.u64 %rd42, %rd15;
mul.wide.s32 %rd43, %r16, 8;
add.s64 %rd12, %rd42, %rd43;
@%p29 bra BB6_25;

ld.shared.f64 %fd45, [%rd11];
st.global.f64 [%rd12], %fd45;

BB6_25:
add.s32 %r68, %r16, 16;
sub.s32 %r69, %r68, %r15;
setp.lt.u32	%p30, %r7, %r69;
@%p30 bra BB6_27;

ld.shared.f64 %fd46, [%rd11+128];
st.global.f64 [%rd12+128], %fd46;

BB6_27:
add.s32 %r70, %r16, 32;
sub.s32 %r71, %r70, %r15;
setp.lt.u32	%p31, %r7, %r71;
@%p31 bra BB6_29;

ld.shared.f64 %fd47, [%rd11+256];
st.global.f64 [%rd12+256], %fd47;

BB6_29:
add.s32 %r72, %r16, 48;
sub.s32 %r73, %r72, %r15;
setp.lt.u32	%p32, %r7, %r73;
@%p32 bra BB6_31;

ld.shared.f64 %fd48, [%rd11+384];
st.global.f64 [%rd12+384], %fd48;

BB6_31:
add.s32 %r74, %r16, 64;
sub.s32 %r75, %r74, %r15;
setp.lt.u32	%p33, %r7, %r75;
@%p33 bra BB6_33;

ld.shared.f64 %fd49, [%rd11+512];
st.global.f64 [%rd12+512], %fd49;

BB6_33:
ret;
}


.visible .entry _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<66>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r24, %r25}, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r23, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd17, [_Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
mov.u32 %r30, %ctaid.x;
shl.b32 %r1, %r30, 6;
mov.u32 %r31, %ctaid.y;
shl.b32 %r2, %r31, 4;
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 15;
shr.s32 %r5, %r3, 4;
add.s32 %r32, %r29, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r6, %r34, %r33;
add.s32 %r35, %r28, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 63;
min.s32 %r7, %r37, %r36;
setp.eq.s32	%p1, %r25, 0;
@%p1 bra BB7_2;

cvta.to.global.u64 %rd18, %rd16;
ld.global.nc.f64 %fd50, [%rd18];
cvta.to.global.u64 %rd19, %rd17;
ld.global.nc.f64 %fd51, [%rd19];

BB7_2:
shr.s32 %r8, %r3, 6;
and.b32 %r9, %r3, 63;
setp.gt.s32	%p2, %r9, %r7;
@%p2 bra BB7_12;

add.s32 %r11, %r9, %r1;
add.s32 %r38, %r8, %r2;
mad.lo.s32 %r39, %r38, %r26, %r11;
cvta.to.global.u64 %rd20, %rd13;
mul.wide.s32 %rd21, %r39, 8;
add.s64 %rd1, %rd20, %rd21;
setp.le.s32	%p3, %r8, %r6;
setp.neu.f64	%p4, %fd50, 0d0000000000000000;
and.pred %p5, %p3, %p4;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p5 bra BB7_5;
bra.uni BB7_4;

BB7_4:
ld.global.nc.f64 %fd7, [%rd1];
mov.f64 %fd58, %fd7;

BB7_5:
mov.f64 %fd8, %fd58;
mad.lo.s32 %r40, %r8, 65, %r9;
mul.wide.s32 %rd22, %r40, 8;
mov.u64 %rd23, _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd23, %rd22;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd2], %fd27;
add.s32 %r41, %r8, 4;
add.s32 %r42, %r41, %r2;
mad.lo.s32 %r43, %r42, %r26, %r11;
mul.wide.s32 %rd25, %r43, 8;
add.s64 %rd3, %rd20, %rd25;
setp.le.s32	%p6, %r41, %r6;
and.pred %p8, %p6, %p4;
mov.f64 %fd57, %fd25;
@!%p8 bra BB7_7;
bra.uni BB7_6;

BB7_6:
ld.global.nc.f64 %fd57, [%rd3];

BB7_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd2+2080], %fd29;
add.s32 %r44, %r8, 8;
add.s32 %r45, %r44, %r2;
mad.lo.s32 %r46, %r45, %r26, %r11;
mul.wide.s32 %rd27, %r46, 8;
add.s64 %rd4, %rd20, %rd27;
setp.le.s32	%p9, %r44, %r6;
and.pred %p11, %p9, %p4;
mov.f64 %fd56, %fd25;
@!%p11 bra BB7_9;
bra.uni BB7_8;

BB7_8:
ld.global.nc.f64 %fd56, [%rd4];

BB7_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd2+4160], %fd31;
add.s32 %r47, %r8, 12;
add.s32 %r48, %r47, %r2;
mad.lo.s32 %r49, %r48, %r26, %r11;
mul.wide.s32 %rd29, %r49, 8;
add.s64 %rd5, %rd20, %rd29;
setp.le.s32	%p12, %r47, %r6;
and.pred %p14, %p12, %p4;
mov.f64 %fd55, %fd25;
@!%p14 bra BB7_11;
bra.uni BB7_10;

BB7_10:
ld.global.nc.f64 %fd55, [%rd5];

BB7_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd2+6240], %fd32;

BB7_12:
bar.sync 0;
setp.gt.s32	%p15, %r4, %r6;
@%p15 bra BB7_22;

add.s32 %r13, %r4, %r2;
add.s32 %r50, %r5, %r1;
mad.lo.s32 %r51, %r50, %r27, %r13;
cvta.to.global.u64 %rd30, %rd14;
mul.wide.s32 %rd31, %r51, 8;
add.s64 %rd6, %rd30, %rd31;
setp.ge.s32	%p16, %r7, %r5;
setp.neu.f64	%p17, %fd51, 0d0000000000000000;
and.pred %p18, %p16, %p17;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB7_15;
bra.uni BB7_14;

BB7_14:
ld.global.nc.f64 %fd15, [%rd6];
mov.f64 %fd65, %fd15;

BB7_15:
mov.f64 %fd16, %fd65;
mad.lo.s32 %r52, %r4, 65, %r5;
mul.wide.s32 %rd32, %r52, 8;
mov.u64 %rd33, _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd33, %rd32;
ld.shared.f64 %fd35, [%rd7];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd7], %fd36;
add.s32 %r53, %r5, 16;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r27, %r13;
mul.wide.s32 %rd35, %r55, 8;
add.s64 %rd8, %rd30, %rd35;
setp.ge.s32	%p19, %r7, %r53;
and.pred %p21, %p19, %p17;
mov.f64 %fd64, %fd33;
@!%p21 bra BB7_17;
bra.uni BB7_16;

BB7_16:
ld.global.nc.f64 %fd64, [%rd8];

BB7_17:
ld.shared.f64 %fd38, [%rd7+128];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd7+128], %fd39;
add.s32 %r56, %r5, 32;
add.s32 %r57, %r56, %r1;
mad.lo.s32 %r58, %r57, %r27, %r13;
mul.wide.s32 %rd37, %r58, 8;
add.s64 %rd9, %rd30, %rd37;
setp.ge.s32	%p22, %r7, %r56;
and.pred %p24, %p22, %p17;
mov.f64 %fd63, %fd33;
@!%p24 bra BB7_19;
bra.uni BB7_18;

BB7_18:
ld.global.nc.f64 %fd63, [%rd9];

BB7_19:
ld.shared.f64 %fd41, [%rd7+256];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd7+256], %fd42;
add.s32 %r59, %r5, 48;
add.s32 %r60, %r59, %r1;
mad.lo.s32 %r61, %r60, %r27, %r13;
mul.wide.s32 %rd39, %r61, 8;
add.s64 %rd10, %rd30, %rd39;
setp.ge.s32	%p25, %r7, %r59;
and.pred %p27, %p25, %p17;
mov.f64 %fd62, %fd33;
@!%p27 bra BB7_21;
bra.uni BB7_20;

BB7_20:
ld.global.nc.f64 %fd62, [%rd10];

BB7_21:
ld.shared.f64 %fd43, [%rd7+384];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd7+384], %fd44;

BB7_22:
bar.sync 0;
add.s32 %r62, %r5, %r2;
mad.lo.s32 %r15, %r62, %r24, %r1;
setp.gt.s32	%p28, %r5, %r6;
@%p28 bra BB7_33;

add.s32 %r63, %r15, %r23;
and.b32 %r64, %r63, 15;
add.s32 %r65, %r15, %r4;
sub.s32 %r16, %r65, %r64;
sub.s32 %r66, %r16, %r15;
setp.lt.u32	%p29, %r7, %r66;
mad.lo.s32 %r67, %r5, 65, %r66;
mul.wide.s32 %rd40, %r67, 8;
mov.u64 %rd41, _Z11geam_kernelIdLb0ELb1ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd11, %rd41, %rd40;
cvta.to.global.u64 %rd42, %rd15;
mul.wide.s32 %rd43, %r16, 8;
add.s64 %rd12, %rd42, %rd43;
@%p29 bra BB7_25;

ld.shared.f64 %fd45, [%rd11];
st.global.f64 [%rd12], %fd45;

BB7_25:
add.s32 %r68, %r16, 16;
sub.s32 %r69, %r68, %r15;
setp.lt.u32	%p30, %r7, %r69;
@%p30 bra BB7_27;

ld.shared.f64 %fd46, [%rd11+128];
st.global.f64 [%rd12+128], %fd46;

BB7_27:
add.s32 %r70, %r16, 32;
sub.s32 %r71, %r70, %r15;
setp.lt.u32	%p31, %r7, %r71;
@%p31 bra BB7_29;

ld.shared.f64 %fd47, [%rd11+256];
st.global.f64 [%rd12+256], %fd47;

BB7_29:
add.s32 %r72, %r16, 48;
sub.s32 %r73, %r72, %r15;
setp.lt.u32	%p32, %r7, %r73;
@%p32 bra BB7_31;

ld.shared.f64 %fd48, [%rd11+384];
st.global.f64 [%rd12+384], %fd48;

BB7_31:
add.s32 %r74, %r16, 64;
sub.s32 %r75, %r74, %r15;
setp.lt.u32	%p33, %r7, %r75;
@%p33 bra BB7_33;

ld.shared.f64 %fd49, [%rd11+512];
st.global.f64 [%rd12+512], %fd49;

BB7_33:
ret;
}


.visible .entry _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_(
.param .align 8 .b8 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0[48],
.param .u64 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1,
.param .u64 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2,
.param .u64 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3,
.param .u64 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4,
.param .u64 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<34>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<66>;
.reg .b64 %rd<41>;

	.shared .align 8 .b8 _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs[8320];

ld.param.v2.u32 {%r21, %r22}, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+16];
ld.param.u32 %r20, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+40];
ld.param.f64 %fd51, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0+8];
ld.param.f64 %fd50, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_0];
ld.param.u64 %rd12, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_1];
ld.param.u64 %rd13, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_2];
ld.param.u64 %rd14, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_3];
ld.param.u64 %rd15, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_4];
ld.param.u64 %rd16, [_Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4__param_5];
mov.u32 %r27, %ctaid.x;
shl.b32 %r1, %r27, 6;
mov.u32 %r28, %ctaid.y;
shl.b32 %r2, %r28, 4;
mov.u32 %r3, %tid.x;
shr.s32 %r4, %r3, 4;
add.s32 %r29, %r26, -1;
sub.s32 %r30, %r29, %r2;
mov.u32 %r31, 15;
min.s32 %r5, %r31, %r30;
add.s32 %r32, %r25, -1;
sub.s32 %r33, %r32, %r1;
mov.u32 %r34, 63;
min.s32 %r6, %r34, %r33;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB8_2;

cvta.to.global.u64 %rd17, %rd15;
ld.global.nc.f64 %fd50, [%rd17];
cvta.to.global.u64 %rd18, %rd16;
ld.global.nc.f64 %fd51, [%rd18];

BB8_2:
and.b32 %r35, %r3, 63;
add.s32 %r7, %r35, %r1;
setp.gt.s32	%p3, %r35, %r6;
shr.s32 %r8, %r3, 6;
mad.lo.s32 %r36, %r8, 65, %r35;
mul.wide.s32 %rd19, %r36, 8;
mov.u64 %rd20, _Z11geam_kernelIdLb0ELb0ELb0ELb0ELi6ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS1_S4_PS1_S4_S4_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd20, %rd19;
@%p3 bra BB8_12;

setp.neu.f64	%p4, %fd50, 0d0000000000000000;
add.s32 %r37, %r8, %r2;
mad.lo.s32 %r38, %r37, %r23, %r7;
cvta.to.global.u64 %rd21, %rd12;
mul.wide.s32 %rd22, %r38, 8;
add.s64 %rd2, %rd21, %rd22;
setp.le.s32	%p5, %r8, %r5;
and.pred %p6, %p5, %p4;
mov.f64 %fd25, 0d0000000000000000;
mov.f64 %fd58, %fd25;
@!%p6 bra BB8_5;
bra.uni BB8_4;

BB8_4:
ld.global.nc.f64 %fd7, [%rd2];
mov.f64 %fd58, %fd7;

BB8_5:
mov.f64 %fd8, %fd58;
mul.f64 %fd27, %fd50, %fd8;
st.shared.f64 [%rd1], %fd27;
add.s32 %r39, %r8, 4;
add.s32 %r40, %r39, %r2;
mad.lo.s32 %r41, %r40, %r23, %r7;
mul.wide.s32 %rd24, %r41, 8;
add.s64 %rd3, %rd21, %rd24;
setp.le.s32	%p7, %r39, %r5;
and.pred %p9, %p7, %p4;
mov.f64 %fd57, %fd25;
@!%p9 bra BB8_7;
bra.uni BB8_6;

BB8_6:
ld.global.nc.f64 %fd57, [%rd3];

BB8_7:
mul.f64 %fd29, %fd50, %fd57;
st.shared.f64 [%rd1+2080], %fd29;
add.s32 %r42, %r8, 8;
add.s32 %r43, %r42, %r2;
mad.lo.s32 %r44, %r43, %r23, %r7;
mul.wide.s32 %rd26, %r44, 8;
add.s64 %rd4, %rd21, %rd26;
setp.le.s32	%p10, %r42, %r5;
and.pred %p12, %p10, %p4;
mov.f64 %fd56, %fd25;
@!%p12 bra BB8_9;
bra.uni BB8_8;

BB8_8:
ld.global.nc.f64 %fd56, [%rd4];

BB8_9:
mul.f64 %fd31, %fd50, %fd56;
st.shared.f64 [%rd1+4160], %fd31;
add.s32 %r45, %r8, 12;
add.s32 %r46, %r45, %r2;
mad.lo.s32 %r47, %r46, %r23, %r7;
mul.wide.s32 %rd28, %r47, 8;
add.s64 %rd5, %rd21, %rd28;
setp.le.s32	%p13, %r45, %r5;
and.pred %p15, %p13, %p4;
mov.f64 %fd55, %fd25;
@!%p15 bra BB8_11;
bra.uni BB8_10;

BB8_10:
ld.global.nc.f64 %fd55, [%rd5];

BB8_11:
mul.f64 %fd32, %fd50, %fd55;
st.shared.f64 [%rd1+6240], %fd32;

BB8_12:
bar.sync 0;
@%p3 bra BB8_22;

setp.neu.f64	%p16, %fd51, 0d0000000000000000;
add.s32 %r50, %r8, %r2;
mad.lo.s32 %r51, %r50, %r24, %r7;
cvta.to.global.u64 %rd29, %rd13;
mul.wide.s32 %rd30, %r51, 8;
add.s64 %rd6, %rd29, %rd30;
setp.le.s32	%p17, %r8, %r5;
and.pred %p18, %p17, %p16;
mov.f64 %fd33, 0d0000000000000000;
mov.f64 %fd65, %fd33;
@!%p18 bra BB8_15;
bra.uni BB8_14;

BB8_14:
ld.global.nc.f64 %fd15, [%rd6];
mov.f64 %fd65, %fd15;

BB8_15:
mov.f64 %fd16, %fd65;
ld.shared.f64 %fd35, [%rd1];
fma.rn.f64 %fd36, %fd51, %fd16, %fd35;
st.shared.f64 [%rd1], %fd36;
add.s32 %r52, %r8, 4;
add.s32 %r53, %r52, %r2;
mad.lo.s32 %r54, %r53, %r24, %r7;
mul.wide.s32 %rd32, %r54, 8;
add.s64 %rd7, %rd29, %rd32;
setp.le.s32	%p19, %r52, %r5;
and.pred %p21, %p19, %p16;
mov.f64 %fd64, %fd33;
@!%p21 bra BB8_17;
bra.uni BB8_16;

BB8_16:
ld.global.nc.f64 %fd64, [%rd7];

BB8_17:
ld.shared.f64 %fd38, [%rd1+2080];
fma.rn.f64 %fd39, %fd51, %fd64, %fd38;
st.shared.f64 [%rd1+2080], %fd39;
add.s32 %r55, %r8, 8;
add.s32 %r56, %r55, %r2;
mad.lo.s32 %r57, %r56, %r24, %r7;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd8, %rd29, %rd34;
setp.le.s32	%p22, %r55, %r5;
and.pred %p24, %p22, %p16;
mov.f64 %fd63, %fd33;
@!%p24 bra BB8_19;
bra.uni BB8_18;

BB8_18:
ld.global.nc.f64 %fd63, [%rd8];

BB8_19:
ld.shared.f64 %fd41, [%rd1+4160];
fma.rn.f64 %fd42, %fd51, %fd63, %fd41;
st.shared.f64 [%rd1+4160], %fd42;
add.s32 %r58, %r8, 12;
add.s32 %r59, %r58, %r2;
mad.lo.s32 %r60, %r59, %r24, %r7;
mul.wide.s32 %rd36, %r60, 8;
add.s64 %rd9, %rd29, %rd36;
setp.le.s32	%p25, %r58, %r5;
and.pred %p27, %p25, %p16;
mov.f64 %fd62, %fd33;
@!%p27 bra BB8_21;
bra.uni BB8_20;

BB8_20:
ld.global.nc.f64 %fd62, [%rd9];

BB8_21:
ld.shared.f64 %fd43, [%rd1+6240];
fma.rn.f64 %fd44, %fd51, %fd62, %fd43;
st.shared.f64 [%rd1+6240], %fd44;

BB8_22:
bar.sync 0;
add.s32 %r61, %r4, %r2;
mad.lo.s32 %r12, %r61, %r21, %r1;
setp.gt.s32	%p28, %r4, %r5;
@%p28 bra BB8_33;

add.s32 %r64, %r12, %r20;
and.b32 %r65, %r64, 15;
and.b32 %r67, %r3, 15;
add.s32 %r68, %r12, %r67;
sub.s32 %r13, %r68, %r65;
sub.s32 %r69, %r13, %r12;
setp.lt.u32	%p29, %r6, %r69;
mad.lo.s32 %r70, %r4, 65, %r69;
mul.wide.s32 %rd37, %r70, 8;
add.s64 %rd10, %rd20, %rd37;
cvta.to.global.u64 %rd39, %rd14;
mul.wide.s32 %rd40, %r13, 8;
add.s64 %rd11, %rd39, %rd40;
@%p29 bra BB8_25;

ld.shared.f64 %fd45, [%rd10];
st.global.f64 [%rd11], %fd45;

BB8_25:
add.s32 %r71, %r13, 16;
sub.s32 %r72, %r71, %r12;
setp.lt.u32	%p30, %r6, %r72;
@%p30 bra BB8_27;

ld.shared.f64 %fd46, [%rd10+128];
st.global.f64 [%rd11+128], %fd46;

BB8_27:
add.s32 %r73, %r13, 32;
sub.s32 %r74, %r73, %r12;
setp.lt.u32	%p31, %r6, %r74;
@%p31 bra BB8_29;

ld.shared.f64 %fd47, [%rd10+256];
st.global.f64 [%rd11+256], %fd47;

BB8_29:
add.s32 %r75, %r13, 48;
sub.s32 %r76, %r75, %r12;
setp.lt.u32	%p32, %r6, %r76;
@%p32 bra BB8_31;

ld.shared.f64 %fd48, [%rd10+384];
st.global.f64 [%rd11+384], %fd48;

BB8_31:
add.s32 %r77, %r13, 64;
sub.s32 %r78, %r77, %r12;
setp.lt.u32	%p33, %r6, %r78;
@%p33 bra BB8_33;

ld.shared.f64 %fd49, [%rd10+512];
st.global.f64 [%rd11+512], %fd49;

BB8_33:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<59>;
.reg .f64 %fd<107>;
.reg .b64 %rd<29>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r21, %r22, %r23, %r24}, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r25, %r26, %r27, %r28}, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd8, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r29, %ctaid.y;
shl.b32 %r1, %r29, 5;
mov.u32 %r30, %ctaid.x;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r26, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r25, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 31;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB9_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd13];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd14];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB9_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p3, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p3 bra BB9_4;

setp.eq.f64	%p4, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p4;
mov.u16 %rs17, %rs1;

BB9_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p5, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p5 bra BB9_6;

setp.eq.f64	%p6, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p6;

BB9_6:
mad.lo.s32 %r38, %r3, 33, %r4;
mul.wide.s32 %rd15, %r38, 16;
mov.u64 %rd16, _Z11geam_kernelI7double2Lb1ELb1ELb1ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd16, %rd15;
setp.gt.s32	%p7, %r3, %r5;
@%p7 bra BB9_12;

add.s32 %r8, %r3, %r2;
add.s32 %r39, %r4, %r1;
mad.lo.s32 %r40, %r39, %r27, %r8;
cvta.to.global.u64 %rd17, %rd8;
mul.wide.s32 %rd18, %r40, 16;
add.s64 %rd2, %rd17, %rd18;
setp.ge.s32	%p8, %r6, %r4;
setp.eq.s16	%p9, %rs2, 0;
and.pred %p10, %p9, %p8;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p10 bra BB9_9;
bra.uni BB9_8;

BB9_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd2];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB9_9:
mov.f64 %fd16, %fd101;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd16;
mul.f64 %fd45, %fd96, %fd97;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd95, %fd97, %fd43;
st.shared.v2.f64 [%rd1], {%fd47, %fd46};
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r27, %r8;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd3, %rd17, %rd20;
setp.ge.s32	%p11, %r6, %r41;
and.pred %p13, %p9, %p11;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p13 bra BB9_11;
bra.uni BB9_10;

BB9_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB9_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd100;
mul.f64 %fd52, %fd96, %fd98;
sub.f64 %fd53, %fd52, %fd51;
fma.rn.f64 %fd54, %fd95, %fd98, %fd50;
st.shared.v2.f64 [%rd1+256], {%fd54, %fd53};

BB9_12:
bar.sync 0;
@%p7 bra BB9_18;

add.s32 %r10, %r3, %r2;
add.s32 %r44, %r4, %r1;
mad.lo.s32 %r45, %r44, %r28, %r10;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r45, 16;
add.s64 %rd4, %rd21, %rd22;
setp.ge.s32	%p14, %r6, %r4;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB9_15;
bra.uni BB9_14;

BB9_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB9_15:
mov.f64 %fd24, %fd106;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd1];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
mul.f64 %fd66, %fd93, %fd102;
sub.f64 %fd67, %fd62, %fd66;
fma.rn.f64 %fd68, %fd94, %fd102, %fd65;
fma.rn.f64 %fd69, %fd94, %fd24, %fd67;
st.shared.v2.f64 [%rd1], {%fd68, %fd69};
add.s32 %r46, %r4, 16;
add.s32 %r47, %r46, %r1;
mad.lo.s32 %r48, %r47, %r28, %r10;
mul.wide.s32 %rd24, %r48, 16;
add.s64 %rd5, %rd21, %rd24;
setp.ge.s32	%p17, %r6, %r46;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB9_17;
bra.uni BB9_16;

BB9_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd5];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB9_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd1+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
mul.f64 %fd77, %fd93, %fd103;
sub.f64 %fd78, %fd73, %fd77;
fma.rn.f64 %fd79, %fd94, %fd103, %fd76;
fma.rn.f64 %fd80, %fd94, %fd105, %fd78;
st.shared.v2.f64 [%rd1+256], {%fd79, %fd80};

BB9_18:
bar.sync 0;
add.s32 %r49, %r4, %r2;
mad.lo.s32 %r12, %r49, %r21, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB9_25;

add.s32 %r50, %r12, %r23;
and.b32 %r51, %r50, 15;
add.s32 %r52, %r12, %r3;
sub.s32 %r13, %r52, %r51;
sub.s32 %r53, %r13, %r12;
setp.lt.u32	%p21, %r6, %r53;
mad.lo.s32 %r54, %r4, 33, %r53;
mul.wide.s32 %rd25, %r54, 16;
add.s64 %rd6, %rd16, %rd25;
cvta.to.global.u64 %rd27, %rd10;
mul.wide.s32 %rd28, %r13, 16;
add.s64 %rd7, %rd27, %rd28;
@%p21 bra BB9_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd6];
st.global.v2.f64 [%rd7], {%fd81, %fd82};

BB9_21:
add.s32 %r55, %r13, 16;
sub.s32 %r56, %r55, %r12;
setp.lt.u32	%p22, %r6, %r56;
@%p22 bra BB9_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd6+256];
st.global.v2.f64 [%rd7+256], {%fd85, %fd86};

BB9_23:
add.s32 %r57, %r13, 32;
sub.s32 %r58, %r57, %r12;
setp.lt.u32	%p23, %r6, %r58;
@%p23 bra BB9_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd6+512];
st.global.v2.f64 [%rd7+512], {%fd89, %fd90};

BB9_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<59>;
.reg .f64 %fd<107>;
.reg .b64 %rd<29>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r21, %r22, %r23, %r24}, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r25, %r26, %r27, %r28}, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd8, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r29, %ctaid.y;
shl.b32 %r1, %r29, 5;
mov.u32 %r30, %ctaid.x;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r26, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r25, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 31;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB10_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd13];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd14];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB10_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p3, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p3 bra BB10_4;

setp.eq.f64	%p4, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p4;
mov.u16 %rs17, %rs1;

BB10_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p5, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p5 bra BB10_6;

setp.eq.f64	%p6, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p6;

BB10_6:
mad.lo.s32 %r38, %r3, 33, %r4;
mul.wide.s32 %rd15, %r38, 16;
mov.u64 %rd16, _Z11geam_kernelI7double2Lb1ELb1ELb1ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd16, %rd15;
setp.gt.s32	%p7, %r3, %r5;
@%p7 bra BB10_12;

add.s32 %r8, %r3, %r2;
add.s32 %r39, %r4, %r1;
mad.lo.s32 %r40, %r39, %r27, %r8;
cvta.to.global.u64 %rd17, %rd8;
mul.wide.s32 %rd18, %r40, 16;
add.s64 %rd2, %rd17, %rd18;
setp.ge.s32	%p8, %r6, %r4;
setp.eq.s16	%p9, %rs2, 0;
and.pred %p10, %p9, %p8;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p10 bra BB10_9;
bra.uni BB10_8;

BB10_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd2];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB10_9:
mov.f64 %fd16, %fd101;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd16;
mul.f64 %fd45, %fd96, %fd97;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd95, %fd97, %fd43;
st.shared.v2.f64 [%rd1], {%fd47, %fd46};
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r27, %r8;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd3, %rd17, %rd20;
setp.ge.s32	%p11, %r6, %r41;
and.pred %p13, %p9, %p11;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p13 bra BB10_11;
bra.uni BB10_10;

BB10_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB10_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd100;
mul.f64 %fd52, %fd96, %fd98;
sub.f64 %fd53, %fd52, %fd51;
fma.rn.f64 %fd54, %fd95, %fd98, %fd50;
st.shared.v2.f64 [%rd1+256], {%fd54, %fd53};

BB10_12:
bar.sync 0;
@%p7 bra BB10_18;

add.s32 %r10, %r3, %r2;
add.s32 %r44, %r4, %r1;
mad.lo.s32 %r45, %r44, %r28, %r10;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r45, 16;
add.s64 %rd4, %rd21, %rd22;
setp.ge.s32	%p14, %r6, %r4;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB10_15;
bra.uni BB10_14;

BB10_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB10_15:
mov.f64 %fd24, %fd106;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd1];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
fma.rn.f64 %fd68, %fd94, %fd24, %fd66;
sub.f64 %fd69, %fd65, %fd67;
st.shared.v2.f64 [%rd1], {%fd69, %fd68};
add.s32 %r46, %r4, 16;
add.s32 %r47, %r46, %r1;
mad.lo.s32 %r48, %r47, %r28, %r10;
mul.wide.s32 %rd24, %r48, 16;
add.s64 %rd5, %rd21, %rd24;
setp.ge.s32	%p17, %r6, %r46;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB10_17;
bra.uni BB10_16;

BB10_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd5];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB10_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd1+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd1+256], {%fd80, %fd79};

BB10_18:
bar.sync 0;
add.s32 %r49, %r4, %r2;
mad.lo.s32 %r12, %r49, %r21, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB10_25;

add.s32 %r50, %r12, %r23;
and.b32 %r51, %r50, 15;
add.s32 %r52, %r12, %r3;
sub.s32 %r13, %r52, %r51;
sub.s32 %r53, %r13, %r12;
setp.lt.u32	%p21, %r6, %r53;
mad.lo.s32 %r54, %r4, 33, %r53;
mul.wide.s32 %rd25, %r54, 16;
add.s64 %rd6, %rd16, %rd25;
cvta.to.global.u64 %rd27, %rd10;
mul.wide.s32 %rd28, %r13, 16;
add.s64 %rd7, %rd27, %rd28;
@%p21 bra BB10_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd6];
st.global.v2.f64 [%rd7], {%fd81, %fd82};

BB10_21:
add.s32 %r55, %r13, 16;
sub.s32 %r56, %r55, %r12;
setp.lt.u32	%p22, %r6, %r56;
@%p22 bra BB10_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd6+256];
st.global.v2.f64 [%rd7+256], {%fd85, %fd86};

BB10_23:
add.s32 %r57, %r13, 32;
sub.s32 %r58, %r57, %r12;
setp.lt.u32	%p23, %r6, %r58;
@%p23 bra BB10_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd6+512];
st.global.v2.f64 [%rd7+512], {%fd89, %fd90};

BB10_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<63>;
.reg .f64 %fd<107>;
.reg .b64 %rd<32>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r23, %r24, %r25, %r26}, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r27, %r28, %r29, %r30}, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd13, [_Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r31, %ctaid.x;
shl.b32 %r1, %r31, 5;
mov.u32 %r32, %ctaid.y;
shl.b32 %r2, %r32, 4;
mov.u32 %r33, %tid.x;
and.b32 %r3, %r33, 15;
shr.s32 %r4, %r33, 4;
add.s32 %r34, %r28, -1;
sub.s32 %r35, %r34, %r2;
mov.u32 %r36, 15;
min.s32 %r5, %r36, %r35;
add.s32 %r37, %r27, -1;
sub.s32 %r38, %r37, %r1;
mov.u32 %r39, 31;
min.s32 %r6, %r39, %r38;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB11_2;

cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd14];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd15, %rd13;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd15];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB11_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p2, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p2 bra BB11_4;

setp.eq.f64	%p3, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p3;
mov.u16 %rs17, %rs1;

BB11_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p4, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p4 bra BB11_6;

setp.eq.f64	%p5, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p5;

BB11_6:
setp.gt.s32	%p6, %r3, %r5;
@%p6 bra BB11_12;

add.s32 %r8, %r3, %r2;
add.s32 %r40, %r4, %r1;
mad.lo.s32 %r41, %r40, %r29, %r8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.s32 %rd17, %r41, 16;
add.s64 %rd1, %rd16, %rd17;
setp.ge.s32	%p7, %r6, %r4;
setp.eq.s16	%p8, %rs2, 0;
and.pred %p9, %p8, %p7;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p9 bra BB11_9;
bra.uni BB11_8;

BB11_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd1];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB11_9:
mov.f64 %fd16, %fd101;
mad.lo.s32 %r42, %r3, 33, %r4;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd16;
mul.f64 %fd45, %fd96, %fd97;
mul.wide.s32 %rd18, %r42, 16;
mov.u64 %rd19, _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd19, %rd18;
sub.f64 %fd46, %fd45, %fd44;
fma.rn.f64 %fd47, %fd95, %fd97, %fd43;
st.shared.v2.f64 [%rd2], {%fd47, %fd46};
add.s32 %r43, %r4, 16;
add.s32 %r44, %r43, %r1;
mad.lo.s32 %r45, %r44, %r29, %r8;
mul.wide.s32 %rd21, %r45, 16;
add.s64 %rd3, %rd16, %rd21;
setp.ge.s32	%p10, %r6, %r43;
and.pred %p12, %p8, %p10;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p12 bra BB11_11;
bra.uni BB11_10;

BB11_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB11_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd100;
mul.f64 %fd52, %fd96, %fd98;
sub.f64 %fd53, %fd52, %fd51;
fma.rn.f64 %fd54, %fd95, %fd98, %fd50;
st.shared.v2.f64 [%rd2+256], {%fd54, %fd53};

BB11_12:
bar.sync 0;
and.b32 %r9, %r33, 31;
shr.s32 %r10, %r33, 5;
setp.gt.s32	%p13, %r9, %r6;
@%p13 bra BB11_18;

add.s32 %r12, %r9, %r1;
add.s32 %r47, %r10, %r2;
mad.lo.s32 %r48, %r47, %r30, %r12;
cvta.to.global.u64 %rd22, %rd10;
mul.wide.s32 %rd23, %r48, 16;
add.s64 %rd4, %rd22, %rd23;
setp.le.s32	%p14, %r10, %r5;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB11_15;
bra.uni BB11_14;

BB11_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB11_15:
mov.f64 %fd24, %fd106;
mad.lo.s32 %r49, %r10, 33, %r9;
mul.wide.s32 %rd24, %r49, 16;
mov.u64 %rd25, _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd5, %rd25, %rd24;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd5];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
sub.f64 %fd68, %fd65, %fd67;
fma.rn.f64 %fd69, %fd94, %fd24, %fd66;
st.shared.v2.f64 [%rd5], {%fd68, %fd69};
add.s32 %r50, %r10, 8;
add.s32 %r51, %r50, %r2;
mad.lo.s32 %r52, %r51, %r30, %r12;
mul.wide.s32 %rd27, %r52, 16;
add.s64 %rd6, %rd22, %rd27;
setp.le.s32	%p17, %r50, %r5;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB11_17;
bra.uni BB11_16;

BB11_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd6];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB11_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd5+4224];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd5+4224], {%fd80, %fd79};

BB11_18:
bar.sync 0;
add.s32 %r53, %r4, %r2;
mad.lo.s32 %r14, %r53, %r23, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB11_25;

add.s32 %r54, %r14, %r25;
and.b32 %r55, %r54, 15;
add.s32 %r56, %r14, %r3;
sub.s32 %r15, %r56, %r55;
sub.s32 %r57, %r15, %r14;
setp.lt.u32	%p21, %r6, %r57;
mad.lo.s32 %r58, %r4, 33, %r57;
mul.wide.s32 %rd28, %r58, 16;
mov.u64 %rd29, _Z11geam_kernelI7double2Lb1ELb0ELb1ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd29, %rd28;
cvta.to.global.u64 %rd30, %rd11;
mul.wide.s32 %rd31, %r15, 16;
add.s64 %rd8, %rd30, %rd31;
@%p21 bra BB11_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd7];
st.global.v2.f64 [%rd8], {%fd81, %fd82};

BB11_21:
add.s32 %r59, %r15, 16;
sub.s32 %r60, %r59, %r14;
setp.lt.u32	%p22, %r6, %r60;
@%p22 bra BB11_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd7+256];
st.global.v2.f64 [%rd8+256], {%fd85, %fd86};

BB11_23:
add.s32 %r61, %r15, 32;
sub.s32 %r62, %r61, %r14;
setp.lt.u32	%p23, %r6, %r62;
@%p23 bra BB11_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd7+512];
st.global.v2.f64 [%rd8+512], {%fd89, %fd90};

BB11_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<59>;
.reg .f64 %fd<107>;
.reg .b64 %rd<29>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r21, %r22, %r23, %r24}, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r25, %r26, %r27, %r28}, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd8, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r29, %ctaid.y;
shl.b32 %r1, %r29, 5;
mov.u32 %r30, %ctaid.x;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r26, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r25, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 31;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB12_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd13];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd14];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB12_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p3, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p3 bra BB12_4;

setp.eq.f64	%p4, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p4;
mov.u16 %rs17, %rs1;

BB12_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p5, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p5 bra BB12_6;

setp.eq.f64	%p6, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p6;

BB12_6:
mad.lo.s32 %r38, %r3, 33, %r4;
mul.wide.s32 %rd15, %r38, 16;
mov.u64 %rd16, _Z11geam_kernelI7double2Lb1ELb1ELb0ELb1ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd16, %rd15;
setp.gt.s32	%p7, %r3, %r5;
@%p7 bra BB12_12;

add.s32 %r8, %r3, %r2;
add.s32 %r39, %r4, %r1;
mad.lo.s32 %r40, %r39, %r27, %r8;
cvta.to.global.u64 %rd17, %rd8;
mul.wide.s32 %rd18, %r40, 16;
add.s64 %rd2, %rd17, %rd18;
setp.ge.s32	%p8, %r6, %r4;
setp.eq.s16	%p9, %rs2, 0;
and.pred %p10, %p9, %p8;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p10 bra BB12_9;
bra.uni BB12_8;

BB12_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd2];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB12_9:
mov.f64 %fd16, %fd101;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd1], {%fd46, %fd47};
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r27, %r8;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd3, %rd17, %rd20;
setp.ge.s32	%p11, %r6, %r41;
and.pred %p13, %p9, %p11;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p13 bra BB12_11;
bra.uni BB12_10;

BB12_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB12_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd1+256], {%fd53, %fd54};

BB12_12:
bar.sync 0;
@%p7 bra BB12_18;

add.s32 %r10, %r3, %r2;
add.s32 %r44, %r4, %r1;
mad.lo.s32 %r45, %r44, %r28, %r10;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r45, 16;
add.s64 %rd4, %rd21, %rd22;
setp.ge.s32	%p14, %r6, %r4;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB12_15;
bra.uni BB12_14;

BB12_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB12_15:
mov.f64 %fd24, %fd106;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd1];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
mul.f64 %fd66, %fd93, %fd102;
sub.f64 %fd67, %fd62, %fd66;
fma.rn.f64 %fd68, %fd94, %fd102, %fd65;
fma.rn.f64 %fd69, %fd94, %fd24, %fd67;
st.shared.v2.f64 [%rd1], {%fd68, %fd69};
add.s32 %r46, %r4, 16;
add.s32 %r47, %r46, %r1;
mad.lo.s32 %r48, %r47, %r28, %r10;
mul.wide.s32 %rd24, %r48, 16;
add.s64 %rd5, %rd21, %rd24;
setp.ge.s32	%p17, %r6, %r46;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB12_17;
bra.uni BB12_16;

BB12_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd5];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB12_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd1+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
mul.f64 %fd77, %fd93, %fd103;
sub.f64 %fd78, %fd73, %fd77;
fma.rn.f64 %fd79, %fd94, %fd103, %fd76;
fma.rn.f64 %fd80, %fd94, %fd105, %fd78;
st.shared.v2.f64 [%rd1+256], {%fd79, %fd80};

BB12_18:
bar.sync 0;
add.s32 %r49, %r4, %r2;
mad.lo.s32 %r12, %r49, %r21, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB12_25;

add.s32 %r50, %r12, %r23;
and.b32 %r51, %r50, 15;
add.s32 %r52, %r12, %r3;
sub.s32 %r13, %r52, %r51;
sub.s32 %r53, %r13, %r12;
setp.lt.u32	%p21, %r6, %r53;
mad.lo.s32 %r54, %r4, 33, %r53;
mul.wide.s32 %rd25, %r54, 16;
add.s64 %rd6, %rd16, %rd25;
cvta.to.global.u64 %rd27, %rd10;
mul.wide.s32 %rd28, %r13, 16;
add.s64 %rd7, %rd27, %rd28;
@%p21 bra BB12_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd6];
st.global.v2.f64 [%rd7], {%fd81, %fd82};

BB12_21:
add.s32 %r55, %r13, 16;
sub.s32 %r56, %r55, %r12;
setp.lt.u32	%p22, %r6, %r56;
@%p22 bra BB12_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd6+256];
st.global.v2.f64 [%rd7+256], {%fd85, %fd86};

BB12_23:
add.s32 %r57, %r13, 32;
sub.s32 %r58, %r57, %r12;
setp.lt.u32	%p23, %r6, %r58;
@%p23 bra BB12_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd6+512];
st.global.v2.f64 [%rd7+512], {%fd89, %fd90};

BB12_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<59>;
.reg .f64 %fd<107>;
.reg .b64 %rd<29>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r21, %r22, %r23, %r24}, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r25, %r26, %r27, %r28}, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd8, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r29, %ctaid.y;
shl.b32 %r1, %r29, 5;
mov.u32 %r30, %ctaid.x;
shl.b32 %r2, %r30, 4;
mov.u32 %r31, %tid.x;
and.b32 %r3, %r31, 15;
shr.s32 %r4, %r31, 4;
add.s32 %r32, %r26, -1;
sub.s32 %r33, %r32, %r2;
mov.u32 %r34, 15;
min.s32 %r5, %r34, %r33;
add.s32 %r35, %r25, -1;
sub.s32 %r36, %r35, %r1;
mov.u32 %r37, 31;
min.s32 %r6, %r37, %r36;
setp.eq.s32	%p2, %r22, 0;
@%p2 bra BB13_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd13];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd14];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB13_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p3, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p3 bra BB13_4;

setp.eq.f64	%p4, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p4;
mov.u16 %rs17, %rs1;

BB13_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p5, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p5 bra BB13_6;

setp.eq.f64	%p6, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p6;

BB13_6:
mad.lo.s32 %r38, %r3, 33, %r4;
mul.wide.s32 %rd15, %r38, 16;
mov.u64 %rd16, _Z11geam_kernelI7double2Lb1ELb1ELb0ELb0ELi5ELi4ELi4ELb0EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd16, %rd15;
setp.gt.s32	%p7, %r3, %r5;
@%p7 bra BB13_12;

add.s32 %r8, %r3, %r2;
add.s32 %r39, %r4, %r1;
mad.lo.s32 %r40, %r39, %r27, %r8;
cvta.to.global.u64 %rd17, %rd8;
mul.wide.s32 %rd18, %r40, 16;
add.s64 %rd2, %rd17, %rd18;
setp.ge.s32	%p8, %r6, %r4;
setp.eq.s16	%p9, %rs2, 0;
and.pred %p10, %p9, %p8;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p10 bra BB13_9;
bra.uni BB13_8;

BB13_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd2];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB13_9:
mov.f64 %fd16, %fd101;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd1], {%fd46, %fd47};
add.s32 %r41, %r4, 16;
add.s32 %r42, %r41, %r1;
mad.lo.s32 %r43, %r42, %r27, %r8;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd3, %rd17, %rd20;
setp.ge.s32	%p11, %r6, %r41;
and.pred %p13, %p9, %p11;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p13 bra BB13_11;
bra.uni BB13_10;

BB13_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB13_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd1+256], {%fd53, %fd54};

BB13_12:
bar.sync 0;
@%p7 bra BB13_18;

add.s32 %r10, %r3, %r2;
add.s32 %r44, %r4, %r1;
mad.lo.s32 %r45, %r44, %r28, %r10;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r45, 16;
add.s64 %rd4, %rd21, %rd22;
setp.ge.s32	%p14, %r6, %r4;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB13_15;
bra.uni BB13_14;

BB13_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB13_15:
mov.f64 %fd24, %fd106;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd1];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
fma.rn.f64 %fd68, %fd94, %fd24, %fd66;
sub.f64 %fd69, %fd65, %fd67;
st.shared.v2.f64 [%rd1], {%fd69, %fd68};
add.s32 %r46, %r4, 16;
add.s32 %r47, %r46, %r1;
mad.lo.s32 %r48, %r47, %r28, %r10;
mul.wide.s32 %rd24, %r48, 16;
add.s64 %rd5, %rd21, %rd24;
setp.ge.s32	%p17, %r6, %r46;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB13_17;
bra.uni BB13_16;

BB13_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd5];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB13_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd1+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd1+256], {%fd80, %fd79};

BB13_18:
bar.sync 0;
add.s32 %r49, %r4, %r2;
mad.lo.s32 %r12, %r49, %r21, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB13_25;

add.s32 %r50, %r12, %r23;
and.b32 %r51, %r50, 15;
add.s32 %r52, %r12, %r3;
sub.s32 %r13, %r52, %r51;
sub.s32 %r53, %r13, %r12;
setp.lt.u32	%p21, %r6, %r53;
mad.lo.s32 %r54, %r4, 33, %r53;
mul.wide.s32 %rd25, %r54, 16;
add.s64 %rd6, %rd16, %rd25;
cvta.to.global.u64 %rd27, %rd10;
mul.wide.s32 %rd28, %r13, 16;
add.s64 %rd7, %rd27, %rd28;
@%p21 bra BB13_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd6];
st.global.v2.f64 [%rd7], {%fd81, %fd82};

BB13_21:
add.s32 %r55, %r13, 16;
sub.s32 %r56, %r55, %r12;
setp.lt.u32	%p22, %r6, %r56;
@%p22 bra BB13_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd6+256];
st.global.v2.f64 [%rd7+256], {%fd85, %fd86};

BB13_23:
add.s32 %r57, %r13, 32;
sub.s32 %r58, %r57, %r12;
setp.lt.u32	%p23, %r6, %r58;
@%p23 bra BB13_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd6+512];
st.global.v2.f64 [%rd7+512], {%fd89, %fd90};

BB13_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<63>;
.reg .f64 %fd<107>;
.reg .b64 %rd<32>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r23, %r24, %r25, %r26}, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r27, %r28, %r29, %r30}, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd13, [_Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r31, %ctaid.x;
shl.b32 %r1, %r31, 5;
mov.u32 %r32, %ctaid.y;
shl.b32 %r2, %r32, 4;
mov.u32 %r33, %tid.x;
and.b32 %r3, %r33, 15;
shr.s32 %r4, %r33, 4;
add.s32 %r34, %r28, -1;
sub.s32 %r35, %r34, %r2;
mov.u32 %r36, 15;
min.s32 %r5, %r36, %r35;
add.s32 %r37, %r27, -1;
sub.s32 %r38, %r37, %r1;
mov.u32 %r39, 31;
min.s32 %r6, %r39, %r38;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB14_2;

cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd14];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd15, %rd13;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd15];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB14_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p2, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p2 bra BB14_4;

setp.eq.f64	%p3, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p3;
mov.u16 %rs17, %rs1;

BB14_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p4, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p4 bra BB14_6;

setp.eq.f64	%p5, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p5;

BB14_6:
setp.gt.s32	%p6, %r3, %r5;
@%p6 bra BB14_12;

add.s32 %r8, %r3, %r2;
add.s32 %r40, %r4, %r1;
mad.lo.s32 %r41, %r40, %r29, %r8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.s32 %rd17, %r41, 16;
add.s64 %rd1, %rd16, %rd17;
setp.ge.s32	%p7, %r6, %r4;
setp.eq.s16	%p8, %rs2, 0;
and.pred %p9, %p8, %p7;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p9 bra BB14_9;
bra.uni BB14_8;

BB14_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd1];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB14_9:
mov.f64 %fd16, %fd101;
mad.lo.s32 %r42, %r3, 33, %r4;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
mul.wide.s32 %rd18, %r42, 16;
mov.u64 %rd19, _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd19, %rd18;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd2], {%fd46, %fd47};
add.s32 %r43, %r4, 16;
add.s32 %r44, %r43, %r1;
mad.lo.s32 %r45, %r44, %r29, %r8;
mul.wide.s32 %rd21, %r45, 16;
add.s64 %rd3, %rd16, %rd21;
setp.ge.s32	%p10, %r6, %r43;
and.pred %p12, %p8, %p10;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p12 bra BB14_11;
bra.uni BB14_10;

BB14_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB14_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd2+256], {%fd53, %fd54};

BB14_12:
bar.sync 0;
and.b32 %r9, %r33, 31;
shr.s32 %r10, %r33, 5;
setp.gt.s32	%p13, %r9, %r6;
@%p13 bra BB14_18;

add.s32 %r12, %r9, %r1;
add.s32 %r47, %r10, %r2;
mad.lo.s32 %r48, %r47, %r30, %r12;
cvta.to.global.u64 %rd22, %rd10;
mul.wide.s32 %rd23, %r48, 16;
add.s64 %rd4, %rd22, %rd23;
setp.le.s32	%p14, %r10, %r5;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB14_15;
bra.uni BB14_14;

BB14_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB14_15:
mov.f64 %fd24, %fd106;
mad.lo.s32 %r49, %r10, 33, %r9;
mul.wide.s32 %rd24, %r49, 16;
mov.u64 %rd25, _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd5, %rd25, %rd24;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd5];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
sub.f64 %fd68, %fd65, %fd67;
fma.rn.f64 %fd69, %fd94, %fd24, %fd66;
st.shared.v2.f64 [%rd5], {%fd68, %fd69};
add.s32 %r50, %r10, 8;
add.s32 %r51, %r50, %r2;
mad.lo.s32 %r52, %r51, %r30, %r12;
mul.wide.s32 %rd27, %r52, 16;
add.s64 %rd6, %rd22, %rd27;
setp.le.s32	%p17, %r50, %r5;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB14_17;
bra.uni BB14_16;

BB14_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd6];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB14_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd5+4224];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd5+4224], {%fd80, %fd79};

BB14_18:
bar.sync 0;
add.s32 %r53, %r4, %r2;
mad.lo.s32 %r14, %r53, %r23, %r1;
setp.gt.s32	%p20, %r4, %r5;
@%p20 bra BB14_25;

add.s32 %r54, %r14, %r25;
and.b32 %r55, %r54, 15;
add.s32 %r56, %r14, %r3;
sub.s32 %r15, %r56, %r55;
sub.s32 %r57, %r15, %r14;
setp.lt.u32	%p21, %r6, %r57;
mad.lo.s32 %r58, %r4, 33, %r57;
mul.wide.s32 %rd28, %r58, 16;
mov.u64 %rd29, _Z11geam_kernelI7double2Lb1ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd29, %rd28;
cvta.to.global.u64 %rd30, %rd11;
mul.wide.s32 %rd31, %r15, 16;
add.s64 %rd8, %rd30, %rd31;
@%p21 bra BB14_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd7];
st.global.v2.f64 [%rd8], {%fd81, %fd82};

BB14_21:
add.s32 %r59, %r15, 16;
sub.s32 %r60, %r59, %r14;
setp.lt.u32	%p22, %r6, %r60;
@%p22 bra BB14_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd7+256];
st.global.v2.f64 [%rd8+256], {%fd85, %fd86};

BB14_23:
add.s32 %r61, %r15, 32;
sub.s32 %r62, %r61, %r14;
setp.lt.u32	%p23, %r6, %r62;
@%p23 bra BB14_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd7+512];
st.global.v2.f64 [%rd8+512], {%fd89, %fd90};

BB14_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<66>;
.reg .f64 %fd<107>;
.reg .b64 %rd<32>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r23, %r24, %r25, %r26}, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r27, %r28, %r29, %r30}, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd13, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r31, %ctaid.x;
shl.b32 %r1, %r31, 5;
mov.u32 %r32, %ctaid.y;
shl.b32 %r2, %r32, 4;
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 15;
shr.s32 %r5, %r3, 4;
add.s32 %r33, %r28, -1;
sub.s32 %r34, %r33, %r2;
mov.u32 %r35, 15;
min.s32 %r6, %r35, %r34;
add.s32 %r36, %r27, -1;
sub.s32 %r37, %r36, %r1;
mov.u32 %r38, 31;
min.s32 %r7, %r38, %r37;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB15_2;

cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd14];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd15, %rd13;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd15];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB15_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p2, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p2 bra BB15_4;

setp.eq.f64	%p3, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p3;
mov.u16 %rs17, %rs1;

BB15_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p4, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p4 bra BB15_6;

setp.eq.f64	%p5, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p5;

BB15_6:
shr.s32 %r8, %r3, 5;
and.b32 %r39, %r3, 31;
setp.gt.s32	%p6, %r39, %r7;
@%p6 bra BB15_12;

add.s32 %r10, %r39, %r1;
add.s32 %r42, %r8, %r2;
mad.lo.s32 %r43, %r42, %r29, %r10;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.s32 %rd17, %r43, 16;
add.s64 %rd1, %rd16, %rd17;
setp.le.s32	%p7, %r8, %r6;
setp.eq.s16	%p8, %rs2, 0;
and.pred %p9, %p8, %p7;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p9 bra BB15_9;
bra.uni BB15_8;

BB15_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd1];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB15_9:
mov.f64 %fd16, %fd101;
mad.lo.s32 %r46, %r8, 33, %r39;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
mul.wide.s32 %rd18, %r46, 16;
mov.u64 %rd19, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd19, %rd18;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd2], {%fd46, %fd47};
add.s32 %r47, %r8, 8;
add.s32 %r48, %r47, %r2;
mad.lo.s32 %r49, %r48, %r29, %r10;
mul.wide.s32 %rd21, %r49, 16;
add.s64 %rd3, %rd16, %rd21;
setp.le.s32	%p10, %r47, %r6;
and.pred %p12, %p8, %p10;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p12 bra BB15_11;
bra.uni BB15_10;

BB15_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB15_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd2+4224], {%fd53, %fd54};

BB15_12:
bar.sync 0;
setp.gt.s32	%p13, %r4, %r6;
@%p13 bra BB15_18;

add.s32 %r12, %r4, %r2;
add.s32 %r50, %r5, %r1;
mad.lo.s32 %r51, %r50, %r30, %r12;
cvta.to.global.u64 %rd22, %rd10;
mul.wide.s32 %rd23, %r51, 16;
add.s64 %rd4, %rd22, %rd23;
setp.ge.s32	%p14, %r7, %r5;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB15_15;
bra.uni BB15_14;

BB15_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB15_15:
mov.f64 %fd24, %fd106;
mad.lo.s32 %r52, %r4, 33, %r5;
mul.wide.s32 %rd24, %r52, 16;
mov.u64 %rd25, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd5, %rd25, %rd24;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd5];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
mul.f64 %fd66, %fd93, %fd102;
sub.f64 %fd67, %fd62, %fd66;
fma.rn.f64 %fd68, %fd94, %fd24, %fd67;
fma.rn.f64 %fd69, %fd94, %fd102, %fd65;
st.shared.v2.f64 [%rd5], {%fd69, %fd68};
add.s32 %r53, %r5, 16;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r30, %r12;
mul.wide.s32 %rd27, %r55, 16;
add.s64 %rd6, %rd22, %rd27;
setp.ge.s32	%p17, %r7, %r53;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB15_17;
bra.uni BB15_16;

BB15_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd6];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB15_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd5+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
mul.f64 %fd77, %fd93, %fd103;
sub.f64 %fd78, %fd73, %fd77;
fma.rn.f64 %fd79, %fd94, %fd103, %fd76;
fma.rn.f64 %fd80, %fd94, %fd105, %fd78;
st.shared.v2.f64 [%rd5+256], {%fd79, %fd80};

BB15_18:
bar.sync 0;
add.s32 %r56, %r5, %r2;
mad.lo.s32 %r14, %r56, %r23, %r1;
setp.gt.s32	%p20, %r5, %r6;
@%p20 bra BB15_25;

add.s32 %r57, %r14, %r25;
and.b32 %r58, %r57, 15;
add.s32 %r59, %r14, %r4;
sub.s32 %r15, %r59, %r58;
sub.s32 %r60, %r15, %r14;
setp.lt.u32	%p21, %r7, %r60;
mad.lo.s32 %r61, %r5, 33, %r60;
mul.wide.s32 %rd28, %r61, 16;
mov.u64 %rd29, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb1ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd29, %rd28;
cvta.to.global.u64 %rd30, %rd11;
mul.wide.s32 %rd31, %r15, 16;
add.s64 %rd8, %rd30, %rd31;
@%p21 bra BB15_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd7];
st.global.v2.f64 [%rd8], {%fd81, %fd82};

BB15_21:
add.s32 %r62, %r15, 16;
sub.s32 %r63, %r62, %r14;
setp.lt.u32	%p22, %r7, %r63;
@%p22 bra BB15_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd7+256];
st.global.v2.f64 [%rd8+256], {%fd85, %fd86};

BB15_23:
add.s32 %r64, %r15, 32;
sub.s32 %r65, %r64, %r14;
setp.lt.u32	%p23, %r7, %r65;
@%p23 bra BB15_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd7+512];
st.global.v2.f64 [%rd8+512], {%fd89, %fd90};

BB15_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<66>;
.reg .f64 %fd<107>;
.reg .b64 %rd<32>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r23, %r24, %r25, %r26}, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r27, %r28, %r29, %r30}, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd13, [_Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r31, %ctaid.x;
shl.b32 %r1, %r31, 5;
mov.u32 %r32, %ctaid.y;
shl.b32 %r2, %r32, 4;
mov.u32 %r3, %tid.x;
and.b32 %r4, %r3, 15;
shr.s32 %r5, %r3, 4;
add.s32 %r33, %r28, -1;
sub.s32 %r34, %r33, %r2;
mov.u32 %r35, 15;
min.s32 %r6, %r35, %r34;
add.s32 %r36, %r27, -1;
sub.s32 %r37, %r36, %r1;
mov.u32 %r38, 31;
min.s32 %r7, %r38, %r37;
setp.eq.s32	%p1, %r24, 0;
@%p1 bra BB16_2;

cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd14];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd15, %rd13;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd15];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB16_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p2, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p2 bra BB16_4;

setp.eq.f64	%p3, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p3;
mov.u16 %rs17, %rs1;

BB16_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p4, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p4 bra BB16_6;

setp.eq.f64	%p5, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p5;

BB16_6:
shr.s32 %r8, %r3, 5;
and.b32 %r39, %r3, 31;
setp.gt.s32	%p6, %r39, %r7;
@%p6 bra BB16_12;

add.s32 %r10, %r39, %r1;
add.s32 %r42, %r8, %r2;
mad.lo.s32 %r43, %r42, %r29, %r10;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.s32 %rd17, %r43, 16;
add.s64 %rd1, %rd16, %rd17;
setp.le.s32	%p7, %r8, %r6;
setp.eq.s16	%p8, %rs2, 0;
and.pred %p9, %p8, %p7;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p9 bra BB16_9;
bra.uni BB16_8;

BB16_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd1];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB16_9:
mov.f64 %fd16, %fd101;
mad.lo.s32 %r46, %r8, 33, %r39;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
mul.wide.s32 %rd18, %r46, 16;
mov.u64 %rd19, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd2, %rd19, %rd18;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd2], {%fd46, %fd47};
add.s32 %r47, %r8, 8;
add.s32 %r48, %r47, %r2;
mad.lo.s32 %r49, %r48, %r29, %r10;
mul.wide.s32 %rd21, %r49, 16;
add.s64 %rd3, %rd16, %rd21;
setp.le.s32	%p10, %r47, %r6;
and.pred %p12, %p8, %p10;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p12 bra BB16_11;
bra.uni BB16_10;

BB16_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB16_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd2+4224], {%fd53, %fd54};

BB16_12:
bar.sync 0;
setp.gt.s32	%p13, %r4, %r6;
@%p13 bra BB16_18;

add.s32 %r12, %r4, %r2;
add.s32 %r50, %r5, %r1;
mad.lo.s32 %r51, %r50, %r30, %r12;
cvta.to.global.u64 %rd22, %rd10;
mul.wide.s32 %rd23, %r51, 16;
add.s64 %rd4, %rd22, %rd23;
setp.ge.s32	%p14, %r7, %r5;
setp.eq.s16	%p15, %rs16, 0;
and.pred %p16, %p15, %p14;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB16_15;
bra.uni BB16_14;

BB16_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB16_15:
mov.f64 %fd24, %fd106;
mad.lo.s32 %r52, %r4, 33, %r5;
mul.wide.s32 %rd24, %r52, 16;
mov.u64 %rd25, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd5, %rd25, %rd24;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd5];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
sub.f64 %fd68, %fd65, %fd67;
fma.rn.f64 %fd69, %fd94, %fd24, %fd66;
st.shared.v2.f64 [%rd5], {%fd68, %fd69};
add.s32 %r53, %r5, 16;
add.s32 %r54, %r53, %r1;
mad.lo.s32 %r55, %r54, %r30, %r12;
mul.wide.s32 %rd27, %r55, 16;
add.s64 %rd6, %rd22, %rd27;
setp.ge.s32	%p17, %r7, %r53;
and.pred %p19, %p15, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB16_17;
bra.uni BB16_16;

BB16_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd6];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB16_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd5+256];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd5+256], {%fd80, %fd79};

BB16_18:
bar.sync 0;
add.s32 %r56, %r5, %r2;
mad.lo.s32 %r14, %r56, %r23, %r1;
setp.gt.s32	%p20, %r5, %r6;
@%p20 bra BB16_25;

add.s32 %r57, %r14, %r25;
and.b32 %r58, %r57, 15;
add.s32 %r59, %r14, %r4;
sub.s32 %r15, %r59, %r58;
sub.s32 %r60, %r15, %r14;
setp.lt.u32	%p21, %r7, %r60;
mad.lo.s32 %r61, %r5, 33, %r60;
mul.wide.s32 %rd28, %r61, 16;
mov.u64 %rd29, _Z11geam_kernelI7double2Lb0ELb1ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd7, %rd29, %rd28;
cvta.to.global.u64 %rd30, %rd11;
mul.wide.s32 %rd31, %r15, 16;
add.s64 %rd8, %rd30, %rd31;
@%p21 bra BB16_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd7];
st.global.v2.f64 [%rd8], {%fd81, %fd82};

BB16_21:
add.s32 %r62, %r15, 16;
sub.s32 %r63, %r62, %r14;
setp.lt.u32	%p22, %r7, %r63;
@%p22 bra BB16_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd7+256];
st.global.v2.f64 [%rd8+256], {%fd85, %fd86};

BB16_23:
add.s32 %r64, %r15, 32;
sub.s32 %r65, %r64, %r14;
setp.lt.u32	%p23, %r7, %r65;
@%p23 bra BB16_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd7+512];
st.global.v2.f64 [%rd8+512], {%fd89, %fd90};

BB16_25:
ret;
}


.visible .entry _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_(
.param .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0[64],
.param .u64 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1,
.param .u64 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2,
.param .u64 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3,
.param .u64 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4,
.param .u64 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5
)
.maxntid 256, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<18>;
.reg .b32 %r<75>;
.reg .f64 %fd<107>;
.reg .b64 %rd<29>;

	.shared .align 16 .b8 _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs[8448];

ld.param.v4.u32 {%r18, %r19, %r20, %r21}, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+48];
ld.param.v4.u32 {%r22, %r23, %r24, %r25}, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+32];
ld.param.f64 %fd94, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+24];
ld.param.f64 %fd93, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+16];
ld.param.f64 %fd96, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0+8];
ld.param.f64 %fd95, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_0];
ld.param.u64 %rd8, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_1];
ld.param.u64 %rd9, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_2];
ld.param.u64 %rd10, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_3];
ld.param.u64 %rd11, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_4];
ld.param.u64 %rd12, [_Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5__param_5];
mov.u32 %r26, %ctaid.x;
shl.b32 %r1, %r26, 5;
mov.u32 %r27, %ctaid.y;
shl.b32 %r2, %r27, 4;
add.s32 %r28, %r23, -1;
sub.s32 %r29, %r28, %r2;
mov.u32 %r30, 15;
min.s32 %r3, %r30, %r29;
add.s32 %r31, %r22, -1;
sub.s32 %r32, %r31, %r1;
mov.u32 %r33, 31;
min.s32 %r4, %r33, %r32;
setp.eq.s32	%p2, %r19, 0;
@%p2 bra BB17_2;

cvta.to.global.u64 %rd13, %rd11;
ld.global.nc.v2.f64 {%fd33, %fd34}, [%rd13];
mov.f64 %fd95, %fd33;
mov.f64 %fd96, %fd34;
cvta.to.global.u64 %rd14, %rd12;
ld.global.nc.v2.f64 {%fd35, %fd36}, [%rd14];
mov.f64 %fd93, %fd35;
mov.f64 %fd94, %fd36;

BB17_2:
mov.u16 %rs13, 0;
setp.neu.f64	%p3, %fd95, 0d0000000000000000;
mov.u16 %rs17, %rs13;
@%p3 bra BB17_4;

setp.eq.f64	%p4, %fd96, 0d0000000000000000;
selp.u16	%rs1, 1, 0, %p4;
mov.u16 %rs17, %rs1;

BB17_4:
mov.u16 %rs2, %rs17;
setp.neu.f64	%p5, %fd93, 0d0000000000000000;
mov.u16 %rs16, %rs13;
@%p5 bra BB17_6;

setp.eq.f64	%p6, %fd94, 0d0000000000000000;
selp.u16	%rs16, 1, 0, %p6;

BB17_6:
mov.u32 %r34, %tid.x;
and.b32 %r35, %r34, 31;
add.s32 %r5, %r35, %r1;
setp.gt.s32	%p7, %r35, %r4;
shr.s32 %r36, %r34, 5;
mad.lo.s32 %r37, %r36, 33, %r35;
mul.wide.s32 %rd15, %r37, 16;
mov.u64 %rd16, _Z11geam_kernelI7double2Lb0ELb0ELb0ELb0ELi5ELi4ELi4ELb1EEv16cublasGeamParamsIT_EPKS2_S5_PS2_S5_S5_$__cuda_local_var_23950_36_non_const_Cs;
add.s64 %rd1, %rd16, %rd15;
@%p7 bra BB17_12;

setp.eq.s16	%p8, %rs2, 0;
add.s32 %r40, %r36, %r2;
mad.lo.s32 %r41, %r40, %r24, %r5;
cvta.to.global.u64 %rd17, %rd8;
mul.wide.s32 %rd18, %r41, 16;
add.s64 %rd2, %rd17, %rd18;
setp.le.s32	%p9, %r36, %r3;
and.pred %p10, %p8, %p9;
mov.f64 %fd38, 0d0000000000000000;
mov.f64 %fd97, %fd38;
mov.f64 %fd101, %fd38;
@!%p10 bra BB17_9;
bra.uni BB17_8;

BB17_8:
ld.global.nc.v2.f64 {%fd39, %fd40}, [%rd2];
mov.f64 %fd97, %fd39;
mov.f64 %fd14, %fd40;
mov.f64 %fd101, %fd14;

BB17_9:
mov.f64 %fd16, %fd101;
mul.f64 %fd43, %fd96, %fd16;
mul.f64 %fd44, %fd95, %fd97;
mul.f64 %fd45, %fd95, %fd16;
sub.f64 %fd46, %fd44, %fd43;
fma.rn.f64 %fd47, %fd96, %fd97, %fd45;
st.shared.v2.f64 [%rd1], {%fd46, %fd47};
add.s32 %r44, %r36, 8;
add.s32 %r45, %r44, %r2;
mad.lo.s32 %r46, %r45, %r24, %r5;
mul.wide.s32 %rd20, %r46, 16;
add.s64 %rd3, %rd17, %rd20;
setp.le.s32	%p11, %r44, %r3;
and.pred %p13, %p8, %p11;
mov.f64 %fd98, %fd38;
mov.f64 %fd100, %fd38;
@!%p13 bra BB17_11;
bra.uni BB17_10;

BB17_10:
ld.global.nc.v2.f64 {%fd48, %fd49}, [%rd3];
mov.f64 %fd98, %fd48;
mov.f64 %fd100, %fd49;

BB17_11:
mul.f64 %fd50, %fd96, %fd100;
mul.f64 %fd51, %fd95, %fd98;
mul.f64 %fd52, %fd95, %fd100;
sub.f64 %fd53, %fd51, %fd50;
fma.rn.f64 %fd54, %fd96, %fd98, %fd52;
st.shared.v2.f64 [%rd1+4224], {%fd53, %fd54};

BB17_12:
bar.sync 0;
@%p7 bra BB17_18;

setp.eq.s16	%p14, %rs16, 0;
add.s32 %r51, %r36, %r2;
mad.lo.s32 %r52, %r51, %r25, %r5;
cvta.to.global.u64 %rd21, %rd9;
mul.wide.s32 %rd22, %r52, 16;
add.s64 %rd4, %rd21, %rd22;
setp.le.s32	%p15, %r36, %r3;
and.pred %p16, %p14, %p15;
mov.f64 %fd56, 0d0000000000000000;
mov.f64 %fd102, %fd56;
mov.f64 %fd106, %fd56;
@!%p16 bra BB17_15;
bra.uni BB17_14;

BB17_14:
ld.global.nc.v2.f64 {%fd57, %fd58}, [%rd4];
mov.f64 %fd21, %fd57;
mov.f64 %fd102, %fd58;
mov.f64 %fd106, %fd21;

BB17_15:
mov.f64 %fd24, %fd106;
ld.shared.v2.f64 {%fd61, %fd62}, [%rd1];
fma.rn.f64 %fd65, %fd93, %fd24, %fd61;
fma.rn.f64 %fd66, %fd93, %fd102, %fd62;
mul.f64 %fd67, %fd94, %fd102;
fma.rn.f64 %fd68, %fd94, %fd24, %fd66;
sub.f64 %fd69, %fd65, %fd67;
st.shared.v2.f64 [%rd1], {%fd69, %fd68};
add.s32 %r55, %r36, 8;
add.s32 %r56, %r55, %r2;
mad.lo.s32 %r57, %r56, %r25, %r5;
mul.wide.s32 %rd24, %r57, 16;
add.s64 %rd5, %rd21, %rd24;
setp.le.s32	%p17, %r55, %r3;
and.pred %p19, %p14, %p17;
mov.f64 %fd103, %fd56;
mov.f64 %fd105, %fd56;
@!%p19 bra BB17_17;
bra.uni BB17_16;

BB17_16:
ld.global.nc.v2.f64 {%fd70, %fd71}, [%rd5];
mov.f64 %fd105, %fd70;
mov.f64 %fd103, %fd71;

BB17_17:
ld.shared.v2.f64 {%fd72, %fd73}, [%rd1+4224];
fma.rn.f64 %fd76, %fd93, %fd105, %fd72;
fma.rn.f64 %fd77, %fd93, %fd103, %fd73;
mul.f64 %fd78, %fd94, %fd103;
fma.rn.f64 %fd79, %fd94, %fd105, %fd77;
sub.f64 %fd80, %fd76, %fd78;
st.shared.v2.f64 [%rd1+4224], {%fd80, %fd79};

BB17_18:
bar.sync 0;
shr.s32 %r59, %r34, 4;
add.s32 %r60, %r59, %r2;
mad.lo.s32 %r9, %r60, %r18, %r1;
setp.gt.s32	%p20, %r59, %r3;
@%p20 bra BB17_25;

add.s32 %r63, %r9, %r20;
and.b32 %r64, %r63, 15;
and.b32 %r66, %r34, 15;
add.s32 %r67, %r9, %r66;
sub.s32 %r10, %r67, %r64;
sub.s32 %r69, %r10, %r9;
setp.lt.u32	%p21, %r4, %r69;
mad.lo.s32 %r70, %r59, 33, %r69;
mul.wide.s32 %rd25, %r70, 16;
add.s64 %rd6, %rd16, %rd25;
cvta.to.global.u64 %rd27, %rd10;
mul.wide.s32 %rd28, %r10, 16;
add.s64 %rd7, %rd27, %rd28;
@%p21 bra BB17_21;

ld.shared.v2.f64 {%fd81, %fd82}, [%rd6];
st.global.v2.f64 [%rd7], {%fd81, %fd82};

BB17_21:
add.s32 %r71, %r10, 16;
sub.s32 %r72, %r71, %r9;
setp.lt.u32	%p22, %r4, %r72;
@%p22 bra BB17_23;

ld.shared.v2.f64 {%fd85, %fd86}, [%rd6+256];
st.global.v2.f64 [%rd7+256], {%fd85, %fd86};

BB17_23:
add.s32 %r73, %r10, 32;
sub.s32 %r74, %r73, %r9;
setp.lt.u32	%p23, %r4, %r74;
@%p23 bra BB17_25;

ld.shared.v2.f64 {%fd89, %fd90}, [%rd6+512];
st.global.v2.f64 [%rd7+512], {%fd89, %fd90};

BB17_25:
ret;
}


