 input: /home/magnago/benchmarks/ltl_timed_automata/critical_region/divine/critical_region_0003.xml
 property { 0 }: (G !( pc0_error && pc1_error)) -> (G F id0)
 ------------------- OWCTY -------------------
 initialise...		    MAP/ET
 ============================================= 
           The property DOES NOT hold      
 ============================================= 
 generating counterexample...      
===== Trace from initial =====

Counter = initial, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = notready, prop = 0
.id = 0
0 ≤ PC0.x-_aux	0 ≤ PC1.x-_aux
0 ≤ PC2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = notready, prop = 1
.id = 1
_aux < 1	0 ≤ PC0.x-_aux
0 ≤ PC1.x-_aux	0 ≤ PC2.x-_aux

URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = testing, prop = 2
.id = 1
1 ≤ PC0.x	1 ≤ PC1.x
0 < PC2.x ≤ 25	_aux ≤ 0
0 ≤ PC0.x-PC2.x	1 ≤ PC0.x-_aux
0 ≤ PC1.x-PC2.x	1 ≤ PC1.x-_aux
0 < PC2.x-_aux ≤ 25	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = notready, prop = 2
.id = 1
26 ≤ PC0.x	26 ≤ PC1.x
1 ≤ PC2.x	_aux ≤ 0
26 ≤ PC0.x-_aux	26 ≤ PC1.x-_aux
1 ≤ PC2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = testing, prop = 2
.id = 1
27 ≤ PC0.x	27 ≤ PC1.x
1 ≤ PC2.x ≤ 25	_aux ≤ 0
26 ≤ PC0.x-PC2.x	27 ≤ PC0.x-_aux
26 ≤ PC1.x-PC2.x	27 ≤ PC1.x-_aux
1 ≤ PC2.x-_aux ≤ 25	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = notready, prop = 2
.id = 1
50 < PC0.x	50 < PC1.x
1 ≤ PC2.x	_aux ≤ 0
50 < PC0.x-_aux	50 < PC1.x-_aux
1 ≤ PC2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\



===== The cycle =====

Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = testing, prop = 2
.id = 1
51 < PC0.x	51 < PC1.x
1 ≤ PC2.x ≤ 25	_aux ≤ 0
50 < PC0.x-PC2.x	51 < PC0.x-_aux
50 < PC1.x-PC2.x	51 < PC1.x-_aux
1 ≤ PC2.x-_aux ≤ 25	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
<INF	<INF	<INF	<=0	<INF	\
<INF	<INF	<INF	<INF	<=0	\


Counter = initCount, A0 = S1, A1 = S1, A2 = S1, PC0 = notready, PC1 = notready, PC2 = notready, prop = 2
.id = 1
50 < PC0.x	50 < PC1.x
1 ≤ PC2.x	_aux ≤ 0
50 < PC0.x-_aux	50 < PC1.x-_aux
1 ≤ PC2.x-_aux	
URA state: <=0	<=0	<=0	<=0	<=0	\
<INF	<=0	<INF	<INF	<INF	\
<INF	<INF	<=0	<INF	<INF	\
