// Seed: 4218402253
module module_0 ();
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    output tri id_3,
    output wor id_4,
    input supply0 id_5,
    output logic id_6,
    input supply0 id_7,
    input tri1 id_8,
    input logic id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    input uwire id_13
);
  id_15(
      id_1
  );
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_6 = 1;
    @(posedge -1 + id_12) if (-1) if (id_8) id_6 <= id_9;
    if (1) disable id_16;
    else if (id_16) begin : LABEL_0
      id_4 = id_2 - id_11;
    end
  end
  wire id_17, id_18;
endmodule
