=====
SETUP
33.805
8.527
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
out_s2
8.527
=====
SETUP
34.454
7.877
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.053
n32_s2
7.328
7.877
baud_cnt_9_s0
7.877
=====
SETUP
34.454
7.877
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.053
n35_s2
7.328
7.877
baud_cnt_6_s0
7.877
=====
SETUP
34.454
7.877
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.053
n30_s2
7.328
7.877
baud_cnt_11_s0
7.877
=====
SETUP
34.483
7.849
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.053
n34_s2
7.478
7.849
baud_cnt_7_s0
7.849
=====
SETUP
34.494
7.837
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
n39_s3
7.267
7.837
baud_cnt_2_s0
7.837
=====
SETUP
34.514
7.817
42.331
clk_ibuf
0.000
2.088
baud_cnt_0_s0
5.329
5.561
n36_s3
5.743
6.298
n30_s3
6.500
7.070
n31_s2
7.247
7.817
baud_cnt_10_s0
7.817
=====
SETUP
34.689
7.642
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
n38_s2
7.093
7.642
baud_cnt_3_s0
7.642
=====
SETUP
34.689
7.642
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
n37_s2
7.093
7.642
baud_cnt_4_s0
7.642
=====
SETUP
34.689
7.642
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
n36_s2
7.093
7.642
baud_cnt_5_s0
7.642
=====
SETUP
34.877
7.455
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_2_s0
7.455
=====
SETUP
34.877
7.455
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_3_s0
7.455
=====
SETUP
34.877
7.455
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_4_s0
7.455
=====
SETUP
34.877
7.455
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_5_s0
7.455
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_8_s0
7.431
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_7_s0
7.431
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_6_s0
7.431
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_1_s0
7.431
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_0_s0
7.431
=====
SETUP
34.900
7.431
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
shift_reg_9_s0
7.431
=====
SETUP
34.906
7.425
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
bit_cnt_0_s0
7.426
=====
SETUP
34.906
7.425
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
bit_cnt_1_s0
7.426
=====
SETUP
34.906
7.425
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
bit_cnt_2_s0
7.426
=====
SETUP
34.906
7.425
42.331
clk_ibuf
0.000
2.088
baud_cnt_11_s0
5.329
5.560
baud_tick_s5
5.734
6.289
baud_tick_s1
6.536
7.085
bit_cnt_3_s0
7.426
=====
SETUP
35.080
7.251
42.331
clk_ibuf
0.000
2.088
shift_reg_0_s0
5.329
5.561
out_s2
7.251
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
bit_cnt_0_s0
3.583
3.785
n104_s2
3.787
4.019
bit_cnt_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
baud_cnt_0_s0
3.583
3.785
n41_s4
3.787
4.019
baud_cnt_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
baud_cnt_10_s0
3.583
3.785
n31_s2
3.787
4.019
baud_cnt_10_s0
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
bit_cnt_3_s0
3.583
3.785
n101_s1
3.789
4.021
bit_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
baud_cnt_3_s0
3.583
3.785
n38_s2
3.789
4.021
baud_cnt_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
baud_cnt_8_s0
3.583
3.785
n33_s3
3.789
4.021
baud_cnt_8_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
baud_cnt_9_s0
3.583
3.785
n32_s2
3.789
4.021
baud_cnt_9_s0
4.021
=====
HOLD
0.486
4.080
3.594
clk_ibuf
0.000
1.392
baud_cnt_1_s0
3.583
3.785
n40_s2
3.790
4.080
baud_cnt_1_s0
4.080
=====
HOLD
0.537
4.131
3.594
clk_ibuf
0.000
1.392
baud_cnt_2_s0
3.583
3.785
n39_s3
3.787
4.131
baud_cnt_2_s0
4.131
=====
HOLD
0.539
4.133
3.594
clk_ibuf
0.000
1.392
shift_reg_4_s0
3.583
3.784
n97_s1
3.901
4.133
shift_reg_3_s0
4.133
=====
HOLD
0.544
4.138
3.594
clk_ibuf
0.000
1.392
shift_reg_2_s0
3.583
3.784
n99_s1
3.906
4.138
shift_reg_1_s0
4.138
=====
HOLD
0.546
4.139
3.594
clk_ibuf
0.000
1.392
baud_cnt_4_s0
3.583
3.784
n36_s2
3.907
4.139
baud_cnt_5_s0
4.139
=====
HOLD
0.550
4.144
3.594
clk_ibuf
0.000
1.392
bit_cnt_3_s0
3.583
3.784
n102_s2
3.912
4.144
bit_cnt_2_s0
4.144
=====
HOLD
0.557
4.151
3.594
clk_ibuf
0.000
1.392
baud_cnt_11_s0
3.583
3.785
n30_s2
3.787
4.151
baud_cnt_11_s0
4.151
=====
HOLD
0.557
4.151
3.594
clk_ibuf
0.000
1.392
bit_cnt_1_s0
3.583
3.785
n103_s1
3.787
4.151
bit_cnt_1_s0
4.151
=====
HOLD
0.557
4.151
3.594
clk_ibuf
0.000
1.392
baud_cnt_7_s0
3.583
3.785
n34_s2
3.787
4.151
baud_cnt_7_s0
4.151
=====
HOLD
0.559
4.153
3.594
clk_ibuf
0.000
1.392
baud_cnt_4_s0
3.583
3.785
n37_s2
3.789
4.153
baud_cnt_4_s0
4.153
=====
HOLD
0.559
4.153
3.594
clk_ibuf
0.000
1.392
baud_cnt_6_s0
3.583
3.785
n35_s2
3.789
4.153
baud_cnt_6_s0
4.153
=====
HOLD
0.651
4.245
3.594
clk_ibuf
0.000
1.392
shift_reg_8_s0
3.583
3.784
n93_s1
3.901
4.245
shift_reg_7_s0
4.245
=====
HOLD
0.651
4.245
3.594
clk_ibuf
0.000
1.392
shift_reg_7_s0
3.583
3.784
n94_s2
3.901
4.245
shift_reg_6_s0
4.245
=====
HOLD
0.651
4.245
3.594
clk_ibuf
0.000
1.392
shift_reg_5_s0
3.583
3.784
n96_s1
3.901
4.245
shift_reg_4_s0
4.245
=====
HOLD
0.651
4.245
3.594
clk_ibuf
0.000
1.392
shift_reg_1_s0
3.583
3.784
n100_s2
3.901
4.245
shift_reg_0_s0
4.245
=====
HOLD
0.656
4.250
3.594
clk_ibuf
0.000
1.392
shift_reg_6_s0
3.583
3.784
n95_s1
3.906
4.250
shift_reg_5_s0
4.250
=====
HOLD
0.656
4.250
3.594
clk_ibuf
0.000
1.392
shift_reg_3_s0
3.583
3.784
n98_s1
3.906
4.250
shift_reg_2_s0
4.250
=====
HOLD
0.671
4.265
3.594
clk_ibuf
0.000
1.392
shift_reg_9_s0
3.583
3.784
n92_s2
3.901
4.265
shift_reg_8_s0
4.265
