## Timing constraints

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets usb_txe_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets usb_rxf_IBUF]

## PHYSICAL CONSTRAINTS
# IO standards

set_property PULLTYPE PULLUP [get_ports sc_NORT1]
set_property PULLTYPE PULLUP [get_ports sc_clk_sm]

set_property IOSTANDARD LVDS_25 [get_ports ADC_*]
set_property IOSTANDARD LVCMOS25 [get_ports nCNV]
set_property IOSTANDARD LVCMOS25 [get_ports nCMOS]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {T_p[*]}]
set_property IOSTANDARD LVDS_25 [get_ports {T_n[*]}]
set_property IOSTANDARD LVDS_25 [get_ports CLK_*]
#set_property IOSTANDARD LVDS_25 [get_ports val_evt*]
#set_property IOSTANDARD LVDS_25 [get_ports LVDS_out_p]
set_property IOSTANDARD LVCMOS33 [get_ports usb*]
set_property IOSTANDARD LVCMOS33 [get_ports npwr_reset]
set_property IOSTANDARD LVCMOS33 [get_ports LED]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {IO_FPGA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports SCL_275]
set_property IOSTANDARD LVCMOS33 [get_ports SDA_275]
set_property IOSTANDARD LVCMOS12 [get_ports sc_NORT1]
set_property IOSTANDARD LVCMOS12 [get_ports sc_NORT2]
set_property IOSTANDARD LVCMOS12 [get_ports sc_NORTQ]
set_property IOSTANDARD LVCMOS12 [get_ports sc_ck_read]
set_property IOSTANDARD LVCMOS12 [get_ports sc_clk_sm]
set_property IOSTANDARD LVCMOS12 [get_ports sc_errorb]
set_property IOSTANDARD LVCMOS12 [get_ports sc_holdext]
set_property IOSTANDARD LVCMOS12 [get_ports sc_outd_probe]
set_property IOSTANDARD LVCMOS12 [get_ports sc_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports sc_rstb_i2c]
set_property IOSTANDARD LVCMOS12 [get_ports sc_rstb_probe]
set_property IOSTANDARD LVCMOS12 [get_ports sc_rstb_sc]
set_property IOSTANDARD LVCMOS12 [get_ports sc_rstn_read]
set_property IOSTANDARD LVCMOS12 [get_ports sc_scl]
set_property IOSTANDARD LVCMOS12 [get_ports sc_sda]
set_property IOSTANDARD LVCMOS12 [get_ports sc_trigext]
set_property IOSTANDARD LVCMOS12 [get_ports sc_val_evt]

# Package pins
# Clock capable pins (MRCC / SRCC)
set_property PACKAGE_PIN V4 [get_ports CLK_100M_p]
set_property PACKAGE_PIN W4 [get_ports CLK_100M_n]

set_property PACKAGE_PIN AB21 [get_ports npwr_reset]

#RADIOROC
set_property PACKAGE_PIN T14  [get_ports sc_scl]
set_property PACKAGE_PIN V15  [get_ports sc_sda]
set_property PACKAGE_PIN T15  [get_ports sc_clk_sm]
set_property PACKAGE_PIN AA16 [get_ports sc_val_evt]
set_property PACKAGE_PIN AB13 [get_ports sc_errorb]
set_property PACKAGE_PIN W12  [get_ports sc_rstn_read]
set_property PACKAGE_PIN Y17  [get_ports sc_ck_read]
set_property PACKAGE_PIN Y16  [get_ports sc_reset_n]
set_property PACKAGE_PIN V13  [get_ports sc_rstb_sc]
set_property PACKAGE_PIN W16  [get_ports sc_rstb_probe]
set_property PACKAGE_PIN U15  [get_ports sc_rstb_i2c]
set_property PACKAGE_PIN AB11 [get_ports sc_outd_probe]
set_property PACKAGE_PIN AB12 [get_ports sc_holdext]
set_property PACKAGE_PIN AB10 [get_ports sc_trigext]
set_property PACKAGE_PIN Y12  [get_ports sc_NORT2]
set_property PACKAGE_PIN AA11 [get_ports sc_NORT1]
set_property PACKAGE_PIN V10  [get_ports sc_NORTQ]

#Triggers from radioroc
set_property PACKAGE_PIN E16 [get_ports {T_p[63]}]
set_property PACKAGE_PIN J19 [get_ports {T_p[62]}]
set_property PACKAGE_PIN D14 [get_ports {T_p[61]}]
set_property PACKAGE_PIN G15 [get_ports {T_p[60]}]
set_property PACKAGE_PIN E21 [get_ports {T_p[59]}]
set_property PACKAGE_PIN M13 [get_ports {T_p[58]}]
set_property PACKAGE_PIN F18 [get_ports {T_p[57]}]
set_property PACKAGE_PIN B15 [get_ports {T_p[56]}]
set_property PACKAGE_PIN A18 [get_ports {T_p[55]}]
set_property PACKAGE_PIN J15 [get_ports {T_p[54]}]
set_property PACKAGE_PIN B21 [get_ports {T_p[53]}]
set_property PACKAGE_PIN G21 [get_ports {T_p[52]}]
set_property PACKAGE_PIN E22 [get_ports {T_p[51]}]
set_property PACKAGE_PIN C22 [get_ports {T_p[50]}]
set_property PACKAGE_PIN B20 [get_ports {T_p[49]}]
set_property PACKAGE_PIN D20 [get_ports {T_p[48]}]
set_property PACKAGE_PIN J20 [get_ports {T_p[47]}]
set_property PACKAGE_PIN E19 [get_ports {T_p[46]}]
set_property PACKAGE_PIN B17 [get_ports {T_p[45]}]
set_property PACKAGE_PIN F19 [get_ports {T_p[44]}]
set_property PACKAGE_PIN A15 [get_ports {T_p[43]}]
set_property PACKAGE_PIN C18 [get_ports {T_p[42]}]
set_property PACKAGE_PIN H17 [get_ports {T_p[41]}]
set_property PACKAGE_PIN G17 [get_ports {T_p[40]}]
set_property PACKAGE_PIN C13 [get_ports {T_p[39]}]
set_property PACKAGE_PIN F16 [get_ports {T_p[38]}]
set_property PACKAGE_PIN F13 [get_ports {T_p[37]}]
set_property PACKAGE_PIN D17 [get_ports {T_p[36]}]
set_property PACKAGE_PIN C14 [get_ports {T_p[35]}]
set_property PACKAGE_PIN M6  [get_ports {T_p[34]}]
set_property PACKAGE_PIN K21 [get_ports {T_p[33]}]
set_property PACKAGE_PIN E13 [get_ports {T_p[32]}]
set_property PACKAGE_PIN J14 [get_ports {T_p[31]}]
set_property PACKAGE_PIN L5  [get_ports {T_p[30]}]
set_property PACKAGE_PIN L19 [get_ports {T_p[29]}]
set_property PACKAGE_PIN M18 [get_ports {T_p[28]}]
set_property PACKAGE_PIN K13 [get_ports {T_p[27]}]
set_property PACKAGE_PIN P6  [get_ports {T_p[26]}]
set_property PACKAGE_PIN N18 [get_ports {T_p[25]}]
set_property PACKAGE_PIN K6  [get_ports {T_p[24]}]
set_property PACKAGE_PIN M3  [get_ports {T_p[23]}]
set_property PACKAGE_PIN P5  [get_ports {T_p[22]}]
set_property PACKAGE_PIN J5  [get_ports {T_p[21]}]
set_property PACKAGE_PIN R3  [get_ports {T_p[20]}]
set_property PACKAGE_PIN F3  [get_ports {T_p[19]}]
set_property PACKAGE_PIN H4  [get_ports {T_p[18]}]
set_property PACKAGE_PIN E2  [get_ports {T_p[17]}]
set_property PACKAGE_PIN P2  [get_ports {T_p[16]}]
set_property PACKAGE_PIN L3  [get_ports {T_p[15]}]
set_property PACKAGE_PIN K2  [get_ports {T_p[14]}]
set_property PACKAGE_PIN H3  [get_ports {T_p[13]}]
set_property PACKAGE_PIN K1  [get_ports {T_p[12]}]
set_property PACKAGE_PIN M1  [get_ports {T_p[11]}]
set_property PACKAGE_PIN L16 [get_ports {T_p[10]}]
set_property PACKAGE_PIN N4  [get_ports {T_p[9]}]
set_property PACKAGE_PIN N22 [get_ports {T_p[8]}]
set_property PACKAGE_PIN C2  [get_ports {T_p[7]}]
set_property PACKAGE_PIN E1  [get_ports {T_p[6]}]
set_property PACKAGE_PIN G1  [get_ports {T_p[5]}]
set_property PACKAGE_PIN K18 [get_ports {T_p[4]}]
set_property PACKAGE_PIN K4  [get_ports {T_p[3]}]
set_property PACKAGE_PIN R1  [get_ports {T_p[2]}]
set_property PACKAGE_PIN B1  [get_ports {T_p[1]}]
set_property PACKAGE_PIN H2  [get_ports {T_p[0]}]

# ADC
set_property PACKAGE_PIN  [get_ports ADC_SCKHG_p]
set_property PACKAGE_PIN  [get_ports ADC_SCKHG_n]
set_property PACKAGE_PIN  [get_ports ADC_SCKLG_p]
set_property PACKAGE_PIN  [get_ports ADC_SCKLG_n]
set_property PACKAGE_PIN  [get_ports ADC_HG_p]
set_property PACKAGE_PIN  [get_ports ADC_HG_n]
set_property PACKAGE_PIN  [get_ports ADC_LG_p]
set_property PACKAGE_PIN  [get_ports ADC_LG_n]
set_property PACKAGE_PIN F15 [get_ports nCNV]
set_property PACKAGE_PIN J16 [get_ports nCMOS]

set_property PACKAGE_PIN  [get_ports SCL_275]
set_property PACKAGE_PIN  [get_ports SDA_275]

# User debug
set_property PACKAGE_PIN [get_ports {IO_FPGA[5]}]
set_property PACKAGE_PIN [get_ports {IO_FPGA[4]}]
set_property PACKAGE_PIN [get_ports {IO_FPGA[3]}]
set_property PACKAGE_PIN [get_ports {IO_FPGA[2]}]
set_property PACKAGE_PIN [get_ports {IO_FPGA[1]}]
set_property PACKAGE_PIN [get_ports {IO_FPGA[0]}]
set_property PACKAGE_PIN [get_ports LED]

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports pulse]

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports uartRx]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports uartTx]

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports extTrg]

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports initDone]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports busy]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports running]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports dacSDI]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports dacSCLK]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports dacCS]

set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports readRq]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports cs]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports sclk]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports mosi]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN } [get_ports miso]

set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
