
*** Running vivado
    with args -log CompletLab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CompletLab4.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CompletLab4.tcl -notrace
Command: synth_design -top CompletLab4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 362.031 ; gain = 100.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CompletLab4' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:21]
INFO: [Synth 8-3491] module 'MOD_5' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MOD_5.vhd:8' bound to instance 'U0' of component 'MOD_5' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MOD_5' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MOD_5.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MOD_5' (1#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MOD_5.vhd:15]
INFO: [Synth 8-3491] module 'MULT_2' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MULT_2.vhd:4' bound to instance 'U1' of component 'MULT_2' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:83]
INFO: [Synth 8-638] synthesizing module 'MULT_2' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MULT_2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MULT_2' (2#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MULT_2.vhd:11]
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MUX_2_1.vhd:4' bound to instance 'U2' of component 'MUX_2_1' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:88]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MUX_2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1' (3#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/MUX_2_1.vhd:13]
INFO: [Synth 8-3491] module 'BIN_2_DEC' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/BIN_2_DEC.vhd:6' bound to instance 'U3' of component 'BIN_2_DEC' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:95]
INFO: [Synth 8-638] synthesizing module 'BIN_2_DEC' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/BIN_2_DEC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BIN_2_DEC' (4#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/BIN_2_DEC.vhd:14]
INFO: [Synth 8-3491] module 'DISP_7_SEG_LAB4' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/imports/Lab4/DISP_7_SEG_LAB4.vhd:5' bound to instance 'U4' of component 'DISP_7_SEG_LAB4' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:101]
INFO: [Synth 8-638] synthesizing module 'DISP_7_SEG_LAB4' [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/imports/Lab4/DISP_7_SEG_LAB4.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'DISP_7_SEG_LAB4' (5#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/imports/Lab4/DISP_7_SEG_LAB4.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CompletLab4' (6#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/sources_1/new/CompletLab4.vhd:21]
WARNING: [Synth 8-3331] design MULT_2 has unconnected port A[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 418.711 ; gain = 156.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.711 ; gain = 156.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 418.711 ; gain = 156.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/constrs_1/new/Lab4.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/constrs_1/new/Lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.srcs/constrs_1/new/Lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CompletLab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CompletLab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.477 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.477 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 741.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 741.477 ; gain = 479.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 741.477 ; gain = 479.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 741.477 ; gain = 479.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "S" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 741.477 ; gain = 479.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MOD_5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module MUX_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module BIN_2_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module DISP_7_SEG_LAB4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design CompletLab4 has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design CompletLab4 has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design CompletLab4 has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design CompletLab4 has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design CompletLab4 has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design CompletLab4 has port AN[2] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U4/D7S_CA_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 741.477 ; gain = 479.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 756.480 ; gain = 494.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 756.555 ; gain = 494.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U4/D7S_CA_reg[4]' (FD) to 'U4/D7S_CA_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT4   |     1|
|5     |LUT5   |     4|
|6     |LUT6   |     6|
|7     |MUXF7  |     5|
|8     |FDRE   |    24|
|9     |IBUF   |     7|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    71|
|2     |  U4     |DISP_7_SEG_LAB4 |    47|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 766.590 ; gain = 182.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 766.590 ; gain = 504.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 778.289 ; gain = 529.773
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_4/project_4.runs/synth_1/CompletLab4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CompletLab4_utilization_synth.rpt -pb CompletLab4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 14:41:07 2019...
