
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>Chip Scale Review Magazine : Tech Monthly</title>
<meta name="Description" content="" />
<meta name="Keywords" content="" />
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<meta name="copyright" content="2014 Chip Scale Review Magazine" />
<link type="text/css" rel="stylesheet" href="../elements/main.css" />
<link rel="stylesheet" href="../css/prettyPhoto.css" type="text/css" media="screen" charset="utf-8" />
<link rel="stylesheet" href="../css/colorbox.css" type="text/css" media="screen" charset="utf-8" />
<script type="text/javascript" src="../code.jquery.com/jquery-1.10.1.min.js"></script>
<script type="text/javascript" src="../js/jquery.colorbox.js"></script>
<script type="text/javascript">
	var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
	document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
</script>
<script type="text/javascript">
	var pageTracker = _gat._getTracker("UA-5946659-1");
	pageTracker._trackPageview();
</script>
<script type="text/javascript">
	sfHover = function() {
		var sfEls = document.getElementById("main-front-nav").getElementsByTagName("LI");
		for (var i=0; i<sfEls.length; i++) {
			sfEls[i].onmouseover=function() {
				this.className+=" sfhover";
			}
			sfEls[i].onmouseout=function() {
				this.className=this.className.replace(new RegExp(" sfhover\\b"), "");
			}
		}
	}
	if (window.attachEvent) window.attachEvent("onload", sfHover);
</script>
</head>
<body>
	<div id="main-front">
		<div id="main-front-header"><div>The International Magazine for Device and Wafer-Level Test, Assembly, and Packaging Addressing High-density Interconnection of Microelectronic IC's including 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic and Other Wafer-fabricated Devices for the 21st Century</div></div>
<div id="main-front-issue" style="background-image:url(http://www.chipscalereview.com/issues/0714/images/current.jpg)">
<div id="copy"><span class="gold-color" style="font-weight:bold;font-size:20px;">Current Issue: <span style="color:#FFFFFF">July - August 2014</span></span>
<ul>
	<li>Solder alloy trends and technologies in semiconductor packaging and assembly</li>
	<li>Sapphire as a sensor platform</li>
	<li>Scalable approaches for 2.5D IC assembly</li>
	<li>3D inspection challenges of copper pillar bumps</li>
	<li>Cost-effective lithography for large area interposers</li>
	<li>High-vacuum wafer bonding for hermetic sealing of novel MEMS devices</li>
</ul>
<a href="http://issuu.com/chipscalereview/docs/chipscale_july-aug/0"><div class="button">Read the Issue</div></a>
<a href="../issues/0714/content/CSR_July-August-2014_digital.pdf"><div class="button">Download Issue</div></a>
<a href="../subscription/subscribe.php.htm"><div class="button gold-color" style="font-style:italic">Subscribe</div></a>
</div>
</div>		<div id="main-front-tab-bar">
			<ul id="main-front-nav">
            	<li><a href="../default.htm">Home</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#">Editorial Advisory Board</a>
                	<ul>
                    	<li><a href="../editorial-advisory-board/rolf-aschenbrenner.php.htm">Rolf Aschenbrenner</a></li>
                    	<li><a href="../editorial-advisory-board/thomas-di-stefano.php.htm">Tom Di Stefano</a></li>
                    	<li><a href="../editorial-advisory-board/joseph-fjelstad.php.htm">Joseph Fjelstad</a></li>
                        <li><a href="../editorial-advisory-board/arun-gowda.php.htm">Arun Gowda</a></li>
                        <li><a href="../editorial-advisory-board/john-lau.php.htm">John Lau</a></li>
                        <li><a href="../editorial-advisory-board/andy-mackie.php.htm">Andy Mackie (Chair)</a></li>
                        <li><a href="../editorial-advisory-board/venky-sundaram.php.htm">Venky Sundaram</a></li>
                        <li><a href="../editorial-advisory-board/fred-taber.php.htm">Fred Taber</a></li>
                        <li><a href="../editorial-advisory-board/leon-tingyu.php.htm">Leon Tingyu</a></li>
                        <li><a href="../editorial-advisory-board/francoise-von-trapp.php.htm">Fran&ccedil;oise von Trapp</a></li>
                      </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#" target="_blank">IWLPC</a>
                	<ul>
                    	<li>
                        	<a href="http://www.iwlpc.com/" target="_blank" style="display:inline-block">IWLPC 2013</a><br />
                            &nbsp;&nbsp;&mdash;<a href="../www.iwlpc.com/files/IWLPC_2013_Program_Brochure.pdf" style="display:inline-block">Download the program brochure!</a>
                        </li>
                    	<li><a href="../iwlpc/IWLPC-Review-2012.pdf">IWLPC 2012</a></li>
                    	<li><a href="../iwlpc/iwlpc-2011.php.htm">IWLPC 2011</a></li>
                    </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="#">CSR Tech Monthly</a>
                	<ul>
                    	<li><a href="csrtm-0614-front.php.htm">Keeping pace with the packaging evolution - June 2014</a></li>
                        
                    	<li><a href="csrtm-0514-front.php.htm">2.5D TSV enablement of a multiple processor SiP - May 2014</a></li>
                    
                    	<li><a href="csrtm-0414-front.php.htm">A cost-effective platform for heterogeneous 2.5D ICs - April 2014</a></li>
                    	<li><a href="csrtm-0414-semi.php.htm">Standards Update: Enabling 3DS IC manufacturing<br />through SEMI Standards - April 2014</a></li>
                        <li><a href="csrtm-0414-feol.php.htm">Market Update: FEOL materials creep into advanced<br />packaging - April 2014</a></li>
                        
                    	<li><a href="csrtm-0314-front.php.htm">Challenges and opportunities in advanced IC packaging - March 2014</a></li>
                    	<li><a href="csrtm-0314-3d.php.htm">3D TSV ICs &ndash; "We are Ready!" - March 2014</a></li>
                        <li><a href="csrtm-0314-silicon-interposers.php.htm">Silicon Interposers with Integrated Passive Devices: Ultra-<br />
Miniaturized Solution using 2.5D Packaging Platform - March 2014</a></li>
                    
                    	<li><a href="csrtm-0214-front.php.htm">Evaluating conductive die-attach films for gallium arsenide-based<br />packages - February 2014</a></li>
                        
                    	<li><a href="csrtm-0114-front.php.htm">Packaging tomorrow's devices: an equipment<br />vendor's perspective - January 2014</a></li>
                    	<li><a href="csrtm-0114-semicon-markets.php.htm">Semiconductor market and packaging trends - January 2014</a></li>
                       	<li><a href="csrtm-0114-mobile.php.htm">Mobile products: driving developments in materials<br />for packaging and assembly - January 2014</a></li>
                        
                    	<li><a href="csrtm-1213-front.php.htm">The future of interposers for semiconductor IC<br />packaging - December 2013</a></li>
                    
                    	<li><a href="csrtm-1113-front.php.htm">International Wafer Level Packaging Conference (IWLPC)<br />turns 10! - November 2013</a></li>
                    	<li><a href="csrtm-1113-nano-materials.php.htm">Bringing new electronic materials to market - November 2013</a></li>
                        
                    	<li><a href="csrtm-1013-front.php.htm">3D Integrated Passive and Active Components (3D IPAC):<br /> 
A new concept for ultra-miniaturized integration of passive and<br />active components - October 2013</a></li>
                                   
                    	<li><a href="csrtm-0813-ti.php.htm">Wide Lead Frames, Big Assembly Challenges - August 2013</a></li>
                        <li><a href="csrtm-0813-semi.php.htm">More than 150 Packaging Experts joint "SEMI Networking Day"<br />titled "Packaging &ndash; Key for System Integration" at NANIUM<br />Facilities in Portugal - August 2013</a></li>
                    
                    	<li><a href="csrtm-0713-smt-interconnections.php.htm">Large Silicon, Glass or Low-CTE Organic Package to Printed<br />Wiring Board SMT Interconnections - July 2013</a></li>
                        <li><a href="csrtm-0713-ers.php.htm">Comparing Coolant Technologies in Semiconductor<br />Wafer Test - July 2013</a></li>
                        
                    	<li><a href="csrtm-0613-evgroup.php.htm">From Sensor Fusion to System Fusion - June 2013</a></li>
                    	
                    	<li><a href="csrtm-0513-solar.php.htm">Solar-Cell Packaging - May 2013</a></li>
                    
                    	<li><a href="csrtm-0413-ti.php.htm">Small Die, Growing Problem - April 2013</a></li>
                        <li><a href="csrtm-0413-amkor.php.htm">Amkor Technology Customer Symposium "Solutions for a<br />Connected World" - April 2013</a></li>
                    
                    	<li><a href="csrtm-0213-henkel.php.htm">New Type of Paste with Enhanced Thermal Conductivity for <br />Modules&mdash; TIM Allows Higher Power Density for Same Ageing<br />Resistance - Feb 2013</a></li>
                    	<li><a href="csrtm-0213-stats.php.htm">STATS ChipPAC and UMC Unveil World's First 3D IC Developed<br />under an Open Ecosystem Model - Feb 2013</a></li>
                        <li><a href="csrtm-0213-ti.php.htm">Semiconductor Industry Leader Urges Congress to Support<br />Basic Scientific Research - Feb 2013</a></li>
                        <li><a href="csrtm-0213-wxic.php.htm">WXIC (Wuhan Xinxin Semiconductor Manufacturing), names industry<br />veteran Simon Yang as CEO and Strengthens Executive Team with<br />Two Industry Veterans - Feb 2013</a></li>
                        <li><a href="csrtm-0213-gsa.php.htm">Global Semiconductor Alliance Adds Three Members to Board<br />of Directors - Feb 2013</a></li>
                        
                    	<li><a href="csrtm-1212-kla.php.htm">KLA-Tencor Launches ICOS&reg; WI-2280 Wafer Inspector For LED<br />and Adjacent Markets - Dec 2012</a></li>
                        <li><a href="csrtm-1212-rudolph.php.htm">Rudolph Enters Back-end Lithography Market With Break Through<br />Total Solution For Advanced Packaging - Dec 2012</a></li>
                        <li><a href="csrtm-1212-boisseau.php.htm">Patrick Boisseau, Head of Leti's Nanomed Program, Elected Chairman<br />Of the European Technology Platform on Nanomedicine - Dec 2012</a></li>
                        <li><a href="csrtm-1212-3d.php.htm">News from 3-D Architectures for Semiconductor Integration<br />and Packaging - Dec 2012</a></li>
                        
                        <li><a href="csrtm-1112-supply-chains.php.htm">Supply Chains for High-Volume Manufacturing of<br>3D IC Integration (ITRI)</a></li>
                        <li><a href="csrtm-1112-novel-embedded.php.htm">Novel Embedded Die Package Technology (Deca Technology)</a></li>
                        <li><a href="csrtm-1112-wafer-level.php.htm">Wafer-Level Test as Full Functional Test Increases Requirements<br />for Spring Probes and Probe Cards (Multitest)</a></li>

                    	<li><a href="csrtm-0712-news.php.htm">SEMICON WEST News - July 2012</a></li>

                    	<li><a href="csrtm-0612-front.php.htm">3-D Integration and Technology at ECTC 2012 - June 2012</a></li>
                    	<li><a href="csrtm-0612-industry-news.php.htm">June News - June 2012</a></li>
                        <li><a href="csrtm-0612-the-back-ends-back-ache.php.htm">The Back End's Back Ache - June 2012</a></li>
                        <li><a href="csrtm-0612-strong-market-for-ics.php.htm">Strong Market for ICS and Their Packaging - June 2012</a></li>

                        <li><a href="csrtm-0512-front.php.htm">10th Annual MEPTEC MEMS Preview - May 2012</a></li>
                    	<li><a href="csrtm-0512-industry-news.php.htm">May News - May 2012</a></li>
                        <li><a href="csrtm-0512-semico.php.htm">Semico IMPACT Conference Series: The IP Ecosystem - May 2012</a></li>
                        <li><a href="csrtm-0512-semiarizona.php.htm">SEMI Arizona Forum: the 450mm Wafer Transition - May 2012</a></li>

                        <li><a href="csrtm-0412-front.php.htm">ECTC 2012 - Apr 2012</a></li>
                    	<li><a href="csrtm-0412-news.php.htm">April News - Apr 2012</a></li>

                        <li><a href="csrtm-0312-front.php.htm">Bits from BiTS Workshop 2012 - Mar 2012</a></li>
                    	<li><a href="csrtm-0312-probe-cards.php.htm">The Art of Probe Cards and Beyond - Mar 2012</a></li>
                        <li><a href="csrtm-0312-industry-news.php.htm">March News - Mar 2012</a></li>

                        <li><a href="csrtm-0212-front.php.htm">2012 BiTS Workshop - Feb 2012</a></li>
                    	<li><a href="csrtm-0212-industry-news.php.htm">February News - Feb 2012</a></li>

                    	<li><a href="csrtm-0112-indium.php.htm">Waiting in the Wings for Semiconductor Assembly? - Jan 2012</a></li>
                    	<li><a href="csrtm-0112-iwlpc-keynote.php.htm">IWLPC 2012 Keynote Announced - Jan 2012</a></li>
                        <li><a href="csrtm-0112-industry-news.php.htm">Industry News - CSRTM - Jan 2012</a></li>
                        <li><a href="csrtm-0112-advanced-icpackages.php.htm">Advanced IC Packages Needed for Handheld Electronics - Jan 2012</a></li>

                        <li><a href="csrtm-1211-industry-news.php.htm">Industry News in 3D - Dec 2011</a></li>

                    	<li><a href="csrtm-1111-deca.php.htm">Deca Technologies: Changing Packaging by 10x - Nov 2011</a></li>
                    	<li><a href="csrtm-1111-recon.php.htm">Recon Instruments Crowned Winner - Nov 2011</a></li>
                        <li><a href="csrtm-1111-news.php.htm">November Industry News: Focus on MEMS- Nov 2011</a></li>
                        <li><a href="csrtm-1111-morita.php.htm">Dispensing Advantages for MEMS Wafer Capping - Nov 2011</a></li>

                        <li><a href="csrtm-1011-front.php.htm">Are We Cool? - October 2011</a></li>
                    	<li><a href="csrtm-1011-news.php.htm">October Industry News - October 2011</a></li>

                    	<li><a href="csrtm-0911-front.php.htm">Beyond the Backplane - September 2011</a></li>

                    	<li><a href="csrtm-0811-front.php.htm">In-line Infrared Metrology - August 2011</a></li>
                    	<li><a href="csrtm-0811-olympus.php.htm">Olympus Integrated Technologies - August 2011</a></li>
                        <li><a href="csrtm-0811-new.php.htm">Inspection Tools and Technologies - August 2011</a></li>

                    	<li><a href="csrtm-0711-ti.php.htm">Progress on Next-Gen Cu Pillars - July 2011</a></li>
                    	<li><a href="csrtm-0711-experts.php.htm">Experts Address 3D TSVs at CEA-Leti - July 2011</a></li>
                        <li><a href="csrtm-0711-d43d.php.htm">D43D: Designing for TSVS - July 2011</a></li>

                        <li><a href="csrtm-0611-front.php.htm">Cost Effective HBLED Manufacturing - June 2011</a></li>
                    	<li><a href="csrtm-0611-asymtek.php.htm">Nordson ASYMTEK: Dispensing with Convention - June 2011</a></li>
                        <li><a href="csrtm-0611-evg.php.htm">LEDs a la EVG - June 2011</a></li>

                        <li><a href="csrtm-0510-front.php.htm">Advanced Thermal Management Materials - May 2011</a></li>
                    	<li><a href="csrtm-0510-ectc.php.htm">Thermal Management at ECTC 2011 - May 2011</a></li>
                        <li><a href="csrtm-0510-semitherm.php.htm">SEMITHERM - May 2011</a></li>

                    	<li><a href="csrtm-0411-many-uses-for-lasers.php.htm">The Many Uses for Lasers - April 2011</a></li>
                        <li><a href="csrtm-0411-3d-integration.php.htm">Exploring New Approaches to 3D integration - April 2011</a></li>

                    	<li><a href="csrtm-0311-bits.php.htm">Burn-In and Test Socket Manufacturing - March 2011</a></li>
                        <li><a href="csrtm-0311-ironwood.php.htm">Ironwood Electronics: It's all about Choice - March 2011</a></li>

                    	<li><a href="copper-pillar.php.htm">Copper Pillar Flip Chip - February 2011</a></li>
                        <li><a href="stats.php.htm">STATS ChipPAC: Bumping Right Along - February 2011</a></li>
                        <li><a href="uat.php.htm">UAT: Blowing the Doors off Capacity - February 2011</a></li>

                    	<li><a href="gpd-global-interview.php.htm">Interview with GPD Global - January 2011</a></li>
                        <li><a href="ev-group-interview.php.htm">Interview with EV Group - January 2011</a></li>

                    	<li><a href="alchimer.php.htm">Alchimer: Thumbs up from RTI - December 2010</a></li>
                        <li><a href="http://www.semi.org/en/Press/CTR_042145">SEMI International Standards Program - December 2010</a></li>
                        <li><a href="smta-international-2010.php.htm">SMTA International 2010 - December 2010</a></li>
                        <li><a href="http://www.semineedle.com/posting/92750?snc=20641">Calling all 3D Groupies - December 2010</a></li>

                        <li><a href="tegal-corp-a-focused-aproach.php.htm">Tegal Corp: A Focused Approach - November 2010</a></li>
                        <li><a href="sensors-for-electronic-stability-control.php.htm">Sensors for Electronic Stability Control - November 2010</a></li>
                        <li><a href="inside-scoop-on-multitests-system-level-approach-to-test.php.htm">Multitest's System-Level Approach to Test - October 2010</a></li>
                    </ul>
                </li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="../white_papers/white_papers.php.htm" onclick="this.blur();" class="tab">White Papers</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="#" class="tab">Advertising</a>
					<ul>
						<li><a href="../media_kit/CSR-Editorial-Calendar-2014.pdf" target="_blank">2014 Editorial Calendar</a></li>
						<li><a href="../media_kit/CSR-Media-Kit-2014.pdf" target="_blank">2014 Media Kit</a></li>
					</ul>
				</li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="#" class="tab">Directories</a>
					<ul>
						<li><a href="../directories/BurninTestSocketSuppliers.pdf" target="_blank">Jan-Feb 2012 Test & Burn-in Socket Suppliers</a></li>
                        <li><a href="../directories/CSR_2012_packaging_foundries.pdf" target="_blank">Mar-Apr 2012 IC Packaging Foundries</a></li>
                        <li><a href="../directories/CSR_Sept_Oct_2012_WAFER-SCRIBING-DICING-SYSTEMS.pdf" target="_blank">Sep-Oct 2012 Wafer Scribing &amp; Dicing Systems</a></li>
					</ul>
				</li>
                <li><img src="../elements/tab-divider.gif" /></li>
				<li><a href="../archives/default.htm">Issue Archives</a></li>
                <li><img src="../elements/tab-divider.gif" /></li>
                <li><a href="../contact/contact.php.htm" onclick="this.blur();" class="tab">Contact</a></li>
			</ul>
		</div>
<div id="main-content-content">			<div id="main-content-left">
            <p></p>
<div><a href="http://www.indium.com/biagx/" target="_blank" ><img src="../adv/Indium_CSRtech-BiAgX_120x240.gif" border="0" /></a></div><div><a href="http://www.smta.org/medical/" target="_blank" ><img src="../adv/120x120-MedicalBanner-TAPTimes.bmp" border="0" /></a></div><div><a href="http://www.semi.org/eu/node/8791" target="_blank" ><img src="../adv/semi-mems.jpg" border="0" /></a></div><div><a href="http://www.smta.org/smtai/" target="_blank" ><img src="../adv/SMTAI2014_ad_120x120.gif" border="0" /></a></div><div><a href="http://imaps2014.org/" target="_blank" ><img src="../adv/IMAPS-2014-tile-120x120.gif" border="0" /></a></div><div><a href="http://www.3dincites.com" target="_blank" ><img src="../adv/3DIC_final-11.jpg" border="0" /></a></div>			</div>
			<div id="main-content-center">

						
<table width="100%" border="0" cellpadding="0" cellspacing="0">
	<tr>
		<td style="padding:0 15px">
			<table width="100%" border="0" cellpadding="0" cellspacing="2">
				<tr>
					<td height="10" colspan="2"></td>
				</tr>
				<tr>
					<td align="right" class="a_header">CSR Tech Monthly</td>
				</tr>
				<tr>
					<td height="1" bgcolor="#3C46A7"></td>
				</tr>
                <tr>
					<td>
<p class="title">The future of interposers for semiconductor IC packaging</p>
<img src="..//front-content/1213/logo.jpg" align="right" style="margin:5px 0 5px 10px; border:0" />
<p><i>by John H. Lau [ITRI]</i></p>

<p>In this study, the future of passive interposers (2.5D IC integration) for semiconductor IC packaging will be investigated. Emphasis is placed on: 1) the real applications of interposers, 2) the recent advances of the low-cost build-up package substrates, and 3) the possibility of high-end smartphones use the interposer technology. Some recommendations will also be provided.</p>

<p><b>Real applications of interposers</b></p>
<p>More than 20 years ago, IBM in Japan invented SLC surface laminate circuit (SLC) technology <a href="#references" class="link">[1, 2]</a>. This SLC technology formed the basis of today's very popular low-cost organic package substrates with build-up layers vertically connected through micro vias <a href="#references" class="link">[3]</a> to support solder-bumped flip chips. As mentioned in <a href="#references" class="link">[4-8]</a>, one of the key reasons to have the intermediate substrate such as the TSV/RDL (through-silicon via/redistribution layer) interposer is created by ever increasing semiconductor IC density and pin-out, and shrinking IC pad-pitch and size; the conventional build-up package substrate cannot support these IC requirements. A couple of examples are shown in <b>Figures 1</b> <a href="#references" class="link">[9, 10]</a> (Xilinx/TSMC) and <b>2</b> <a href="#references" class="link">[11]</a> (Xilinx/UMC/SPIL). 

<div style="width:500px; margin:10px auto">
	<img src="../front-content/1213/fig1.jpg" />
	<p><b>Figure 1:</b> Four 28nm FPGA are micro Cu-pillar solder bumped on a TSV interposer with four RDLs on its topside. The interposer is C4 solder bumped on a package substrate with at least 10 (5-2-5) build-up layers <a href="#references" class="link">[9, 10]</a></p>
</div>

The sample in <b>Figure 1</b> is fabricated/assembled by a turn-key (vertically integrated) manufacturing process called CoWoS (chip-on-wafer-on-substrate) developed and operated by TSMC. Xilinx designed the structure. On the other hand, the sample in <b>Figure 2</b> is made by the collaboration of Xilinx (design), UMC (TSV/RDL interposer), and SPIL (MEOL). MEOL stands for middle-end-of-line, which includes <a href="#references" class="link">[12]</a> UBM (under bump metallurgy), solder bumping, temporary bonding, backgrinding, TSV Cu revealing (grinding, silicon dry etching, low-temperature passivation deposition, chemical-mechanical polishing), thin-wafer handling, debonding, cleaning, etc.</p>

<div style="width:500px; margin:10px auto">
	<img src="../front-content/1213/fig2.jpg" />
	<p><b>Figure 2:</b> Four 28nm FPGA are micro Cu-pillar solder bumped on a TSV interposer with four RDLs on its topside. The interposer is C4 solder bumped on a package substrate with at least 12 (6-2-6) build-up layers <a href="#references" class="link">[11]</a>.</p>
</div>

<p>It can be seen form <b>Figures 1</b> and <b>2</b> that even with 12 build-up layers (6-2-6) on the package substrate, it is still not enough to support the four 28nm FPGA (field-programmable gate array) chips. In addition, a TSV (10&micro;m-diameter) silicon interposer (100&micro;m-deep) with four top RDLs (three Cu damascene layers and one aluminum layer) is needed. Why? As shown in Figure 3, in order for better device manufacturing yield (to save cost), a very large SoC (system-on-chip) has been sliced into four smaller FPGA chips made by TSMC's 28nm process technology. The 10,000+ of lateral interconnections between FPGA chips are connected mainly by the 0.4&micro;m-pitch (minimum) RDLs of the interposer. The minimum thickness of the RDLs and passivation is ~1&micro;m. Each FPGA has more than 50,000 micro bumps (Cu-pillar with solder cap) at 45&micro;m pitch as shown in Figures 1 and 2, and there are more than 200,000 micro bumps on the interposer. Thus, passive TSV/RDL interposers are for extremely fine-pitch, high-I/O, high-performance, and high-density semiconductor IC applications.</p>

<div style="width:500px; margin:10px auto">
	<img src="../front-content/1213/fig3.jpg" />
	<p><b>Figure 3:</b> A very large SoC has been sliced into four smaller FPGA chips made by TSMC's 28nm process technology. The lateral communications of the chips are mainly performed by the four RDLs on top of the interposer <a href="#references" class="link">[9]</a>. </p>
</div>

<p>On October 20, 2013 Xilinx and TSMC <a href="#references" class="link">[13]</a> jointly announced production release of the Virtex-7 HT family with 28nm process technology; the companies claim this is the industry's first heterogeneous 3D ICs (actually 2.5D ICs) in production. The Xilinx Virtex-7 HT FPGAs feature up to sixteen 28.05Gbps and seventy-two 13.1Gbps transceivers. In addition to the Virtex-7 HT FPGAs, two other homogeneous devices in the 3D IC family have been in volume production since early 2013: Virtex-7 2000T and Virtex-7 X1140T series. On November 11, 2013 <a href="#references" class="link">[14]</a>, however, Xilinx announced the first shipment of the semiconductor industry's first 20nm FPGA product manufactured by TSMC without a TSV/RDL interposer! One of the reasons could be the 20nm SoC FPGA was not sliced and the build-up package substrate was adequate.</p>

<p>In general, package substrates with 8-build-up-layer (4-2-4) and 25&micro;m line-width and spacing are more than adequate to support most of the semiconductor IC chips. Thus, interposers are seldom needed, unless it is for very fine-pitch, high-I/O, high-density, and high-performance applications.</p>

<div style="width:500px; margin:10px auto">
	<img src="../front-content/1213/fig4.jpg" />
	<p><b>Figure 4:</b> Shinko's thin-film RDLs on build-up package substrate test vehicle (TV). (Top-L) schematics of the 4+(2-2-3) TV. (Top-R) 2&micro;m line width and spacing RDLs and 40&micro;m pad pitch. (Middle-L) Cross section of the TV: 100&micro;m plated through hole at 0.8mm thick. (Middle-R) Build-up layers are vertically connected by micro vias (~50&micro;m) and thin-film RDLs are vertically connected by 10&micro;m stack via. (Bottom-L) 2&micro;m line width, spacing, and thickness RDLs. (Bottom-R) 25&micro;m-diameter pad on 40&micro;m pitch and the pad thickness is 10-12&micro;m <a href="#references" class="link">[15]</a>.</p>
</div>

<p><b>Recent advances of low-cost build-up package substrates</b></p>
<p>In the past few years, tremendous efforts have been devoted to enhance/advance the capabilities of the conventional low-cost build-up organic package substrates by increasing the number of build-up layers, shrinking the dimensions of the metal line width and spacing, and reducing the pad size and pitch. The most exciting and promising one is Shinko's thin-film RDLs on top of a build-up package substrate.</p>

<p><b>Figure 4</b> shows Shinko's integrated thin-film high-density organic package (i-THOP) substrate <a href="#references" class="link">[15]</a> for high-performance applications. It is a 4+(2-2-3) test vehicle (<b>Figure 4</b> top- and middle-left), which means there is a 2-layer metal core, three build-up metal layers at the bottom (PCB) side, two build-up metal layers on the top (chip) side, and the first number "4" represents there are 4 thin-film Cu wiring layers (RDLs) on the surface of the top build-up layer (<b>Figure 4</b> top- and middle-left). The thickness, line width and spacing of the Cu RDLs can be as small as 2&micro;m (Figure 4 Bottom-Left). The thin-film Cu RDLs are vertically connected through a 10&micro;m via as shown in Figure 4 Middle-Right. The surface Cu pad-pitch is 40&micro;m (<b>Figure 4</b> Top-Right) and the Cu pad diameter is 25&micro;m with a height of 10-12&micro;m (Figure 4 Bottom-Right).</p>

<p>The assembly process of the i-THOP substrate is followed. First, the conventional build-up layers are laminated on both sides of the 0.8mm-thick core (with 100&micro;m plated through hole) of the package substrate and the Cu metal build-up layers are formed by the normal semi-additive techniques and vertically connected through a ~50&micro;m build-up micro via <a href="#references" class="link">[3]</a> (<b>Figure 4</b> Middle-Right). After the backside is coated with a (25&micro;m-thick) solder mask layer for the ball grid array (BGA) solder balls, the topside surface is finished by chemical-mechanical polishing (CMP) to flatten the laser-drilled and Cu filled vias and to smooth the surface in preparation for applying the fine-wiring insulating resin layers.</p>

<p>A thin-film process is used to deposit the insulating resin layers. Then normal processes are applied to open small diameter vias and a Ti/Cu seed layer is sputtered on the resin layer. A photoresist is then spun on and exposed by a stepper to make the 2&micro;m wiring trace (RDL) pattern. The wiring thickness is formed by electrolytic Cu plating. Finally, the Cu pads on the top layer are treated by organic solderability preservative (OSP).</p>

<div style="width:400px; margin:10px auto">
	<img src="../front-content/1213/fig5.jpg" />
	<p style="text-align:center"><b>Figure 5:</b> Warpages of the TV vs. temperatures <a href="#references" class="link">[15]</a>.</p>
</div>

<p><b>Figure 5</b> shows the warpage measurement results of the 4+(2-2-3) i-THOP substrate (40mm x 40mm) under a temperature variation from room temperature (RT) to 260&deg;C and then back to the RT. It can be seen that: a) for all the temperatures, the deformed shape (warpage) of the package substrate is convex, b) when the substrate is heated to the lead-free temperature (260&deg;C) the warpage increases to only 10&micro;m, and, c) overall, the warpage is stable.</p>

<p>Qualification tests have also been conducted on the i-THOP substrate structure. These tests are: a) pre-condition: MSL (moisture sensitivity level) 3A and reflow (to 260&deg;C) 3 times; b) thermal cycling (-55&deg;C - 125&deg;C) for 1000 cycles; and (c) HAST (highly accelerated stress test): 130&deg;C/85%RH/3.5V for 150h. The i-THOP substrate passed the tests and no via delamination was observed.</p> 

<p>As a result of the data discussed above, substrate/packaging houses should follow Shinko's lead and commercialize the thin-film RDLs on top of the package substrate with CMP (to perform the planarization) and stepper (to form the 2&micro;m or less RDL pattern) technology. It should be noted that a package substrate is a must. An interposer, however, increases cost and slows down the electrical performance. Try not to use the interposer unless the build-up package substrates are not adequate to support the very high I/O, high-performance, high-density, and fine-pitch chips. Now, with the thin-film RDLs on top of the build-up package substrate, the high-volume production of interposers will be pushed out even further.</p>

<div style="width:400px; margin:10px auto">
	<img src="../front-content/1213/fig6.jpg" />
	<p><b>Figure 6:</b> (Top) The top view of the A7 processor/memory PoP. (Bottom) Cross section view of the A7 processor/memory PoP.</p>
</div>

<p><b>Will high-end smartphones use interposers?</b></p>
<p>One of the high-end smartphones is the iPhone 5s. Figure 6 shows the PoP (package-on-package) inside the iPhone 5s. It can be seen from the schematic cross-section that the top package is housing the Elpida (now Micron)'s 1GB LPDDR3 (low power double data rate type-3) mobile random access memory (RAM) chips (~11mm x 7.8mm), which are cross stacked and wire bonded on a FBGA (fine-pitch ball grid array) package substrate and then over molded. There are three rows (456) solder balls on the FBGA. The bottom package is housing the 64-bit A7 processor chip (~10mm x 10mm), which is a solder-bumped flip chip on a build-up package substrate with 38 x 34 = 1292 solder balls. (It is interesting to note that one of the reasons why the iPad Air is the world's thinnest tablet is Apple dropped the PoP format and put the two packages side-by-side. Because of the horizontal space limitation of iPhone 5s, this, unfortunately, cannot be done.)</p>

<div style="width:500px; margin:10px auto">
	<img src="../front-content/1213/fig7.jpg" />
	<p style="text-align:center">Figure 7: A typical cross section of the package substrate of the A7 processor.</p>
</div>

<p>Figure 7 shows the cross section of the package substrate supporting the A7 processor. It is a 2-2-2 (two core layers and two build-up layers on its topside and bottom-side) simple substrate with two 0201 and one 0402 embedded passives. The pad pitch for the C4 controlled-collapse chip connection (C4) bumped A7 processor chip is ~200&micro;m, and for the ball grid array solder ball, the pitch is ~400&micro;m. There is no needed for an additional interposer and there is plenty of room for the build-up package substrate to grow.</p>

<p>What if there is no PoP? Let's assume all the issues for using the bare solder bumped processor chip (from Apple's foundry) and memory chips (e.g., from Micron) have been resolved. Then, all these bare processor and memory chips can be placed side-by-side on a build-up package substrate. The memory chips can be either cross stacked or individually placed by wire bonding. Also, the memory chips can be placed individually by solder bumped flip chips. The memory chips can even have TSVs (perhaps for the future LPDDR4, but unlikely). A package substrate with 3-2-3 build-up and 150&micro;m pad pitch should be adequate. Otherwise, a 4-2-4 package substrate with 100&micro;m pad pitch should be more than enough. An interposer is not necessary!</p>

<p><b>Summary</b></p>
<p>The future of interposer for semiconductor IC packaging has been studied. Some important results and recommendations are:</p>
<ul>
	<li>In general, interposers are for extremely high-I/O, high-performance, high-density, and fine-pitch semiconductor IC applications. Because of its wiring capabilities, such as sub-micron metal line width and spacing, small via forming abilities (5&micro;m or less via diameter), and heavy/frequent/consistent use in the semiconductor IC industry (e.g., infrastructure), a Si interposer is the choice!</li> 
	<li>Thin-film RDLs on top of the build-up package substrate with CMP (to perform the planarization) and stepper (to form the RDL pattern) technology invented by Shinko is the right way to go. The industry should strive to commercialize it.</li> 
	<li>A package substrate is a must. An interposer, however, is a cost adder and slows down the electrical performance. Try not to use the interposer unless the build-up package substrates are not adequate to support the very high I/O, high-performance, high-density, and fine-pitch chips. Now, with the thin-film RDLs on top of the build-up package substrate, the high-volume production of interposers will be pushed out even further.</li>
	<li>The build-up package substrates are more than adequate to support the semiconductor IC chips in high-end smartphones, and an interposer is not necessary.</li>
</ul>

<p><b>Acknowledgements</b></p>
<p>The author would like to thank the VP and Director of Electronic and Optoelectronic Research Laboratory, Dr. C. T. Liu, for his strong support on this project, and the fruitful discussion from his colleagues at IME, HKUST, ITRI, and throughout the electronic packaging community. Thanks also go to the Ministry of Economic Affairs (MOEA) Taiwan for its financial support.</p>

<p><b>References</b></p>

<a name="references"></a>
<p>[1]	Y. Tsukada, S. Tsuchida, Y. Mashimoto, "Surface laminar circuit packaging," Proc. of IEEE/ECTC, May 1992, pp. 22-27.<br />
[2]	Y. Tsukada, S. Tsuchida, "Surface laminar circuit, a low cost high-density printed circuit board," Proc. of Surface Mount Inter. Conf., Vol. 1, Aug. 1992, pp. 537-542.<br />
[3]	J. H. Lau, S. W. R Lee, Microvias for Low Cost, High Density Interconnects, McGraw-Hill Book Company, New York, NY, 2001.<br />
[4]	C. Selvanayagam, J. H. Lau, X. Zhang, S. Seah, K. Vaidyanathan, T. Chai, "Nonlinear thermal stress/strain analysis of copper filled TSV (through-silicon via) and their flip-chip microbumps," Proc. of IEEE/ECTC, May 2008, pp. 1073-1081.<br /> 
[5]	X. Zhang, T. Chai, J. H. Lau, C. Selvanayagam, K. Biswas, S. Liu, et al.,  "Development of through-silicon via (TSV) interposer technology for large die (21x21mm) fine-pitch Cu/low-k FCBGA package," Proc. of IEEE/ECTC, May 2009, pp. 305-312.<br />
[6]	C. Selvanayagam, J. H. Lau, X. Zhang, S. Seah, K. Vaidyanathan, T. C. Chai, "Nonlinear thermal stress/strain analyses of copper filled TSV (through-silicon via) and their flip-chip microbumps," IEEE Trans. on Advanced Packaging, Vol. 32, No. 4, Nov. 2009, pp. 720-728.<br />
[7]	J. H. Lau, Y. S. Chan, R. S. W. Lee, "3D IC integration with TSV interposers for high-performance applications," Chip Scale Review, Vol. 14, No. 5, Sept/Oct, 2010, pp. 26-29.<br />
 
[8]	T. C. Chai, X. Zhang, J. H. Lau, C. S. Selvanayagam, D. Pinjala, Y. Hoe, et al., "Development of large die fine-pitch Cu/low-k FCBGA package with through-silicon via (TSV) interposer," IEEE Trans. on CPMT, Vol. 1, No. 5, May 2011, pp. 660-672.<br />
[9]	B. Banijamali, S. Ramalingam, H. Liu, M. Kim, "Outstanding and innovative reliability study of 3D TSV interposer and fine-pitch solder micro-bumps," Proc. of IEEE/ECTC, May 2012, pp. 309-314. <br />
[10]	B. Banijamali, C. Chiu, C. Hsieh, T. Lin, C. Hu, S. Hou, et al., "Reliability evaluation of a CoWoS-enabled 3D IC package," Proc. of IEEE/ECTC, May 2013, pp. 35-40.<br />
[11]	W. Kwon, M. Kim, J. Chang, S. Ramalingam, L. Madden, G. Tsai, et al., " Enabling a manufacturable 3D technologies and ecosystem using 28nm FPGA with stack silicon interconnect technology," IMAPS Proc. of Inter. Symp. on Microelectronics, Oct. 2013, pp. 217-222.<br />
[12]	J. H. Lau, "Supply chains for high-volume manufacturing of 3D IC integration," Chip Scale Review, Vol. 17, No. 1, Jan/Feb 2013,  pp. 33-39.<br />
[13]	<a href="http://press.xilinx.com/2013-10-20-Xilinx-and-TSMC-Reach-Volume-Production-on-all-28nm-CoWoS-based-All-Programmable-3D-IC-Families" class="link">http://press.xilinx.com/2013-10-20-Xilinx-and-TSMC-Reach-Volume-Production-on-all-28nm-CoWoS-based-All-Programmable-3D-IC-Families</a><br />
[14]	<a href="http://press.xilinx.com/2013-11-11-Xilinx-Ships-Industrys-First-20nm-All-Programmable-Product" class="link">http://press.xilinx.com/2013-11-11-Xilinx-Ships-Industrys-First-20nm-All-Programmable-Product</a><br />
[15]	N. Shimizu, W. Kaneda, H. Arisaka, N. Koizumi, S. Sunohara, A. Rokugawa, T. Koyama, "Development of organic multi-chip package for high-performance application," IMAPS Proc. of Inter. Symp. on Microelectronics, Oct. 2013, pp. 414-419.<br /></p>


<p>Biography</p>

<p>John H. Lau received his PhD degree from the U. of Illinois at Urbana-Champaign and is a Fellow at the Electronics and Optoelectronics Research Laboratory, Industrial Technology of Research Institute; <a href="mailto:johnlau@itri.org.tw" class="link">johnlau@itri.org.tw</a></p>
</td>
				</tr>
			</table>
		</td>
	</tr>
</table>			</div>
			<script src="../scripts/swfobject_modified.js" type="text/javascript"></script>
			
			<div id="main-content-right">
            <!-- <div class="right-ad">
            	<a href="http://www.brewerscience.com/thin-wafer-handling-packaging?CSR-JUL-13"><img src="http://www.chipscalereview.com//adv/ChipScale-Jun2013-240x240-ALT.gif" width="240" height="240" border="0" /></a>
            </div> -->
            <div class="right-ad">
                        </div>	
 
            
            <table id="ticker"><tr><td colspan="4" class="ticker-title">CSR Advertisers Stock Index</td></tr><tr><td class="ticker-head">Symbol</td><td class="ticker-head">Name</td><td class="ticker-head">Last</td><td class="ticker-head">Pct<br />Change</td></tr><tr><td class="ticker-symbol">MMM</td><td class="ticker-name">3M Company</td><td class="ticker-price">140.20</td><td class="ticker-pctDown">-0.39</td></tr><tr><td class="ticker-symbol">AMKR</td><td class="ticker-name">Amkor Technology</td><td class="ticker-price">8.89</td><td class="ticker-pctDown">-1.98</td></tr><tr><td class="ticker-symbol">AMAT</td><td class="ticker-name">Applied Materials</td><td class="ticker-price">20.84</td><td class="ticker-pctDown">-1.37</td></tr><tr><td class="ticker-symbol">EMN</td><td class="ticker-name">Eastman Chemical</td><td class="ticker-price">79.24</td><td class="ticker-pctUp">0.05</td></tr><tr><td class="ticker-symbol">HON</td><td class="ticker-name">Honeywell Intl.</td><td class="ticker-price">91.38</td><td class="ticker-pctUp">0.02</td></tr><tr><td class="ticker-symbol">NEWP</td><td class="ticker-name">Newport Corp.</td><td class="ticker-price">18.48</td><td class="ticker-pctUp">0.87</td></tr><tr><td class="ticker-symbol">NDSN</td><td class="ticker-name">Nordson Corp.</td><td class="ticker-price">74.78</td><td class="ticker-pctDown">-0.29</td></tr><tr><td class="ticker-symbol">RTEC</td><td class="ticker-name">Rudolph Tech</td><td class="ticker-price">9.51</td><td class="ticker-pctUp">2.04</td></tr><tr><td class="ticker-symbol">ST</td><td class="ticker-name">Sensata Tech</td><td class="ticker-price">45.76</td><td class="ticker-pctDown">-1.04</td></tr><tr><td class="ticker-symbol">SMGZY</td><td class="ticker-name">Smiths Group PLC</td><td class="ticker-price">22.04</td><td class="ticker-pctDown">-0.02</td></tr><tr><td colspan="4" class="ticker-footer">Refresh page to update</td></tr></table>     
			</div>
			<div style="clear:both"></div>
		</div>
	</div>
	<div id="copyright">Copyright &copy; 2014 Chip Scale Review Magazine</div>
<script type="text/javascript">
<!--
swfobject.registerObject("FlashID");
//-->
</script>
<!--Mov Digital Media SNIPPET//-->
<script type="text/javascript">
//<![CDATA[
var DID=175930;
var pcheck=(window.location.protocol == "https:") ? "../stats.sa-as.com/live.js":"http://stats.sa-as.com/live.js";
document.writeln('<scr'+'ipt src="'+pcheck+'" type="text\/javascript"><\/scr'+'ipt>'); //]]>
</script>

<!--Mov Digital Media SNIPPET//-->
</body>
</html>
					
						
						
