{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557401462231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557401462237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 18:31:02 2019 " "Processing started: Thu May 09 18:31:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557401462237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401462237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401462237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557401463072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557401463072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lampulalulintas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lampulalulintas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LampuLaluLintas-State " "Found design unit 1: LampuLaluLintas-State" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474114 ""} { "Info" "ISGN_ENTITY_NAME" "1 LampuLaluLintas " "Found entity 1: LampuLaluLintas" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32x8-SYN " "Found design unit 1: ram32x8-SYN" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474119 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32x8 " "Found entity 1: Ram32x8" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-COUNTING " "Found design unit 1: COUNTER-COUNTING" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474127 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputan.vhd 0 0 " "Found 0 design units, including 0 entities, in source file inputan.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7-SEV " "Found design unit 1: SEG7-SEV" {  } { { "SEG7.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/SEG7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474145 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "SEG7.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/SEG7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401474145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LampuLaluLintas " "Elaborating entity \"LampuLaluLintas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557401474874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUNT4SIG LampuLaluLintas.vhd(34) " "Verilog HDL or VHDL warning at LampuLaluLintas.vhd(34): object \"COUNT4SIG\" assigned a value but never read" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557401474883 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WRITEDATA LampuLaluLintas.vhd(49) " "VHDL Signal Declaration warning at LampuLaluLintas.vhd(49): used implicit default value for signal \"WRITEDATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557401474884 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(365) " "VHDL Process Statement warning at LampuLaluLintas.vhd(365): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474890 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(388) " "VHDL Process Statement warning at LampuLaluLintas.vhd(388): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474890 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(410) " "VHDL Process Statement warning at LampuLaluLintas.vhd(410): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474890 "|LampuLaluLintas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT LampuLaluLintas.vhd(430) " "VHDL Process Statement warning at LampuLaluLintas.vhd(430): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474890 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING1 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLEKUNING1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING2 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLEKUNING2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING3 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLEKUNING3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEKUNING4 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLEKUNING4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE1 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLE1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE2 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLE2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE3 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLE3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLE4 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLE4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENABLEZEBRA LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ENABLEZEBRA\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474892 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADDRESS LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"ADDRESS\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT1SIG LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNT1SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"RESET\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT2SIG LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNT2SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNT3SIG LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNT3SIG\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset1 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"reset1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING1 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNTKUNING1\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET2 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"RESET2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING2 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNTKUNING2\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET3 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"RESET3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING3 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNTKUNING3\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET4 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"RESET4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTKUNING4 LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNTKUNING4\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474893 "|LampuLaluLintas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTZEBRA LampuLaluLintas.vhd(326) " "VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable \"COUNTZEBRA\", which holds its previous value in one or more paths through the process" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474894 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[3\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[3\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[4\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[4\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[5\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[5\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[6\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[6\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[7\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[7\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTZEBRA\[8\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTZEBRA\[8\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING4\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING4\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474896 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING4\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING4\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET4 LampuLaluLintas.vhd(326) " "Inferred latch for \"RESET4\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING3\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING3\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING3\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING3\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET3 LampuLaluLintas.vhd(326) " "Inferred latch for \"RESET3\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474897 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING2\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING2\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING2\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING2\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET2 LampuLaluLintas.vhd(326) " "Inferred latch for \"RESET2\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING1\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING1\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTKUNING1\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNTKUNING1\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset1 LampuLaluLintas.vhd(326) " "Inferred latch for \"reset1\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[3\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[3\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[4\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[4\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[5\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[5\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[6\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[6\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[7\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[7\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT3SIG\[8\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT3SIG\[8\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[3\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[3\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[4\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[4\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[5\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[5\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[6\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[6\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[7\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[7\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT2SIG\[8\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT2SIG\[8\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET LampuLaluLintas.vhd(326) " "Inferred latch for \"RESET\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474898 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[3\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[3\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[4\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[4\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[5\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[5\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[6\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[6\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[7\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[7\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNT1SIG\[8\] LampuLaluLintas.vhd(326) " "Inferred latch for \"COUNT1SIG\[8\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[0\] LampuLaluLintas.vhd(326) " "Inferred latch for \"ADDRESS\[0\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[1\] LampuLaluLintas.vhd(326) " "Inferred latch for \"ADDRESS\[1\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[2\] LampuLaluLintas.vhd(326) " "Inferred latch for \"ADDRESS\[2\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[3\] LampuLaluLintas.vhd(326) " "Inferred latch for \"ADDRESS\[3\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRESS\[4\] LampuLaluLintas.vhd(326) " "Inferred latch for \"ADDRESS\[4\]\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEZEBRA LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLEZEBRA\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE4 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLE4\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE3 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLE3\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE2 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLE2\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474899 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLE1 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLE1\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474900 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING4 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLEKUNING4\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474900 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING3 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLEKUNING3\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474900 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING2 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLEKUNING2\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474900 "|LampuLaluLintas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEKUNING1 LampuLaluLintas.vhd(326) " "Inferred latch for \"ENABLEKUNING1\" at LampuLaluLintas.vhd(326)" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474900 "|LampuLaluLintas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:COUNTERZEBRA " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:COUNTERZEBRA\"" {  } { { "LampuLaluLintas.vhd" "COUNTERZEBRA" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401474957 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANGKA COUNTER.vhd(21) " "VHDL Process Statement warning at COUNTER.vhd(21): signal \"ANGKA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ANGKA COUNTER.vhd(22) " "VHDL Process Statement warning at COUNTER.vhd(22): signal \"ANGKA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PENGHITUNG COUNTER.vhd(36) " "VHDL Process Statement warning at COUNTER.vhd(36): signal \"PENGHITUNG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT COUNTER.vhd(18) " "VHDL Process Statement warning at COUNTER.vhd(18): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[0\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[1\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[2\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[3\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[4\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[5\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[6\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474965 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] COUNTER.vhd(18) " "Inferred latch for \"OUTPUT\[7\]\" at COUNTER.vhd(18)" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401474966 "|LampuLaluLintas|COUNTER:COUNTERZEBRA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:SEVEN11 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:SEVEN11\"" {  } { { "LampuLaluLintas.vhd" "SEVEN11" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401474973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32x8 Ram32x8:Ram32x8_inst " "Elaborating entity \"Ram32x8\" for hierarchy \"Ram32x8:Ram32x8_inst\"" {  } { { "LampuLaluLintas.vhd" "Ram32x8_inst" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401474993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram32x8.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401475154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401475176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file counthijau.mif " "Parameter \"init_file\" = \"counthijau.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475177 ""}  } { { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557401475177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df24 " "Found entity 1: altsyncram_df24" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401475260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401475260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_df24 Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated " "Elaborating entity \"altsyncram_df24\" for hierarchy \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401475261 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU1\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU1\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU2\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU2\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU3\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU3\|Div0\"" {  } { { "COUNTER.vhd" "Div0" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERHIJAU4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERHIJAU4\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERZEBRA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERZEBRA\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING1\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING2\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING3\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "COUNTER:COUNTERKUNING4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"COUNTER:COUNTERKUNING4\|Div1\"" {  } { { "COUNTER.vhd" "Div1" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401475901 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557401475901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401475987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div1 " "Instantiated megafunction \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401475987 ""}  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557401475987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7po " "Found entity 1: lpm_divide_7po" {  } { { "db/lpm_divide_7po.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_divide_7po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401476047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401476047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/abs_divider_gbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401476074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401476074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401476107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401476107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401476144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401476144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/lpm_abs_0p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557401476180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401476180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div0\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401476216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER:COUNTERHIJAU1\|lpm_divide:Div0 " "Instantiated megafunction \"COUNTER:COUNTERHIJAU1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401476217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401476217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401476217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401476217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557401476217 ""}  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557401476217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET " "Latch RESET has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra2 " "Ports D and ENA on the latch are fed by the same signal state.zebra2" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ENABLEZEBRA " "Latch ENABLEZEBRA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.k_reset11 " "Ports D and ENA on the latch are fed by the same signal state.k_reset11" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset1 " "Latch reset1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning1_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning1_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET2 " "Latch RESET2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning2_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning2_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET3 " "Latch RESET3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning3_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning3_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESET4 " "Latch RESET4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.kuning4_1 " "Ports D and ENA on the latch are fed by the same signal state.kuning4_1" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADDRESS\[0\] " "Latch ADDRESS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra2 " "Ports D and ENA on the latch are fed by the same signal state.zebra2" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADDRESS\[1\] " "Latch ADDRESS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.zebra3 " "Ports D and ENA on the latch are fed by the same signal state.zebra3" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557401476772 ""}  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 326 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557401476772 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557401476777 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1557401476777 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~1 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[0\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~5 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[1\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~9 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[2\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~13 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[3\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~17 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[4\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~21 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[5\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~25 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[6\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\] COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~_emulated COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~29 " "Register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|PENGHITUNG\[7\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[9\] COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[0\] COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[1\] COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[8\] COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[7\] COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[6\] COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[5\] COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[4\] COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[3\] COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU1\|DUMMY\[2\] COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU1\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU1|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[9\] COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[0\] COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[1\] COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[8\] COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[7\] COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[6\] COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[5\] COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[4\] COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[3\] COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU2\|DUMMY\[2\] COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU2\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU2|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[9\] COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[0\] COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[1\] COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[8\] COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[7\] COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[6\] COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[5\] COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[4\] COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[3\] COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU3\|DUMMY\[2\] COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU3\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU3|DUMMY[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[9\] COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~1 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[9\]~1\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[0\] COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~5 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[0\]~5\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[1\] COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~9 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[1\]~9\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[8\] COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~13 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[8\]~13\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[7\] COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~17 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[7\]~17\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[6\] COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~21 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[6\]~21\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[5\] COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~25 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[5\]~25\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[4\] COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~29 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[4\]~29\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[3\] COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~33 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[3\]~33\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COUNTER:COUNTERHIJAU4\|DUMMY\[2\] COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~_emulated COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~37 " "Register \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]\" is converted into an equivalent circuit using register \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~_emulated\" and latch \"COUNTER:COUNTERHIJAU4\|DUMMY\[2\]~37\"" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1557401476780 "|LampuLaluLintas|COUNTER:COUNTERHIJAU4|DUMMY[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1557401476780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557401477306 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[3\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[3\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[4\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[4\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|PENGHITUNG\[7\] High " "Register COUNTER:COUNTERZEBRA\|PENGHITUNG\[7\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING1\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING1\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING2\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING2\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING3\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING3\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING3\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING3\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING4\|PENGHITUNG\[0\] High " "Register COUNTER:COUNTERKUNING4\|PENGHITUNG\[0\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING4\|PENGHITUNG\[2\] High " "Register COUNTER:COUNTERKUNING4\|PENGHITUNG\[2\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[2\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[2\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[6\] High " "Register COUNTER:COUNTERZEBRA\|DUMMY\[6\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[4\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[3\] Low " "Register COUNTER:COUNTERZEBRA\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERZEBRA\|DUMMY\[1\] High " "Register COUNTER:COUNTERZEBRA\|DUMMY\[1\] will power up to High" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING1\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING1\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING2\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING2\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING3\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING3\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING3\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING3\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING3\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING3\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING4\|DUMMY\[5\] Low " "Register COUNTER:COUNTERKUNING4\|DUMMY\[5\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING4\|DUMMY\[4\] Low " "Register COUNTER:COUNTERKUNING4\|DUMMY\[4\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "COUNTER:COUNTERKUNING4\|DUMMY\[3\] Low " "Register COUNTER:COUNTERKUNING4\|DUMMY\[3\] will power up to Low" {  } { { "COUNTER.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/COUNTER.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1557401477479 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1557401477479 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"Ram32x8:Ram32x8_inst\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ram32x8.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd" 61 0 0 } } { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 98 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401477820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557401478222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557401478222 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD " "No output dependent on input pin \"LOAD\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401478523 "|LampuLaluLintas|LOAD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SELEKSI\[0\] " "No output dependent on input pin \"SELEKSI\[0\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401478523 "|LampuLaluLintas|SELEKSI[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SELEKSI\[1\] " "No output dependent on input pin \"SELEKSI\[1\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401478523 "|LampuLaluLintas|SELEKSI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NILAI\[8\] " "No output dependent on input pin \"NILAI\[8\]\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401478523 "|LampuLaluLintas|NILAI[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_SELECT " "No output dependent on input pin \"E_SELECT\"" {  } { { "LampuLaluLintas.vhd" "" { Text "C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557401478523 "|LampuLaluLintas|E_SELECT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557401478523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2178 " "Implemented 2178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557401478530 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557401478530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2079 " "Implemented 2079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557401478530 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557401478530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557401478530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557401478578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 18:31:18 2019 " "Processing ended: Thu May 09 18:31:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557401478578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557401478578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557401478578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557401478578 ""}
