<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Zynq_Design_processing_system7_0_0_synth_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Zynq_Design_hls_macc_0_0_synth_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_hls_macc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Zynq_Design_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Zynq_Design_auto_pc_0_synth_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/Zynq_Design_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Zynq_Design_processing_system7_0_0_synth_1"/>
		<Parent Id="Zynq_Design_hls_macc_0_0_synth_1"/>
		<Parent Id="Zynq_Design_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="Zynq_Design_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_Zynq/lab1/project_1/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Zynq_Design_processing_system7_0_0_synth_1"/>
		<Parent Id="Zynq_Design_hls_macc_0_0_synth_1"/>
		<Parent Id="Zynq_Design_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="Zynq_Design_auto_pc_0_synth_1"/>
	</Run>
</Runs>

