// Seed: 1065545527
module module_0 (
    id_1
);
  inout wire id_1;
  supply0 id_2;
  assign id_1 = id_2;
  assign id_1 = id_1;
  assign module_1.type_22 = 0;
  wire id_4;
  tri1 id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri id_5,
    id_15,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    output wor id_13
);
  assign id_3 = ~id_15;
  wire id_16;
  assign id_13 = -1;
  module_0 modCall_1 (id_16);
endmodule
