{"eid": "2-s2.0-85130194650", "doi": "10.1117/1.JMM.21.2.021206", "pii": null, "pubmed_id": null, "title": "Review of nanosheet metrology opportunities for technology readiness", "subtype": "ar", "subtypeDescription": "Article", "creator": "Breton M.A.", "afid": null, "affilname": "IBM Research", "affiliation_city": "Yorktown Heights", "affiliation_country": "United States", "author_count": null, "author_names": null, "author_ids": null, "author_afids": null, "coverDate": "2022-04-01", "coverDisplayDate": "1 April 2022", "publicationName": "Journal of Micro/Nanopatterning, Materials and Metrology", "issn": "19325150", "source_id": "7000153211", "eIssn": "27088340", "aggregationType": "Journal", "volume": "21", "issueIdentifier": "2", "article_number": "021206", "pageRange": null, "description": null, "authkeywords": null, "citedby_count": 13, "openaccess": 1, "freetoread": "publisherfree2read", "freetoreadLabel": "Bronze", "fund_acr": null, "fund_no": null, "fund_sponsor": null, "ref_docs": [{"doi": null, "title": null, "id": "85077343238", "sourcetitle": "Samsung Electronics starts production of EUV-based 7nm LPP process"}, {"doi": null, "title": "AI chips: what they are and why they matter", "id": "85098373911", "sourcetitle": "Center for Security and Emerging Technology"}, {"doi": "10.1109/VLSIT.2012.6242496", "title": "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors", "id": "84866526723", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": null, "title": "Gate-all-around nanosheet CMOS technology", "id": "85133434955", "sourcetitle": "SSDM Short Course"}, {"doi": "10.23919/VLSIT.2017.7998183", "title": "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET", "id": "85028060135", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": null, "title": null, "id": "85108947900", "sourcetitle": "IBM unveils world's first 2 nanometer chip technology, opening a new frontier for semiconductors"}, {"doi": null, "title": "Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs", "id": "0034258881", "sourcetitle": "IEEE Electron Device Letters"}, {"doi": "10.1109/IEDM.2009.5424364", "title": "High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling", "id": "77952335016", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": "10.1109/S3S.2015.7333521", "title": "Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond", "id": "84961795126", "sourcetitle": "2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2015"}, {"doi": "10.1109/VLSIT.2015.7223653", "title": "Si nanowire CMOS fabricated with minimal deviation from RMG FinFET technology showing record performance", "id": "84951001831", "sourcetitle": "Digest of Technical Papers - Symposium on VLSI Technology"}, {"doi": null, "title": "Epitaxy of (SiGe/Si) superlattices for the fabrication of horizontal gate-allaround nanosheet transistors", "id": "85081046386", "sourcetitle": "Meet. Abstr. MA2018-02"}, {"doi": "10.1117/1.JMM.21.2.021203", "title": "In-line Raman spectroscopy for gate-all-around nanosheet device manufacturing", "id": "85133479772", "sourcetitle": "Journal of Micro/Nanopatterning, Materials and Metrology"}, {"doi": "10.1007/s10825-020-01474-w", "title": "A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET", "id": "85081615289", "sourcetitle": "Journal of Computational Electronics"}, {"doi": null, "title": "Selective isotropic etching of Group IV semiconductors to enable gate all around device architectures", "id": "85083989325", "sourcetitle": "SPCC"}, {"doi": "10.1149/1.3382944", "title": "Wet chemical etching of Si, Si1-x Gex, and Ge in HF: H2 O2: CH3 COOH", "id": "77958535827", "sourcetitle": "Journal of the Electrochemical Society"}, {"doi": "10.1117/12.2551931", "title": "AFM characterization for Gate-All-Around (GAA) devices", "id": "85083761628", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2047031", "title": "CDSEM AFM hybrid metrology for the characterization of gate-all-around silicon nano wires", "id": "84902096352", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": null, "title": "Performance of stacked nanosheet gate all around FET's with EUV patterned gate and sheets", "id": "85133448292", "sourcetitle": "Proc. SPIE 11609"}, {"doi": null, "title": "Quasi-atomic layer etching of Si and nitride hard mask with Cl2 based chemistry", "id": "85133444597", "sourcetitle": "Proc. SPIE 11615"}, {"doi": null, "title": "Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications", "id": "85133408654", "sourcetitle": "IEEE Int. Electron Devices Meeting"}, {"doi": "10.1117/12.2220379", "title": "Advanced in-line optical metrology of sub-10nm structures for gate all around devices (GAA)", "id": "84976485302", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2261377", "title": "Materials characterization for process integration of multi-channel gate all around (GAA) devices", "id": "85020385074", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1149/1.2133401", "title": "A New Preferential Etch for Defects in Silicon Crystals", "id": "0017491527", "sourcetitle": "Journal of the Electrochemical Society"}, {"doi": "10.1149/07705.0019ecst", "title": "Gate-all-around transistors based on vertically stacked Si nanowires", "id": "85021815618", "sourcetitle": "ECS Transactions"}, {"doi": "10.1117/12.2220152", "title": "Device level 3D characterization using PeakForce AFM", "id": "84976470452", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": null, "title": "A comparative analysis of EUV sheet and gate patterning for beyond 7nm gate all around stacked nanosheet FET's (Conference Presentation)", "id": "85133460915", "sourcetitle": "Proc. SPIE 11328"}, {"doi": "10.1117/12.2013918", "title": "Towards an integrated line edge roughness understanding: Metrology, characterization and plasma etching transfer", "id": "84878454145", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2515898", "title": "Unbiased roughness measurements: Subtracting out SEM effects, part 3", "id": "85067664512", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2551468", "title": "Comparison of SEM and AFM performances for LER reference metrology", "id": "85083758671", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2551623", "title": "Line top loss and line top roughness characterizations of EUV resists", "id": "85083762221", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": null, "title": "Measuring local CD uniformity in EUV vias with scatterometry and machine learning", "id": "85083759145", "sourcetitle": "Proc. SPIE 11325"}, {"doi": "10.1109/ASMC51741.2021.9435698", "title": "Advanced EUV Resist Characterization using Scatterometry and Machine Learning", "id": "85107274855", "sourcetitle": "ASMC (Advanced Semiconductor Manufacturing Conference) Proceedings"}, {"doi": "10.1117/12.2220601", "title": "Advanced in-line metrology strategy for self-aligned quadruple patterning", "id": "84976508827", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2553371", "title": "X-ray metrology of nanowire/nanosheet FETs for advanced technology nodes", "id": "85083760570", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/1.JMM.16.1.014001", "title": "X-ray scattering critical dimensional metrology using a compact x-ray source for next generation semiconductor devices", "id": "85013490492", "sourcetitle": "Journal of Micro/ Nanolithography, MEMS, and MOEMS"}, {"doi": "10.1109/ASMC49169.2020.9185226", "title": "Development of SiGe Indentation Process Control to Enable Stacked Nanosheet FET Technology", "id": "85091399498", "sourcetitle": "ASMC (Advanced Semiconductor Manufacturing Conference) Proceedings"}, {"doi": "10.1117/12.2582364", "title": "OCD enhanced: Implementation and validation of spectral interferometry for nanosheet inner spacer indentation", "id": "85105512846", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": null, "title": "In-line characterization of non-selective SiGe nodule defects with Scatterometry enabled by machine learning", "id": "85083758603", "sourcetitle": "Proc. SPIE"}, {"doi": null, "title": "Machine learning and hybrid metrology using scatterometry and LE-XRF to detect voids in copper lines", "id": "85091401377", "sourcetitle": "Proc. SPIE 10959"}, {"doi": null, "title": "Novel hybrid metrology for process integration of gate all around (GAA) devices (Conference Presentation)", "id": "85133473809", "sourcetitle": "Proc. SPIE 10585"}, {"doi": "10.1109/IEDM13553.2020.9372041", "title": "Stacked gate-all-around nanosheet pFET with highly compressive strained Si1-xGexchannel", "id": "85102925300", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": "10.1117/12.2296992", "title": "Contact inspection of Si nanowire with SEM voltage contrast", "id": "85046484255", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2046881", "title": "Addressing FinFET metrology challenges in 1X node using tilt-beam CD-SEM", "id": "84902097137", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2220299", "title": "Hybrid enabled thin film metrology using XPS and optical", "id": "84976495995", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2086155", "title": "Hybridization of XRF/XPS and scatterometry for Cu CMP process control", "id": "84931032176", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2261091", "title": "Electrical test prediction using hybrid metrology and machine learning", "id": "85020480915", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2258612", "title": "Designed tools for analysis of lithography patterns and nanostructures", "id": "85020460879", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2552911", "title": "Advanced process control loop for SAQP pitch walk with combined lithography, deposition and etch actuators", "id": "85083761556", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2581823", "title": "Effect of high NA \"half-field\" printing on overlay error", "id": "85105513374", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}, {"doi": "10.1117/12.2551850", "title": "Optical overlay measurement accuracy improvement with machine learning", "id": "85083759729", "sourcetitle": "Proceedings of SPIE - The International Society for Optical Engineering"}]}