Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    SANDOVALCHICLES
Date:        Wed Nov  2 16:06:17 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch adder4bitLib00_adder4bitLib0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srr to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srf

hdl_info_gen completed
# Wed Nov  2 16:06:21 2022

Return Code: 0
Run Time:00h:00m:02s
log file: "C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srr"
Running: adder4bitLib0 in foreground

Running proj_1|adder4bitLib0

Running Flow: compile (Compile) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:22 2022

Running Flow: compile_flow (Compile Process) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:22 2022

Running: compiler (Compile Input) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:22 2022
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\synwork\adder4bitLib00_adder4bitLib0_comp.srs to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srs

compiler completed
# Wed Nov  2 16:06:31 2022

Return Code: 0
Run Time:00h:00m:09s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:31 2022

multi_srs_gen completed
# Wed Nov  2 16:06:32 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\synwork\adder4bitLib00_adder4bitLib0_mult.srs to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srs
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srr to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srf
Complete: Compile Process on proj_1|adder4bitLib0

Running: premap (Premap) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:32 2022

premap completed
# Wed Nov  2 16:06:41 2022

Return Code: 0
Run Time:00h:00m:09s
Complete: Compile on proj_1|adder4bitLib0

Running Flow: map (Map) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:41 2022

Running: fpga_mapper (Map & Optimize) on proj_1|adder4bitLib0
# Wed Nov  2 16:06:41 2022
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\synwork\adder4bitLib00_adder4bitLib0_m.srm to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srm

fpga_mapper completed
# Wed Nov  2 16:06:47 2022

Return Code: 0
Run Time:00h:00m:06s
Complete: Map on proj_1|adder4bitLib0
Copied C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srr to C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\adder4bitLib00_adder4bitLib0.srf
Complete: Logic Synthesis on proj_1|adder4bitLib0
TCL script complete: "adder4bitLib00_adder4bitLib0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\OzkArItO\Desktop\ESCOM\7mo_Semestre\ArquitecturaDeComputadoras\Practicas\01-projectDiamont-PrimerParcial\05-adder4bitLIB00\adder4bitLib0\proj_1.prj
batch mode default:no
