Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug 18 23:04:49 2017
| Host         : Tomek-Komputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Compressor_control_sets_placed.rpt
| Design       : Compressor
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   463 |
| Unused register locations in slices containing registers |  1276 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1217 |          364 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             676 |          350 |
| Yes          | No                    | No                     |            3072 |          789 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1887 |          670 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                          Enable Signal                                                                                          |                                                                                            Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  middle/FSM_onehot_current_state_reg_n_1_[0]                |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  middle/__0/i__n_1                                          |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
| ~clk_IBUF_BUFG                                              |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  middle/start_encoder_reg_i_1_n_1                           |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  middle/init_state_reg_i_1_n_1                              |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  middle/init_state_reg_i_2_n_1                              |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
| ~current_state[1]                                           |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  Start_Driver_reg_i_1_n_1                                   |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              1 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                        |                1 |              3 |
|  enc/action_reg[0]_i_2_n_1                                  |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                1 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                        |                1 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                        |                1 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                2 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                        |                1 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                        |                1 |              3 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                          | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_subst_mask_reg[0]                                                                 |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/mesg_reg                                      |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                4 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/read_offset_reg[0][0]                          |                                                                                                                                                                                                        |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_sep_mismatch_reg[0][0]                   |                                                                                                                                                                                                        |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/match_thread                                         | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                  |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/match_thread                                         |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/read_offset_reg[0][0]                          |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/mesg_reg                                      |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_sep_mismatch_reg[0][0]                   |                                                                                                                                                                                                        |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/read_offset_reg[0][0]                          |                                                                                                                                                                                                        |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset                                                                                                                              |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset                                                                                                                              |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/match_thread                                         | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                  |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/match_thread                                         |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/grant_i_reg[3]                                                 |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset                                                                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0][0]                          |                                                                                                                                                                                                        |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                  |                4 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                  |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                          | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[7]_i_1_n_0                                        |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/last_grant_reg[3][0]                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                2 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                             | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                            |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                            | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                      |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                           |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[1].active_cnt_reg[1][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[1].active_cnt_reg[1][5][0]           |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                            | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                      |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr[4]_i_1__7_n_0                                  | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__4_n_0                                  | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                           |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr[4]_i_1__10_n_0                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/grant_i_reg[4]                                   |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                           |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                      | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                              |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr[4]_i_1__13_n_0                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[2].active_cnt_reg[2][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[2].active_cnt_reg[2][5][0]           |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                                |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                           |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                  |                                                                                                                                                                                                        |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[3].active_cnt_reg[3][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[3].active_cnt_reg[3][5][0]           |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_thread_loop[1].active_cnt_reg[1][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[1].active_cnt_reg[1][5][0]           |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/mesg_reg                                                                                        |                                                                                                                                                                                                        |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[sc_route][0][0]                                                |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                       | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/SR[0]                                                |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[2].active_cnt_reg[2][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[2].active_cnt_reg[2][5][0]           |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/grant_i_reg[4]                                   |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |              5 |
|  clk_IBUF_BUFG                                              | middle//i__n_1                                                                                                                                                                                  | Init_Middleware                                                                                                                                                                                        |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                     |                                                                                                                                                                                                        |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[8]_i_1__9_n_0                                                |                2 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_thread_loop[3].active_cnt_reg[3][1]              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[3].active_cnt_reg[3][5][0]           |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                            |                                                                                                                                                                                                        |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/state2                                                                             | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                       |                1 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                      | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                              |                3 |              5 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                          | memory/Memory_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                1 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                               |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                          | memory/Memory_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                          |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                    | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                               | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                4 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                               | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                    | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                               |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                               |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                               |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                    | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                    | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                    | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                               |                                                                                                                                                                                                        |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                   | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                        | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                  | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset                                                                                                                              |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                         | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                          | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                         | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                2 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                  | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                              |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                             |                3 |              6 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                           |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_word_cnt_reg[0][0][0]                  | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg                                   |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/mesg_reg                                       |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                         | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual            |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                          | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/mesg_reg                                                  |                                                                                                                                                                                                        |                3 |              8 |
|  clk_IBUF_BUFG                                              | enc/disjointed_bytes[0]_i_1_n_1                                                                                                                                                                 |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                           |                                                                                                                                                                                                        |                2 |              8 |
|  clk_IBUF_BUFG                                              | enc/stream[7]_i_1_n_1                                                                                                                                                                           | enc/stream[15]_i_1_n_1                                                                                                                                                                                 |                2 |              8 |
|  clk_IBUF_BUFG                                              | enc/stream[7]_i_1_n_1                                                                                                                                                                           |                                                                                                                                                                                                        |                5 |              8 |
|  clk_IBUF_BUFG                                              |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                6 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                       |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                                                        |                1 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                           |                                                                                                                                                                                                        |                2 |              8 |
|  middle/nb_bits_int_reg[7]_i_2_n_1                          |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                          | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                          | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                  |                                                                                                                                                                                                        |                1 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                          | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                          | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/mesg_reg                                                  |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                          |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                  |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/mesg_reg                                                  |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                           |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                   |                                                                                                                                                                                                        |                1 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                         | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/mesg_reg                                       |                                                                                                                                                                                                        |                4 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                    | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                |                                                                                                                                                                                                        |                3 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/mesg_reg                                       |                                                                                                                                                                                                        |                2 |              8 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                    |                                                                                                                                                                                                        |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                              |                2 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                    |                                                                                                                                                                                                        |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                    |                                                                                                                                                                                                        |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                              | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |              9 |
|  middle/FSM_onehot_current_state_reg_n_1_[2]                |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                     | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                           | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                             | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                               |                5 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                      | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                             | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                               |                5 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                              |                                                                                                                                                                                                        |                3 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                             | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                               |                5 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                             | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                               |                4 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                      | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                      | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                      | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |             10 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                             | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                                                               |                5 |             10 |
|  middle/FSM_onehot_current_state_reg_n_1_[3]                |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                3 |             11 |
|  middle/__1/i__n_1                                          |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                4 |             11 |
|  clk_IBUF_BUFG                                              | middle/state_address[31]_i_1_n_1                                                                                                                                                                |                                                                                                                                                                                                        |                4 |             11 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                   |                                                                                                                                                                                                        |                3 |             12 |
|  middle/mem_point_reg[31]_i_2_n_1                           |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                3 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset                                                                                                                             |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0  | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                             |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                3 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0  | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset                                                                                                                              |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0  | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset                                                                                                                              |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset                                                                                                                             |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0  | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset                                                                                                                              |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset                                                                                                                             |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset                                                                                                                             |                6 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                   | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]              | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                              |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]              | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                              |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_bid_i                                                                                  | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                4 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rid_i                                                                                  | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                    | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0  | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset                                                                                                                              |                5 |             12 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                        | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |             13 |
|  clk_IBUF_BUFG                                              | enc/buffor[19]_i_1_n_1                                                                                                                                                                          |                                                                                                                                                                                                        |                8 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                        | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                4 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                        | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                4 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                        | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                        | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                3 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                        | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |             13 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                4 |             14 |
| ~clk_IBUF_BUFG                                              | middle/compute_nbBits                                                                                                                                                                           |                                                                                                                                                                                                        |                4 |             14 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                5 |             14 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                        |                3 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[2].active_id_reg[24]          |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                5 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                5 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[3].active_id_reg[36]          |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_thread_loop[1].active_id_reg[12]          |                                                                                                                                                                                                        |                3 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/active_target                                 |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[2].active_id_reg[24]          |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                        |                2 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_target                                 |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                        |                2 |             15 |
|  enc/bits_reg[7]_i_2_n_1                                    |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                7 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[3].active_id_reg[36]          |                                                                                                                                                                                                        |                3 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_thread_loop[1].active_id_reg[12]          |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                5 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                4 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                         |                                                                                                                                                                                                        |                3 |             15 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                              |                5 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                              |                6 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                2 |             16 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                             |                8 |             18 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                             |                9 |             18 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                             |                8 |             18 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |             18 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                             |                7 |             18 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                4 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                6 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                6 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                3 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                3 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                6 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                5 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |                6 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                4 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                3 |             19 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               11 |             23 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |               11 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               12 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               12 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               10 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                8 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                8 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                9 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                8 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |                9 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               10 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                   |                9 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               10 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                    |               11 |             24 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                              |                                                                                                                                                                                                        |                4 |             27 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |               16 |             30 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |               15 |             30 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |               14 |             30 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |               15 |             30 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |               15 |             30 |
|  clk_IBUF_BUFG                                              | enc/counter[0]_i_1_n_1                                                                                                                                                                          |                                                                                                                                                                                                        |                8 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                |                                                                                                                                                                                                        |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                |                                                                                                                                                                                                        |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                |                                                                                                                                                                                                        |                6 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                               | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                 | memory/Memory_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                               | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                |                                                                                                                                                                                                        |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                               | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                6 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                5 |             32 |
|  clk_IBUF_BUFG                                              | enc/buffor_fill[31]_i_1_n_1                                                                                                                                                                     |                                                                                                                                                                                                        |               14 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                4 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                               | memory/Memory_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                6 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_4/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                |                                                                                                                                                                                                        |                5 |             32 |
|  n_0_437_BUFG                                               |                                                                                                                                                                                                 |                                                                                                                                                                                                        |                9 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                               | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                              |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                 | memory/Memory_design_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                5 |             32 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |                9 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                6 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |                9 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                6 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               10 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                5 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               10 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                5 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |                9 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                7 |             33 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i                                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                  |                                                                                                                                                                                                        |                8 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                               |                                                                                                                                                                                                        |                8 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                               |                                                                                                                                                                                                        |                7 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i                                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                 |                                                                                                                                                                                                        |               12 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                        |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i                                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                               |                                                                                                                                                                                                        |               10 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                 |                                                                                                                                                                                                        |                6 |             36 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               11 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                7 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                7 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               10 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               10 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                6 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               10 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                6 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                            |                                                                                                                                                                                                        |               12 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                             |                                                                                                                                                                                                        |                7 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                5 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                             |                                                                                                                                                                                                        |               25 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |               11 |             37 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                 |                                                                                                                                                                                                        |               10 |             38 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                  |                                                                                                                                                                                                        |                8 |             38 |
|  clk_IBUF_BUFG                                              | enc/produce_symbol                                                                                                                                                                              |                                                                                                                                                                                                        |                7 |             39 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                 |                                                                                                                                                                                                        |               11 |             41 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                       |                                                                                                                                                                                                        |               12 |             42 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                           |                                                                                                                                                                                                        |               12 |             43 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                 |                                                                                                                                                                                                        |                8 |             43 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                        |               10 |             43 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                                                        |               13 |             43 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                            |                                                                                                                                                                                                        |                9 |             43 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                      |                                                                                                                                                                                                        |                8 |             44 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                 |                                                                                                                                                                                                        |                9 |             44 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                     |                                                                                                                                                                                                        |               13 |             44 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                            |                                                                                                                                                                                                        |                8 |             44 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                           |                                                                                                                                                                                                        |               13 |             44 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                           |                                                                                                                                                                                                        |               15 |             47 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                            |                                                                                                                                                                                                        |                9 |             47 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                6 |             48 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                          |                                                                                                                                                                                                        |               18 |             50 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                        |                                                                                                                                                                                                        |               10 |             50 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                          |                                                                                                                                                                                                        |               18 |             50 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                        |                                                                                                                                                                                                        |               13 |             50 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |               30 |             54 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                7 |             56 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  middle/FSM_onehot_current_state_reg_n_1_[1]                |                                                                                                                                                                                                 |                                                                                                                                                                                                        |               19 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                        |                                                                                                                                                                                                        |                8 |             64 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 | memory/Memory_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                         |                                                                                                                                                                                                        |                9 |             72 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | memory/Memory_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |               65 |            129 |
|  memory/Memory_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 |                                                                                                                                                                                                        |              301 |           1038 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 3      |                    16 |
| 4      |                    66 |
| 5      |                    33 |
| 6      |                    61 |
| 8      |                    38 |
| 9      |                    14 |
| 10     |                    10 |
| 11     |                     3 |
| 12     |                    38 |
| 13     |                     7 |
| 14     |                     3 |
| 15     |                    19 |
| 16+    |                   147 |
+--------+-----------------------+


