Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Lab8_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab8_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab8_1"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : Lab8_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/235816/Lab8/Lab8_1/ANN.vhd" in Library work.
Architecture behavioral of Entity ann is up to date.
Compiling vhdl file "F:/235816/Lab8/Lab8_1/BINTO7SEG.vhd" in Library work.
Architecture behavioral of Entity binto7seg is up to date.
Compiling vhdl file "F:/235816/Lab8/Lab8_1/Lab.vhd" in Library work.
Architecture behavioral of Entity cloc is up to date.
Compiling vhdl file "F:/235816/Lab8/Lab8_1/Lab8_1.vhd" in Library work.
Architecture behavioral of Entity lab8_1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Lab8_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ANN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BINTO7SEG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLOC> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Lab8_1> in library <work> (Architecture <behavioral>).
Entity <Lab8_1> analyzed. Unit <Lab8_1> generated.

Analyzing Entity <ANN> in library <work> (Architecture <behavioral>).
Entity <ANN> analyzed. Unit <ANN> generated.

Analyzing Entity <BINTO7SEG> in library <work> (Architecture <behavioral>).
Entity <BINTO7SEG> analyzed. Unit <BINTO7SEG> generated.

Analyzing Entity <CLOC> in library <work> (Architecture <behavioral>).
Entity <CLOC> analyzed. Unit <CLOC> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ANN>.
    Related source file is "F:/235816/Lab8/Lab8_1/ANN.vhd".
Unit <ANN> synthesized.


Synthesizing Unit <BINTO7SEG>.
    Related source file is "F:/235816/Lab8/Lab8_1/BINTO7SEG.vhd".
Unit <BINTO7SEG> synthesized.


Synthesizing Unit <CLOC>.
    Related source file is "F:/235816/Lab8/Lab8_1/Lab.vhd".
    Found finite state machine <FSM_0> for signal <CL>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | EN                        (positive)           |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <CLOC> synthesized.


Synthesizing Unit <Lab8_1>.
    Related source file is "F:/235816/Lab8/Lab8_1/Lab8_1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <d>.
    Found 4-bit 4-to-1 multiplexer for signal <x>.
Unit <Lab8_1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CL/CL/FSM> on signal <CL[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab8_1> ...

Optimizing unit <ANN> ...

Optimizing unit <BINTO7SEG> ...

Optimizing unit <CLOC> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab8_1.ngr
Top Level Output File Name         : Lab8_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 185
#      AND2                        : 63
#      AND3                        : 6
#      AND4                        : 2
#      INV                         : 69
#      OR2                         : 34
#      OR3                         : 10
#      XOR2                        : 1
# FlipFlops/Latches                : 4
#      FDC                         : 3
#      FDP                         : 1
# IO Buffers                       : 35
#      IBUF                        : 23
#      OBUF                        : 12
=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.49 secs
 
--> 

Total memory usage is 252740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

