{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 03:59:58 2013 " "Info: Processing started: Thu Nov 07 03:59:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 1101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryClk " "Info: Pin memoryClk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { memoryClk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 744 776 952 760 "memoryClk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state " "Info: Pin state not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { state } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 328 624 800 344 "state" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetState " "Info: Pin resetState not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { resetState } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 352 616 792 368 "resetState" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "changeState " "Info: Pin changeState not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { changeState } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 552 688 864 568 "changeState" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { changeState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflowPort " "Info: Pin overflowPort not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { overflowPort } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 976 728 904 992 "overflowPort" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflowPort } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronINOUT\[1\] " "Info: Pin ronINOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronINOUT[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 952 736 912 968 "ronINOUT\[1..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronINOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronINOUT\[0\] " "Info: Pin ronINOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronINOUT[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 952 736 912 968 "ronINOUT\[1..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronINOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[7\] " "Info: Pin ronOutput\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[7] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[6\] " "Info: Pin ronOutput\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[6] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[5\] " "Info: Pin ronOutput\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[5] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[4\] " "Info: Pin ronOutput\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[4] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[3\] " "Info: Pin ronOutput\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[3] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[2\] " "Info: Pin ronOutput\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[2] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[1\] " "Info: Pin ronOutput\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[1] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ronOutput\[0\] " "Info: Pin ronOutput\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ronOutput[0] } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 456 880 1056 472 "ronOutput\[7..0\]" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ronOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 432 -488 -320 448 "clk" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start/stop " "Info: Pin start/stop not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { start/stop } } } { "main.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/main.bdf" { { 472 -488 -320 488 "start/stop" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { start/stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|incs:inst\|inst5  " "Info: Automatically promoted node ALU:inst2\|incs:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "incs.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/incs.bdf" { { 560 1168 1232 608 "inst5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|incs:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst2\|SLL:inst7\|inst6  " "Info: Automatically promoted node ALU:inst2\|SLL:inst7\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 944 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 958 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 964 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 970 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 976 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 981 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 986 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0 " "Info: Destination node ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~0" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 1018 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SLL.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/SLL.bdf" { { 376 1456 1504 440 "inst6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst2|SLL:inst7|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst7\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\]  " "Info: Automatically promoted node control:inst7\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0 " "Info: Destination node control:inst7\|ClkRouter:inst15\|lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_nlh:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_nlh.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_nlh.tdf" 34 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 405 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|ClkRouter:inst15\|lpm_counter8:inst\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node control:inst7\|ClkRouter:inst15\|lpm_counter8:inst\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_p3i.tdf" 41 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 822 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_nlh.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_nlh.tdf" 40 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst7\|IPreg:inst\|inst1  " "Info: Automatically promoted node control:inst7\|IPreg:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "IPreg.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/IPreg.bdf" { { 312 224 288 360 "inst1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst7|IPreg:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst\|inst2  " "Info: Automatically promoted node memory:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/memory.bdf" { { 40 -24 40 88 "inst2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ron:inst1\|inst22  " "Info: Automatically promoted node Ron:inst1\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 893 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 902 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 907 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 912 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 917 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 922 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 927 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 932 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ron.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/Ron.bdf" { { 216 -240 -176 264 "inst22" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 478 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ron:inst1\|inst23  " "Info: Automatically promoted node Ron:inst1\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 825 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 826 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 827 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 828 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 829 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 830 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 831 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 934 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ron.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/Ron.bdf" { { 488 128 192 536 "inst23" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ron:inst1\|inst24  " "Info: Automatically promoted node Ron:inst1\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 894 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 903 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 908 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 913 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 918 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 923 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 928 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 933 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ron.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/Ron.bdf" { { 168 -224 -160 216 "inst24" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ron:inst1\|inst25  " "Info: Automatically promoted node Ron:inst1\|inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 892 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 901 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 906 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 911 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 916 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 921 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node Ron:inst1\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 931 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ron.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/Ron.bdf" { { 120 -232 -168 168 "inst25" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ron:inst1|inst25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack:inst9\|inst17  " "Info: Automatically promoted node stack:inst9\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 936 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 954 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 959 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 965 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 971 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 977 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 982 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 987 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/stack.bdf" { { 128 248 312 176 "inst17" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack:inst9\|inst18  " "Info: Automatically promoted node stack:inst9\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 938 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 956 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 961 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 967 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 973 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 979 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 984 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst7\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 989 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/stack.bdf" { { 248 248 312 296 "inst18" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack:inst9\|inst19  " "Info: Automatically promoted node stack:inst9\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 937 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 955 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 960 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 966 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 972 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 978 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 983 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst8\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 988 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/stack.bdf" { { 368 240 304 416 "inst19" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack:inst9\|inst20  " "Info: Automatically promoted node stack:inst9\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~0 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~0" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 939 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~1 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~1" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 957 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~2 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~2" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 962 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~3 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~3" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 968 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~4 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~4" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 974 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~5 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~5" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 980 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~6 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~6" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 985 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~7 " "Info: Destination node stack:inst9\|lpm_shiftreg0:inst9\|lpm_shiftreg:lpm_shiftreg_component\|_~7" {  } { { "lpm_shiftreg0.tdf" "" { Text "D:/repositories/Sifo5/lab5/lpm_shiftreg0.tdf" 49 2 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 990 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/stack.bdf" { { 488 240 304 536 "inst20" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stack:inst9\|inst14  " "Info: Automatically promoted node stack:inst9\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stack:inst9\|lpm_counter10:inst31\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node stack:inst9\|lpm_counter10:inst31\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_4dg.tdf" 53 19 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "stack.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/stack.bdf" { { 240 -248 -184 288 "inst14" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack:inst9|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/repositories/Sifo5/lab5/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 2 15 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 2 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.544 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a6~porta_address_reg7 1 MEM M4K_X20_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|ram_block1a6~porta_address_reg7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/altsyncram_nrv.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns memory:inst\|lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|q_a\[6\] 2 MEM M4K_X20_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_nrv:auto_generated\|q_a\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a6~porta_address_reg7 memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_nrv.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/altsyncram_nrv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.357 ns) 2.562 ns memory:inst\|busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~0 3 COMB LAB_X21_Y16 2 " "Info: 3: + IC(0.412 ns) + CELL(0.357 ns) = 2.562 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'memory:inst\|busmux:inst4\|lpm_mux:\$00000\|mux_unc:auto_generated\|l1_w6_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6] memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/mux_unc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.155 ns) 3.544 ns control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG LAB_X19_Y17 12 " "Info: 4: + IC(0.827 ns) + CELL(0.155 ns) = 3.544 ns; Loc. = LAB_X19_Y17; Fanout = 12; REG Node = 'control:inst7\|CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0 control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.305 ns ( 65.04 % ) " "Info: Total cell delay = 2.305 ns ( 65.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 34.96 % ) " "Info: Total interconnect delay = 1.239 ns ( 34.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a6~porta_address_reg7 memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6] memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0 control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "17 946 " "Info: 17 (of 946) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "15 " "Warning: Found 15 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memoryClk 0 " "Info: Pin \"memoryClk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state 0 " "Info: Pin \"state\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resetState 0 " "Info: Pin \"resetState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "changeState 0 " "Info: Pin \"changeState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflowPort 0 " "Info: Pin \"overflowPort\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronINOUT\[1\] 0 " "Info: Pin \"ronINOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronINOUT\[0\] 0 " "Info: Pin \"ronINOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[7\] 0 " "Info: Pin \"ronOutput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[6\] 0 " "Info: Pin \"ronOutput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[5\] 0 " "Info: Pin \"ronOutput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[4\] 0 " "Info: Pin \"ronOutput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[3\] 0 " "Info: Pin \"ronOutput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[2\] 0 " "Info: Pin \"ronOutput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[1\] 0 " "Info: Pin \"ronOutput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ronOutput\[0\] 0 " "Info: Pin \"ronOutput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 04:00:16 2013 " "Info: Processing ended: Thu Nov 07 04:00:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
