Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 13:58:20 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   111 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           35 |
| Yes          | No                    | No                     |            3454 |          948 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm/fsm_write_en                |                   |                2 |              2 |
|  clk         | fsm0/out[1]_i_1__7_n_0          |                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en              |                   |                1 |              2 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en              |                   |                1 |              2 |
|  clk         | fsm7/out[2]_i_1__4_n_0          |                   |                3 |              3 |
|  clk         | fsm1/out[2]_i_1_n_0             |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              3 |
|  clk         | fsm4/fsm4_write_en              |                   |                1 |              3 |
|  clk         | fsm2/k0_write_en                | fsm2/done_reg_100 |                1 |              4 |
|  clk         | fsm0/E[0]                       |                   |                1 |              4 |
|  clk         | fsm4/E[0]                       |                   |                1 |              4 |
|  clk         | fsm4/j_0_write_en               | fsm1/out_reg[1]_1 |                1 |              4 |
|  clk         | fsm6/j01_write_en               | fsm6/out_reg[0]_3 |                1 |              4 |
|  clk         | fsm7/i00_write_en               | fsm7/done_reg_0   |                3 |              4 |
|  clk         | fsm7/i01_write_en               | fsm7/done_reg_1   |                1 |              4 |
|  clk         | fsm7/i0_write_en                | fsm7/done_reg     |                1 |              4 |
|  clk         | fsm2/done_reg_33                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_24                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_26                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_34                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_32                |                   |               32 |             32 |
|  clk         | A_read0_0/A_read0_0_write_en    |                   |               18 |             32 |
|  clk         | fsm2/done_reg_42                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_36                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_38                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_50                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_4                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_40                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_3                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_30                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_29                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_28                |                   |               30 |             32 |
|  clk         | fsm2/done_reg_27                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_25                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_23                |                   |               30 |             32 |
|  clk         | fsm2/done_reg_31                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_35                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_56                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_58                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_49                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_60                |                   |               32 |             32 |
|  clk         | fsm5/A_sh_read0_0_write_en      |                   |               15 |             32 |
|  clk         | fsm2/t_0_write_en               |                   |                9 |             32 |
|  clk         | fsm/A_int_read0_0_write_en      |                   |               29 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                   |                7 |             32 |
|  clk         | fsm1/beta_int_read0_0_write_en  |                   |                8 |             32 |
|  clk         | fsm1/C_i_j_0_write_en           |                   |               12 |             32 |
|  clk         | fsm2/done_reg_66                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_63                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_64                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_62                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_61                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_41                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_6                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_59                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_65                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_45                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_47                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_46                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_39                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_37                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_44                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_43                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_18                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_9                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_88                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_87                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_86                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_83                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_81                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_90                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_94                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_93                |                   |               31 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |                7 |             32 |
|  clk         | fsm2/done_reg_22                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_21                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_20                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_2                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_19                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_57                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_17                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_16                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_15                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_14                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_13                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_12                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_11                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_10                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_1                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_0                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg                   |                   |               32 |             32 |
|  clk         | fsm2/alpha_int_read0_0_write_en |                   |                9 |             32 |
|  clk         | fsm2/A_i_k_0_write_en           |                   |               32 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |                9 |             32 |
|  clk         | fsm2/done_reg_92                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_54                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_55                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_53                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_52                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_51                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_5                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_48                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_72                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_71                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_7                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_69                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_68                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_67                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_70                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_8                 |                   |               32 |             32 |
|  clk         | fsm2/done_reg_89                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_82                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_84                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_85                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_91                |                   |               31 |             32 |
|  clk         | fsm2/done_reg_73                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_80                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_74                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_75                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_76                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_77                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_78                |                   |               32 |             32 |
|  clk         | fsm2/done_reg_79                |                   |               32 |             32 |
|  clk         |                                 |                   |               29 |             50 |
|  clk         |                                 | mult_pipe0/p_0_in |               11 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |               11 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in |               13 |             51 |
+--------------+---------------------------------+-------------------+------------------+----------------+


