5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param10.4.vcd) 2 -o (param10.4.cdd) 2 -v (param10.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 param10.4.v 1 14 1
3 0 foo "main.a" 0 param10.4.v 17 35 1
2 1 24 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_begin
2 2 30 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 b 1 21 60011 1 0 1 0 2 17 3 3 0 0 0 0
1 c 2 22 1070011 1 0 31 0 32 17 0 ffffffff 0 2 0 0
1 bar 3 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 1 1 0 0
4 2 1 0 0
3 1 foo.foo_begin "main.a.foo_begin" 0 param10.4.v 24 28 1
2 3 27 50008 1 0 21004 0 0 1 16 0 0
2 4 27 10001 0 1 1410 0 0 5 1 a
2 5 27 10008 1 37 16 3 4
1 a 4 26 1070011 1 0 4 0 5 17 0 1f 0 0 0 0
1 bar 5 0 c0000 1 0 31 0 32 17 5 0 0 0 0 0
4 5 11 0 0
3 1 foo.$u1 "main.a.$u1" 0 param10.4.v 0 33 1
2 6 31 c000c 1 0 1004 0 0 32 48 0 0
2 7 31 80008 0 1 1410 0 0 32 1 c
2 8 31 8000c 1 37 16 6 7
2 9 32 c000e 1 32 1008 0 0 32 1 bar
2 10 32 80008 0 1 1410 0 0 32 1 c
2 11 32 8000e 1 37 1a 9 10
4 11 0 0 0
4 8 11 11 11
3 1 main.$u0 "main.$u0" 0 param10.4.v 0 12 1
