$date
	Sat Nov 24 18:10:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MuxTest $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 1 $ select $end
$var reg 4 % test_vals [3:0] $end
$scope module mux $end
$var wire 32 & opt1 [31:0] $end
$var wire 32 ' opt2 [31:0] $end
$var wire 1 $ select $end
$var reg 32 ( out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#5
1$
b1 %
#10
b10 !
b10 (
b10 #
b10 '
0$
b10 %
#15
b0 !
b0 (
1$
b11 %
#20
b1 "
b1 &
b0 #
b0 '
0$
b100 %
#25
b1 !
b1 (
1$
b101 %
#30
b10 !
b10 (
b10 #
b10 '
0$
b110 %
#35
b1 !
b1 (
1$
b111 %
#40
b1000 %
