// Seed: 722332144
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_11,
    output wire id_5,
    input wire id_6,
    output wire id_7
    , id_12,
    output wire id_8
    , id_13,
    output tri1 id_9
    , id_14
);
  wire id_15, id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output tri1  id_8,
    input  tri0  id_9,
    input  uwire id_10,
    output wire  id_11,
    input  tri0  id_12#(.id_16(1 & id_7)),
    input  uwire id_13,
    input  tri0  id_14
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0,
      id_5,
      id_1,
      id_0,
      id_14,
      id_0,
      id_0,
      id_11
  );
  assign modCall_1.type_0 = 0;
endmodule
