# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2.ip_user_files/bd/datapath/ip/datapath_xlslice_0_0/sim/datapath_xlslice_0_0.v" \
"../../../../lab2.ip_user_files/bd/datapath/ip/datapath_xlslice_1_0/sim/datapath_xlslice_1_0.v" \
"../../../../lab2.ip_user_files/bd/datapath/ip/datapath_xlslice_2_0/sim/datapath_xlslice_2_0.v" \
"../../../../lab2.ip_user_files/bd/datapath/ip/datapath_xlslice_3_0/sim/datapath_xlslice_3_0.v" \
"../../../../lab2.ip_user_files/bd/datapath/ip/datapath_xlslice_4_1/sim/datapath_xlslice_4_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
