

================================================================
== Synthesis Summary Report of 'cyclicPrefixRemoval'
================================================================
+ General Information: 
    * Date:           Thu May 11 11:51:45 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        cpr
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |        Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |        & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ cyclicPrefixRemoval  |     -|  0.79|     8194|  8.194e+04|         -|     8195|     -|        no|     -|   -|  45 (~0%)|  178 (~0%)|    -|
    | o VITIS_LOOP_12_1     |     -|  7.30|     8192|  8.192e+04|         2|        1|  8192|       yes|     -|   -|         -|          -|    -|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 14       |
| input_r_q0        | 46       |
| output_r_address0 | 13       |
| output_r_d0       | 46       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------------------------------+
| Argument | Direction | Datatype                                       |
+----------+-----------+------------------------------------------------+
| input    | in        | complex<ap_fixed<23, 3, AP_TRN, AP_WRAP, 0> >* |
| output   | out       | complex<ap_fixed<23, 3, AP_TRN, AP_WRAP, 0> >* |
+----------+-----------+------------------------------------------------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + cyclicPrefixRemoval  | 0   |        |            |     |        |         |
|   add_ln12_fu_112_p2   | -   |        | add_ln12   | add | fabric | 0       |
|   add_ln15_fu_143_p2   | -   |        | add_ln15   | add | fabric | 0       |
|   add_ln18_fu_159_p2   | -   |        | add_ln18   | add | fabric | 0       |
|   add_ln12_1_fu_188_p2 | -   |        | add_ln12_1 | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

