# 100daysofRTL
Inspired by the #100daysofrtl challenge and @raulbehl to learn SystemVerilog by coding a module every day and improve my design and verification skills.

Here is the link to @raulbehl profile: [Link](https://github.com/raulbehl)

| Day  | Module Github  | Link|
| :------------ |:---------------:| --:--|
| 1     | Day_1_RTL_MUX| [https://github.com/Marcotronics/100daysofRTL/tree/main/001_RTL_MUX](https://github.com/Marcotronics/100daysofRTL/tree/main/001_RTL_MUX) |
