{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619455156525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619455156526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 13:39:16 2021 " "Processing started: Mon Apr 26 13:39:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619455156526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455156526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid_taylor -c sigmoid_taylor " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid_taylor -c sigmoid_taylor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455156526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619455156677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619455156677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_taylor " "Found entity 1: sigmoid_taylor" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619455163216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigmoid_taylor " "Elaborating entity \"sigmoid_taylor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619455163267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phi_xi sigmoid_taylor.sv(14) " "Verilog HDL or VHDL warning at sigmoid_taylor.sv(14): object \"phi_xi\" assigned a value but never read" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619455163268 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sigmoid_taylor.sv(31) " "Verilog HDL assignment warning at sigmoid_taylor.sv(31): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619455163268 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sigmoid_taylor.sv(59) " "Verilog HDL assignment warning at sigmoid_taylor.sv(59): truncated value with size 32 to match size of target (12)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619455163269 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sigmoid_taylor.sv(64) " "Verilog HDL assignment warning at sigmoid_taylor.sv(64): truncated value with size 16 to match size of target (12)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619455163269 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W sigmoid_taylor.sv(93) " "Verilog HDL Always Construct warning at sigmoid_taylor.sv(93): inferring latch(es) for variable \"W\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619455163270 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "V sigmoid_taylor.sv(93) " "Verilog HDL Always Construct warning at sigmoid_taylor.sv(93): inferring latch(es) for variable \"V\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619455163270 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[0\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[0\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[1\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[1\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[2\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[2\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[3\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[3\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[4\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[4\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[5\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[5\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[6\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[6\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[7\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[7\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[8\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[8\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163273 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[9\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[9\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[10\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[10\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[11\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[11\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[12\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[12\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[13\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[13\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[14\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[14\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[15\] sigmoid_taylor.sv(93) " "Inferred latch for \"V\[15\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[0\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[1\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[2\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[3\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[4\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163274 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[5\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[6\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[7\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[8\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[9\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[10\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[11\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[12\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[13\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[14\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\] sigmoid_taylor.sv(93) " "Inferred latch for \"W\[15\]\" at sigmoid_taylor.sv(93)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163275 "|sigmoid_taylor"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[0\] " "LATCH primitive \"W\[0\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[0\] " "LATCH primitive \"V\[0\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[1\] " "LATCH primitive \"W\[1\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[1\] " "LATCH primitive \"V\[1\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[2\] " "LATCH primitive \"W\[2\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[2\] " "LATCH primitive \"V\[2\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[3\] " "LATCH primitive \"W\[3\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[3\] " "LATCH primitive \"V\[3\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[4\] " "LATCH primitive \"W\[4\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[4\] " "LATCH primitive \"V\[4\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "W\[5\] " "LATCH primitive \"W\[5\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[5\] " "LATCH primitive \"V\[5\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[6\] " "LATCH primitive \"V\[6\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "V\[7\] " "LATCH primitive \"V\[7\]\" is permanently enabled" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 93 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619455163483 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../hdl/sigmoid_taylor.sv" "Mult1" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619455163535 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../hdl/sigmoid_taylor.sv" "Mult0" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619455163535 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619455163535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163583 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619455163583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/synthesis/db/add_sub_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619455163653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/synthesis/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619455163694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455163694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455163715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619455163715 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619455163715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619455164039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619455164466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619455164466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619455164497 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619455164497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619455164497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619455164497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619455164504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 13:39:24 2021 " "Processing ended: Mon Apr 26 13:39:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619455164504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619455164504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619455164504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619455164504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619455171400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619455171401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 13:39:31 2021 " "Processing started: Mon Apr 26 13:39:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619455171401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619455171401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp sigmoid_taylor -c sigmoid_taylor --netlist_type=sgate " "Command: quartus_npp sigmoid_taylor -c sigmoid_taylor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619455171401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1619455171464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619455171473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 13:39:31 2021 " "Processing ended: Mon Apr 26 13:39:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619455171473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619455171473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619455171473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1619455171473 ""}
