{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701065065808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701065065808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 00:04:25 2023 " "Processing started: Mon Nov 27 00:04:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701065065808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065065808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDDriver -c LCDDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDDriver -c LCDDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065065809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701065065915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701065065915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCDDriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCDDriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDriver-rtl " "Found design unit 1: LCDDriver-rtl" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065070983 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDriver " "Found entity 1: LCDDriver" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065070983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065070983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDDriver " "Elaborating entity \"LCDDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701065071011 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_TX_Serial LCDDriver.vhd(27) " "VHDL Signal Declaration warning at LCDDriver.vhd(27): used implicit default value for signal \"o_TX_Serial\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701065071012 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INST LCDDriver.vhd(37) " "VHDL Signal Declaration warning at LCDDriver.vhd(37): used implicit default value for signal \"INST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701065071012 "|LCDDriver"}
{ "Warning" "WSGN_SEARCH_FILE" "PROCESADOR_LCD_REVC.vhd 2 1 " "Using design file PROCESADOR_LCD_REVC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065071023 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065071023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701065071023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC PROCESADOR_LCD_REVC:U1 " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"PROCESADOR_LCD_REVC:U1\"" {  } { { "LCDDriver.vhd" "U1" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701065071028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701065071029 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071042 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701065071043 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701065071044 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071054 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065071055 "|LCDDriver|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "CARACTERES_ESPECIALES_REVC.vhd 2 1 " "Using design file CARACTERES_ESPECIALES_REVC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065071132 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701065071132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701065071132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC CARACTERES_ESPECIALES_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"CARACTERES_ESPECIALES_REVC:U2\"" {  } { { "LCDDriver.vhd" "U2" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701065071135 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] " "Duplicate LATCH primitive \"PROCESADOR_LCD_REVC:U1\|DATA_A\[4\]\" merged with LATCH primitive \"PROCESADOR_LCD_REVC:U1\|DATA_A\[3\]\"" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701065071571 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701065071571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RS GND " "Pin \"RS\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LCD\[0\] GND " "Pin \"DATA_LCD\[0\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|DATA_LCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LCD\[1\] GND " "Pin \"DATA_LCD\[1\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|DATA_LCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LCD\[5\] GND " "Pin \"DATA_LCD\[5\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|DATA_LCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LCD\[6\] GND " "Pin \"DATA_LCD\[6\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|DATA_LCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LCD\[7\] GND " "Pin \"DATA_LCD\[7\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|DATA_LCD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[0\] GND " "Pin \"BLCD\[0\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[1\] GND " "Pin \"BLCD\[1\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[2\] GND " "Pin \"BLCD\[2\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[3\] GND " "Pin \"BLCD\[3\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[4\] GND " "Pin \"BLCD\[4\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[5\] GND " "Pin \"BLCD\[5\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[6\] GND " "Pin \"BLCD\[6\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[7\] GND " "Pin \"BLCD\[7\]\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|BLCD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_TX_Serial GND " "Pin \"o_TX_Serial\" is stuck at GND" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701065071592 "|LCDDriver|o_TX_Serial"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701065071592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701065071645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701065072005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701065072005 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RX_Serial " "No output dependent on input pin \"i_RX_Serial\"" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/Repo/VHDLComponents/LCDDriver/LCDDriver.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701065072031 "|LCDDriver|i_RX_Serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701065072031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701065072031 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701065072031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701065072031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701065072031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701065072037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 00:04:32 2023 " "Processing ended: Mon Nov 27 00:04:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701065072037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701065072037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701065072037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701065072037 ""}
