0.9711941452	artificial intelligence
0.9704837290	von neumann
0.9702583354	moore's law
0.9648650567	message passing
0.9592568348	monte carlo
0.9573144524	machine learning
0.9569109299	deep learning
0.9565173702	fault tolerant
0.9553035473	intellectual property
0.9520122499	floating point
0.9518367897	fault tolerance
0.9514428156	field programmable gate array
0.9505495063	register transfer level
0.9484348890	signal processing
0.9484075357	instruction set
0.9483154194	ad hoc
0.9482986458	big data
0.9459559944	content addressable memory
0.9455419456	wear leveling
0.9437095208	sequence alignment
0.9432077695	digital signal processing
0.9429260821	fast fourier transform
0.9415594512	sparse matrix
0.9403840616	hardware description language
0.9398299893	neural networks
0.9395189563	random access memory
0.9382447105	reinforcement learning
0.9381052630	speculative execution
0.9379154428	dynamic range
0.9352147038	matrix multiplication
0.9342448321	linear algebra
0.9330466534	field programmable gate arrays
0.9301952778	virtual memory
0.9299075259	memory hierarchy
0.9272998492	register file
0.9270306726	speech recognition
0.9267970080	linear programming
0.9260665878	flash memory
0.9253888243	feature extraction
0.9248772336	neural network
0.9243105708	short term memory
0.9203417264	integrated circuits
0.9199509867	flip flops
0.9192917216	cache coherence
0.9167782421	open source
0.9165251117	formal verification
0.9147122671	successive cancellation
0.9137473826	power management
0.9116973300	quantum computers
0.9106060145	embedded systems
0.9083552290	input output
0.9075393762	spin transfer torque
0.9065493910	phase change
0.9063798629	systolic array
0.9056226918	quantum computing
0.9051836092	page table
0.9047656772	design space exploration
0.9047444362	fourier transform
0.9046550826	space exploration
0.9029865047	partial sums
0.9008431519	multi core
0.9006415261	data acquisition
0.8989803640	load balancing
0.8966387912	sequential circuits
0.8965018607	data center
0.8960146915	random number generator
0.8955237040	domain specific
0.8939294027	resource management
0.8918468456	row buffer
0.8917222866	reconfigurable computing
0.8905443997	threshold voltage
0.8896209919	wireless communication
0.8886363418	buffer insertion
0.8885324466	coherence protocol
0.8882175074	model checking
0.8879470810	data centers
0.8875646618	image processing
0.8875192321	deep neural networks
0.8856585911	shared memory
0.8855922156	data corruption
0.8845933722	parity check
0.8843297563	encryption decryption
0.8842226347	field programmable gate
0.8836040560	general purpose
0.8833122376	memristor crossbar
0.8833009495	processing units
0.8821143260	modular redundancy
0.8814831329	convolutional neural networks
0.8813111551	level parallelism
0.8802343170	hardware acceleration
0.8797858984	soft error
0.8797580102	polar decoder
0.8789867205	graphics processing units
0.8779656007	deep neural network
0.8766735340	hardware trojans
0.8750498323	power grid
0.8742898361	pattern recognition
0.8733180256	cache hierarchy
0.8728450142	source code
0.8725122875	coarse grained
0.8714271601	clock cycle
0.8684755450	address space
0.8678118393	integrated circuit
0.8666065860	programmable gate arrays
0.8664968677	compression ratio
0.8656803970	meander segments
0.8636154757	partial reconfiguration
0.8614571802	asynchronous early output
0.8613391242	fine grain
0.8611011670	logic synthesis
0.8606216881	natural language
0.8601998487	reversible logic
0.8599305708	parity preserving
0.8593466987	dram chips
0.8588411632	xilinx zynq
0.8585554915	processing element
0.8581864988	convolutional neural network
0.8580838378	cycle accurate
0.8577456964	ripple carry adder
0.8573982058	error correction
0.8566344649	timing analysis
0.8563131794	control flow
0.8541775467	upper bound
0.8536252206	process variations
0.8535781281	soft errors
0.8528831021	memory controller
0.8512054255	analytical model
0.8511963905	bit error rate
0.8509709831	thread level parallelism
0.8508591583	high level synthesis
0.8502139830	majority voter
0.8493074858	turbo decoder
0.8491800624	xilinx virtex
0.8486594436	convolutional neural
0.8481463205	case study
0.8481353475	chip multiprocessors
0.8479711922	polar codes
0.8473265700	nand flash memory
0.8469547100	coarse grained reconfigurable
0.8462257022	carry skip
0.8444880175	scientific computing
0.8441147610	fd soi
0.8431639081	large scale
0.8424431941	carry lookahead
0.8419736380	supply voltage
0.8415921074	basic block
0.8410909855	high speed
0.8404987284	flip flop
0.8398477388	cloud computing
0.8397956385	fault injection
0.8391732049	frequency scaling
0.8390129494	massively parallel
0.8380087102	computational complexity
0.8373981789	low cost
0.8363040657	high performance computing
0.8343445630	graph processing
0.8337368301	instruction set architecture
0.8335393866	threshold logic
0.8322269128	reversible gates
0.8320951072	application specific
0.8316771699	leakage power
0.8302575149	field effect
0.8289263173	data movement
0.8282290422	early output
0.8278878525	solid state
0.8273683494	garbage outputs
0.8273309003	benchmark suite
0.8248095327	miss rates
0.8240330568	processing elements
0.8217810750	worst case
0.8205666495	bcd adder
0.8198137089	mixed signal
0.8195317699	fine grained
0.8195231407	carry lookahead adder
0.8172805718	soft processor
0.8164971356	address translation
0.8161697661	replacement policies
0.8154456312	hybrid memory
0.8153599378	clock gating
0.8151050252	stochastic computing
0.8147221644	large list size
0.8136449913	programmable gate array
0.8132478440	dual rail
0.8128841463	qc ldpc
0.8123939219	replacement policy
0.8122700835	computationally intensive
0.8113217881	high throughput
0.8105698213	crossbar array
0.8096462924	main memory
0.8096408834	energy saving
0.8095398162	access patterns
0.8094315450	low latency
0.8088462770	mixed precision
0.8084246365	processing unit
0.8081895458	nand flash
0.8076437293	phase change memory
0.8072741651	single event
0.8071539800	deep convolutional neural networks
0.8069425698	deep neural
0.8067287343	parity preserving reversible
0.8059837831	baugh wooley
0.8044042943	research directions
0.8043624989	data analytics
0.8031591647	triple modular
0.8026392400	process variation
0.8024717015	vlsi implementation
0.8023643157	polar code
0.8008663776	data movements
0.8006249369	transaction level
0.8003744916	delay insensitive
0.7996160957	data flow
0.7994652040	computing platform
0.7988960749	die stacked dram
0.7977228749	load store
0.7958272297	transistor count
0.7951181932	low complexity
0.7944238167	information processing
0.7941774538	persistent memory
0.7930552112	low power
0.7925332709	trade offs
0.7923938430	spiking neural
0.7923823561	logic gate
0.7923169060	dna
0.7906340429	non volatile memory
0.7903786194	application specific integrated
0.7901868215	stt ram
0.7891531391	clock tree
0.7887738094	standard cell
0.7886963818	performance improvement
0.7886863489	experimental characterization
0.7882195923	real world
0.7878056560	neuromorphic computing
0.7870097361	fault tolerant reversible
0.7863845983	cell library
0.7863590879	memory footprint
0.7859282918	parallel processing
0.7853071934	fully connected
0.7848041868	relative timed
0.7846277262	critical path delay
0.7839037914	cnn accelerator
0.7835623815	ddr
0.7835602723	random access
0.7830720330	critical path
0.7823446073	stt mram
0.7818894713	fixed point
0.7807120636	operating systems
0.7801834593	fast fourier
0.7794219535	memory wall
0.7779618652	image classification
0.7772230692	error correcting
0.7767586249	hit rate
0.7758127612	asic
0.7754356635	multiply accumulate
0.7750646878	bch
0.7736806556	ultra low
0.7736797967	dct
0.7733711738	end nodes
0.7731415581	cmos technology
0.7728979392	mram
0.7717596353	parallel computing
0.7716862327	access latency
0.7715891400	ripple carry
0.7713059577	ldpc
0.7712807326	vlsi
0.7696008103	resource usage
0.7692265299	voltage scaling
0.7688627120	power dissipation
0.7663733136	os
0.7659321418	data reuse
0.7659130823	ultra low power
0.7656264537	energy efficient
0.7643431093	ieee
0.7640742772	dnn accelerator
0.7633658373	significant improvements
0.7627628914	neural network inference
0.7625829877	programmable logic
0.7625116262	sram
0.7620753310	65nm cmos
0.7617367135	object detection
0.7609112942	high bandwidth
0.7599929444	ip
0.7598439461	fpga
0.7593237578	gpu
0.7593053003	isa
0.7592050614	bcd
0.7583488429	intensive workloads
0.7579916155	sdram
0.7576666470	previous works
0.7576517982	soi
0.7572734558	safety critical
0.7563608092	np
0.7558631777	energy efficiency
0.7554431775	delay product
0.7545511803	gate array
0.7545136316	carry look ahead
0.7543477686	cache misses
0.7538099190	dram
0.7537821811	case studies
0.7535505118	ram
0.7530448083	cnn inference
0.7526914730	high level
0.7522750444	design flow
0.7516879562	nm cmos technology
0.7513880446	em
0.7506069659	operating frequency
0.7503976789	cross layer
0.7497820143	bayesian
0.7496897592	experimental results
0.7496608644	low overhead
0.7475330769	massive parallelism
0.7475248143	dnn
0.7472411074	approximate computing
0.7465563869	risc
0.7448464070	hardware description
0.7447180254	high quality
0.7446188025	bit width
0.7441730383	digital circuits
0.7441464297	cpu
0.7427649091	gb
0.7424243415	quantum cost
0.7417048886	performance degradation
0.7415949419	energy savings
0.7415589359	gate count
0.7407829381	fifo
0.7402957076	weak indication
0.7399618072	pc
0.7399618072	eda
0.7398798962	arm
0.7396487386	resnet
0.7391814159	post silicon
0.7389712455	memory accesses
0.7389308227	ecc
0.7388939159	tpl
0.7386117513	evolutionary
0.7385997999	pre alignment
0.7385581476	cnn
0.7370070486	real life
0.7370007094	content addressable
0.7363839958	cmos
0.7353544231	cam
0.7353107859	cosine
0.7351824104	puf
0.7350577099	hardware resources
0.7350406219	markov
0.7350075522	cgra
0.7348720728	recent years
0.7341621143	fusion
0.7339255324	silicon area
0.7335208772	heterogeneous systems
0.7334337938	evaluation shows
0.7333495118	mlc
0.7328057695	clock frequency
0.7326831601	rs
0.7325702744	bit serial
0.7325312431	qdi
0.7323365652	google
0.7318831473	custom instruction
0.7318399321	dnn accelerators
0.7313790630	linux
0.7312634719	aes
0.7311917866	paper describes
0.7310547861	tlb
0.7310460652	fir
0.7310433051	access pattern
0.7309540276	nm cmos
0.7305428297	high density
0.7300819832	fly
0.7298515287	algebraic
0.7294896215	ising
0.7294593453	flow control
0.7290513537	alu
0.7290310594	tops
0.7289493499	ic
0.7286494238	nvidia
0.7278188451	closed
0.7275371064	card
0.7274504937	nmr
0.7274274062	convolutional layers
0.7273622608	mimo
0.7271007057	dl
0.7269894266	matrix vector multiplication
0.7269182385	gaussian
0.7267278605	oram
0.7257254320	multiplexing
0.7254172967	qc
0.7251657146	directed
0.7250411819	hbm
0.7249470859	transactional
0.7249311085	28nm cmos
0.7248704735	ultrascale
0.7247608192	l2
0.7246912311	ecg
0.7245817023	dsp
0.7245438875	lstm
0.7244842115	zynq
0.7240314588	shared cache
0.7238423193	l2 cache
0.7237180659	sc
0.7237001256	building block
0.7233063122	ssd
0.7230407958	fpu
0.7229139597	xor
0.7227036155	adc
0.7224759645	scl
0.7224695343	wavelet
0.7224044862	fp
0.7223925421	x86 64
0.7218619826	xeon
0.7216175504	boolean
0.7216123010	memory management
0.7216021358	ip cores
0.7212543730	monolithic
0.7208696478	cmp
0.7207955252	gpgpu
0.7193370695	hdl
0.7187962968	visual
0.7187217630	multi threaded
0.7185108959	ai
0.7182272963	llc
0.7182272963	nn
0.7179416208	combinatorial
0.7179416208	cards
0.7178216748	oxide
0.7174766011	robot
0.7173451491	disk
0.7173247914	hardware trojan
0.7169970723	design methodology
0.7168049121	wideband
0.7165896456	simd
0.7162462562	rca
0.7161775625	hpc
0.7160263316	flops
0.7159485281	digital signal
0.7157135614	pim
0.7153362078	fft
0.7151680649	rtl
0.7149461615	round
0.7148059311	resource utilization
0.7145366774	rram
0.7145366774	ilp
0.7138849048	vhdl
0.7137135614	pcm
0.7135946282	building blocks
0.7126150343	tsmc
0.7124746893	mac
0.7124570924	memristor based
0.7123130713	edge computing
0.7121482840	radio
0.7121384155	watt
0.7120948808	ml
0.7110982822	design space
0.7109655546	public
0.7109655546	interpolation
0.7108387444	trojans
0.7104404041	thread blocks
0.7096195852	ipc
0.7095817010	nvm
0.7095808658	mobile devices
0.7095085149	snn
0.7091754335	mips
0.7089378150	pe
0.7088112100	impulse
0.7086846305	decryption
0.7083270262	intel
0.7081785000	conditional
0.7080236261	high performance
0.7075255516	tmr
0.7072754921	ftl
0.7071318931	carbon
0.7068493243	compute intensive
0.7067014825	proportional
0.7066644218	htm
0.7065203349	semiconductor
0.7062945579	particle
0.7059908482	experimental results demonstrate
0.7057978913	pipeline stages
0.7052071417	low voltage
0.7051175914	trojan
0.7049166895	hls
0.7037372384	processor cores
0.7036481034	tpu
0.7033465282	stt
0.7033326442	personalized
0.7032794866	redundant logic
0.7031869383	area overhead
0.7029202156	read write
0.7028103978	feedback
0.7026964277	stereo
0.7021965261	amplifier
0.7021016218	die stacked
0.7019722612	dpr
0.7014778599	error rate
0.7012155943	recently proposed
0.7011648092	last level cache
0.7011041542	mu
0.7010829851	standard cells
0.7008433873	empirical
0.7005663852	taking into account
0.7004663758	valued
0.7002439019	acquisition
0.7001818627	scm
0.6992491621	perceptron
0.6992491621	metal
0.6991902732	led
0.6990451831	intelligence
0.6987560535	conjunction
0.6987434257	field programmable
0.6987161685	quantum circuits
0.6986674281	virtex
0.6984285445	image recognition
0.6983478242	moore's
0.6982231742	priority
0.6981836485	hash
0.6981254318	spec
0.6977646993	dmmr
0.6976996519	wall
0.6976957131	magnetic
0.6973368382	blocking
0.6973163543	mtj
0.6973163543	cg
0.6969583420	fourier
0.6961099716	al dram
0.6959354222	high precision
0.6952513972	compatibility
0.6945647414	standby
0.6943028478	mcu
0.6943028478	rnn
0.6939870496	rotation
0.6939604588	algebra
0.6936647694	clock cycles
0.6931568520	torque
0.6931207347	delta
0.6931172207	level cell
0.6926918569	pro
0.6925902308	miss rate
0.6918160342	sat
0.6914838634	bridge
0.6914683953	availability
0.6914417926	bit flips
0.6912619983	encryption standard
0.6912003575	proof of concept
0.6911538132	focusing
0.6910406324	loops
0.6910406324	queue
0.6909102977	collaborative
0.6906691907	process technology
0.6906442456	hybrid
0.6905569113	strong indication
0.6903380581	internet of things
0.6899581224	l1
0.6896028927	energy consumption
0.6894507200	reconfigurable hardware
0.6889659924	xilinx
0.6885371707	neumann
0.6884960848	nand
0.6884466542	bitwise operations
0.6883961727	accuracy loss
0.6883707972	automation
0.6883346450	application domains
0.6882168212	data structures
0.6880990786	electronics
0.6880911944	mpsoc
0.6880523905	cyclic
0.6878862985	hw
0.6878121780	feature size
0.6873959495	net
0.6873043658	classification accuracy
0.6869086209	augmented
0.6868422304	trusted
0.6868358819	peer
0.6863525033	deep convolutional
0.6861837574	power consumption
0.6861089729	energy delay product
0.6860093561	gdi
0.6859970057	fuzzy
0.6859234213	flop
0.6858387606	vm
0.6853287800	multi port
0.6851496265	optical computing
0.6850936142	segmentation
0.6850310487	network architecture
0.6847018965	fault coverage
0.6845017022	socs
0.6840268711	expressions
0.6840222747	atpg
0.6839075688	cim
0.6838263775	threading
0.6837022291	tsv
0.6836826721	ibm
0.6836134479	nic
0.6835881434	paper proposes
0.6835286423	skip
0.6829113342	bnn
0.6827947565	rdma
0.6826874826	nlp
0.6826874826	ocm
0.6826874826	sr
0.6826874826	sttram
0.6822844286	gops
0.6822636759	results demonstrate
0.6821525592	meander
0.6821402259	master
0.6820502979	data processing
0.6818922476	fan
0.6818295742	resource constrained
0.6817646699	mgpu
0.6816805905	mmu
0.6815648510	cmos process
0.6813422404	band
0.6812214007	power budget
0.6809831400	micro architectural
0.6806551664	cache lines
0.6804674578	register transfer
0.6797910513	genetic
0.6795153506	radix
0.6794885262	soc
0.6794279343	vgg
0.6791759306	gflops
0.6791584147	sram cell
0.6787640588	smt
0.6787471773	deviation
0.6787471773	folding
0.6785193703	gating
0.6784601356	mosfet
0.6782505040	sdf
0.6777792951	lookahead
0.6776860214	hmc
0.6774699856	diagonal
0.6772954016	address mapping
0.6772490114	high computational
0.6772349702	last level caches
0.6771592950	converter
0.6768735020	root
0.6768602525	hd
0.6767646699	rsa
0.6763601775	precision floating point
0.6762924247	tl
0.6759807762	ir
0.6753959643	sgx
0.6753959643	bist
0.6753959643	ct
0.6750157769	ics
0.6748666809	multi operand
0.6747295058	write endurance
0.6745729746	noc
0.6744892735	tlm
0.6744437121	accelerator
0.6743742185	union
0.6741360904	intellectual
0.6740475964	pcb
0.6740475964	io
0.6739678743	pdn
0.6737166539	rendering
0.6733263461	gradient
0.6731570668	rtos
0.6731570668	nas
0.6731570668	lm
0.6731570668	mlp
0.6730000333	blas
0.6729920447	assembly
0.6728893991	scbcla
0.6727026597	complementary
0.6725901987	pareto
0.6724985078	qos
0.6722462463	simultaneous
0.6720770651	umc
0.6720578513	mpeg
0.6720578513	lsb
0.6720578513	xml
0.6720066904	tsg
0.6719502100	cordic
0.6718744468	sram based
0.6717666086	pcie
0.6714769630	bitwise
0.6714145792	mnist
0.6714145792	hpca
0.6714145792	dma
0.6713420991	iscas
0.6707834258	rtc
0.6706504613	si
0.6701835826	high resolution
0.6691997719	lattice
0.6687243531	genome
0.6684356799	double
0.6681293922	flash
0.6679647981	iot
0.6679160204	risc v isa
0.6677069975	insertion
0.6676538883	dsl
0.6676538883	cla
0.6676131358	nocs
0.6676019630	multiprocessors
0.6673755036	reinforcement
0.6671766524	sm
0.6666359150	feb
0.6665506429	data path
0.6664229432	delivery
0.6663347899	asics
0.6660055320	paper presents
0.6656047980	bp
0.6656047980	dvs
0.6654576971	quality of service
0.6653850889	pes
0.6652104706	spice
0.6651783591	code length
0.6650046940	rl
0.6645482502	clustering
0.6645331524	ssds
0.6643019639	recurrent
0.6642760204	personal
0.6642760204	pairs
0.6642760204	distributions
0.6642760204	geometric
0.6641556835	extraction
0.6640472529	theory
0.6640369055	snr
0.6640369055	csr
0.6639421872	fpgas
0.6639153285	graph
0.6636135481	sot
0.6628685484	compatible
0.6628537883	asip
0.6628156171	mos
0.6626626661	admm
0.6626199014	ise
0.6625558542	recently accessed
0.6623852238	high end
0.6621726603	force
0.6619216524	divider
0.6616702125	evaluation results
0.6613033992	grid
0.6612897653	embedded applications
0.6607841561	array
0.6607058473	proposed methodology
0.6605980214	synthesis results
0.6596235567	cnns
0.6595050626	compute units
0.6589163408	rc
0.6589163408	rpla
0.6589163408	pr
0.6589055175	save
0.6585822128	stochastic
0.6585643666	nb
0.6579836453	lightweight
0.6579142093	fec
0.6578070694	reram
0.6577267451	gpus
0.6576687334	fom
0.6576315463	random number
0.6575570600	design metrics
0.6575377373	systematic
0.6573129033	ccla
0.6573129033	lru
0.6569951223	log
0.6569924478	dnns
0.6567666587	engine
0.6560568949	cloud
0.6560065195	threaded
0.6558989355	modern dram
0.6558519585	simulation results
0.6558355435	memory subsystem
0.6557960681	merge
0.6555028846	overview
0.6552369867	semi
0.6549621394	janus
0.6546527859	op
0.6546427980	counter
0.6543069360	computing paradigm
0.6542751914	logic
0.6542190220	shift
0.6538443792	opencl
0.6536988857	false
0.6536981267	computing systems
0.6536682428	gbps
0.6535818925	cpus
0.6532362686	cancellation decoding
0.6532107536	add
0.6531998390	byte
0.6529739852	sw
0.6528542995	overlay
0.6526959980	l1 cache
0.6522509388	wireless
0.6520424504	solving
0.6516529879	integer
0.6515393667	processor
0.6512551078	drop
0.6509746873	post layout
0.6503747934	recurrent neural
0.6503621555	overlay architectures
0.6501240965	matrix
0.6500595634	addressable
0.6497312930	applying
0.6496982598	memory access patterns
0.6496228948	recent research
0.6494569542	line
0.6493426961	checking
0.6492374253	sequential
0.6492373366	matrix vector
0.6492143131	decoding
0.6488438653	systemc
0.6487642655	quantum
0.6487201306	typical
0.6486789211	computers
0.6486248687	rm
0.6485728549	reverse
0.6484668901	technology scaling
0.6484390456	efficient
0.6484159713	translation
0.6481848996	object
0.6480577041	understanding
0.6480278960	directions
0.6479164042	internet
0.6478747474	accelerators
0.6475988144	center
0.6473538549	image
0.6473275473	thermal
0.6471973108	recent
0.6471778944	encryption
0.6469964391	neuromorphic hardware
0.6469425527	audio
0.6468190709	orders of magnitude
0.6466597740	alexnet
0.6466346503	systems
0.6466269524	protocol
0.6463853854	circuits
0.6462528352	single
0.6462082228	place and route
0.6459756373	binary
0.6459158017	feasibility
0.6458509102	hardware accelerators
0.6456927550	decoder
0.6456577413	rapid
0.6455609655	inference accelerator
0.6453757750	accelerating
0.6452481225	management
0.6451896410	cost effective
0.6450769545	mhz
0.6449701510	stream
0.6447193583	deep
0.6445939041	edge
0.6445291256	tim
0.6445017179	sequencing
0.6444752764	neural network architectures
0.6442386598	architectural
0.6442110328	science
0.6441138618	dominant
0.6440944367	programming model
0.6440376660	vision
0.6439811526	remote
0.6435888794	dynamic
0.6432611959	automated
0.6428658251	centric
0.6428170976	unified
0.6427799607	preserving
0.6427208667	dual
0.6427206258	ethernet
0.6426923282	tlbs
0.6426088328	snns
0.6425695216	carry
0.6424586848	heterogeneous computing
0.6424470494	group
0.6423399733	detection
0.6419090632	memory
0.6418584907	decoding algorithm
0.6418119774	experimental
0.6416884131	power saving
0.6416435417	transaction
0.6414758790	speculative
0.6413185522	silicon
0.6412042802	ripple
0.6411892413	ease
0.6408443108	universal
0.6408054870	generalized
0.6407130960	ghz
0.6405159688	proposed solution
0.6402415821	distributed
0.6401830022	programmable
0.6401348482	parallel
0.6401002826	nvms
0.6400514279	web
0.6400494803	abstract
0.6400037946	sum
0.6397776898	adder
0.6395994688	map
0.6395413463	switched
0.6394694850	camera
0.6394652996	possibility
0.6394388008	highly efficient
0.6393326725	numerical
0.6393181100	spin
0.6388367471	fast
0.6388350323	recovery
0.6387866856	generic
0.6382802143	fpga based
0.6380030809	grain
0.6379260845	finfet
0.6379260845	buddy
0.6379260845	ddr4
0.6378196732	multicore processors
0.6378153133	spiking
0.6377265198	neuromorphic
0.6373410447	generation
0.6372382657	languages
0.6370905554	mpsocs
0.6369436851	interval
0.6366820822	machine
0.6365845961	decomposition
0.6365671819	memristor
0.6363445938	chain
0.6363214790	heterogeneous
0.6363173944	energy
0.6361389468	compression
0.6359775996	vivado
0.6358278338	prototyping
0.6358143821	learning
0.6356746625	filtering
0.6356558911	pufs
0.6353972613	strong
0.6353414223	route
0.6350230468	transmission
0.6349689463	optimization
0.6348633677	leveraging
0.6347129215	macs
0.6345562833	scalable
0.6344858117	library
0.6344062088	integrated
0.6343415543	practice
0.6343415543	physics
0.6342849902	architecture
0.6342539969	forward
0.6341235168	memory interface
0.6340353455	description language
0.6339524717	retention
0.6338946599	spatial
0.6338858942	arithmetic operations
0.6336236669	rcas
0.6335231139	altera
0.6335231139	meltdown
0.6332366529	processors
0.6331642139	advanced
0.6330659924	body
0.6330024937	x86
0.6329624384	division
0.6327573008	spectre
0.6327495632	ooo
0.6326080110	reconfiguration
0.6324063780	square
0.6321443045	pcs
0.6320653524	post
0.6319696715	ips
0.6319426759	smart
0.6317780125	intel's
0.6316701449	times faster
0.6315889496	robust
0.6314836665	layout
0.6313299178	transfer torque
0.6312712427	logic gates
0.6312411765	list
0.6312353367	property
0.6312306866	rc4
0.6312269387	architectures
0.6310449135	cache
0.6308951056	convolutional
0.6306838721	generator
0.6304932749	tree
0.6304805406	buffer
0.6304627806	finite
0.6304202867	random
0.6301633253	detailed
0.6301534860	topology
0.6300897028	gate
0.6300172587	vector
0.6299186059	digital
0.6298184182	statistical
0.6297745960	set
0.6297587584	software
0.6297373230	based
0.6296559669	recently
0.6296073702	unit
0.6292989557	modular
0.6292946593	p2p
0.6292805706	load
0.6291313634	llcs
0.6287226886	perception
0.6286335821	core
0.6286320454	pre processing
0.6285040199	performance impact
0.6283648479	networks
0.6283582326	multi gpu
0.6283548828	adaptive
0.6282920616	inspired
0.6280828932	port
0.6280736420	turbo
0.6278470445	soft
0.6276785495	location
0.6276119068	parity
0.6275275856	suite
0.6275176957	decision
0.6275101046	exploiting
0.6273074578	industrial
0.6272654261	packet
0.6271701761	multi
0.6270649244	weak
0.6270485022	serial
0.6268118069	express
0.6267395547	batch
0.6267030104	multicore
0.6266999957	conflict
0.6264757046	memory requests
0.6263303864	network
0.6262884677	neural network accelerator
0.6261480736	pass
0.6260445692	pareto optimal
0.6260325013	bit
0.6259961851	sensitivity
0.6259629259	technology node
0.6258758686	majority
0.6258202475	depth
0.6258058414	timing
0.6257649953	computing
0.6256500914	depending
0.6256447362	gpgpus
0.6256021872	combined
0.6254043882	failure
0.6251948250	virtualization
0.6251861274	modern
0.6250765573	c + +
0.6249445364	bit errors
0.6247744704	spartan
0.6245770789	inference accelerators
0.6244538085	voltage
0.6242750477	processing tasks
0.6241563417	definition
0.6241031141	timing parameters
0.6240761319	driven
0.6237086305	hardware software co
0.6236808168	table
0.6235232852	correlation
0.6234742537	imagenet
0.6234742537	international
0.6233777814	automatic
0.6232979678	range
0.6232643361	drams
0.6232170142	small number
0.6231564640	secure
0.6231344761	curve
0.6231339531	reversible
0.6231170142	paper introduces
0.6230817978	simulation
0.6230411010	virtex 6
0.6230404734	analytical
0.6228250156	programming
0.6227582924	flip
0.6226345777	hardware
0.6226155522	molecular
0.6225242769	routing algorithm
0.6224472328	gap
0.6221261496	partial
0.6220258124	spread
0.6220243985	truth
0.6220243985	exponential
0.6219781127	reconfigurable
0.6218089999	direct
0.6217924427	sec
0.6217901255	analytics
0.6216715589	massive
0.6215628671	mapping
0.6214749390	reversible full adder
0.6213372699	cgras
0.6212890626	machines
0.6211715263	fredkin
0.6211715263	arria
0.6211715263	mbps
0.6208817247	adders
0.6208534340	systolic
0.6207278730	oriented
0.6206088324	tsvs
0.6206088324	hz
0.6204488503	optimal
0.6202453875	types
0.6199701468	face
0.6197600763	coherence
0.6197528005	bit error
0.6197105541	vlsi design
0.6195561554	heat
0.6194194312	clas
0.6194194312	luts
0.6193860696	channel
0.6190449579	address
0.6188956522	field
0.6188655571	mixed
0.6186561554	expansion
0.6185467389	dot
0.6185207235	scale
0.6183890211	dimensional
0.6181444017	general
0.6179885472	tiered
0.6179069864	video
0.6178491556	platform
0.6176788712	constrained
0.6173168073	synthetic
0.6173168073	visible
0.6172126464	medical
0.6170684980	training
0.6170559290	analog
0.6169963868	processing
0.6168518739	test
0.6167751726	function
0.6167184281	verilog
0.6165606243	arithmetic
0.6165468040	experiments
0.6165393612	static power
0.6164637236	triple
0.6164626716	cryptography
0.6164593394	variation
0.6162217505	mobile
0.6160438333	pressure
0.6160438333	databases
0.6160438333	difference
0.6159130432	stack
0.6159079021	dynamics
0.6158101502	modern processors
0.6157767148	matching
0.6153998741	error
0.6153141224	vms
0.6152682321	srams
0.6151003332	analysis
0.6150991718	secret
0.6149873472	security
0.6146862641	significantly improve
0.6144169469	ii
0.6143786514	asynchronous
0.6141482299	sharing
0.6141463167	injection
0.6137796899	adder circuits
0.6137696272	coding
0.6131733842	optical
0.6131733842	formal
0.6130442002	pattern
0.6130051570	modulation
0.6129821667	memory access
0.6125104688	multiplier
0.6124433477	block
0.6123883312	lookahead adder
0.6122090543	prototype
0.6121388506	interface
0.6118716854	data transfer
0.6117834321	access
0.6117629046	nanotube
0.6117532172	prior
0.6116303693	write
0.6116141564	graphics
0.6115628819	propagation
0.6115346326	row
0.6114184989	constraint
0.6113963531	redundancy
0.6113169972	significantly reduces
0.6108733937	channels
0.6108155866	convex
0.6107449421	correction
0.6106247421	allocation
0.6106097964	pixel
0.6105651901	traditional
0.6105415841	dependent
0.6104186526	hundreds
0.6103587647	reuse
0.6103147323	optimization techniques
0.6101935525	response
0.6101326619	epiphany
0.6101326619	stratix
0.6101326619	sneakysnake
0.6101326619	python
0.6101293753	filter
0.6101048767	network on chip
0.6100288446	decoder architecture
0.6099489391	implementation
0.6099419619	seus
0.6099357674	main
0.6098406559	bnns
0.6098406559	spmv
0.6096248094	sums
0.6096024952	loop
0.6095519262	cycle level
0.6094940887	applicable
0.6091829281	report
0.6091535664	number generator
0.6086773793	corruption
0.6084841188	imaging
0.6084394134	basic
0.6079828228	single precision
0.6078577354	cross
0.6078183268	area cost
0.6077940833	upper
0.6077940833	compromising
0.6077940833	proposing
0.6077931068	ground
0.6077931068	drive
0.6077931068	proprietary
0.6077931068	condition
0.6077460161	timing model
0.6077006807	highly parallel
0.6073724461	virtual
0.6072414370	logic circuits
0.6072133546	register
0.6069500589	additionally
0.6069393287	diagnosis
0.6069128522	embedded processors
0.6069073405	multiplication
0.6068875971	resolution
0.6068672629	design
0.6065958693	consist
0.6065958693	commercially
0.6065958693	passing
0.6065632910	content
0.6065006429	phase
0.6063990122	building
0.6061069696	current state
0.6054423192	timed
0.6053233148	pipeline
0.6050712698	measurement
0.6049655750	balancing
0.6048990907	base
0.6047746536	communication
0.6047534130	t
0.6047247179	things
0.6045401232	positive
0.6044715823	combinational
0.6043382942	routing
0.6042525612	transistor
0.6042324701	acceleration
0.6040952178	power
0.6040855246	switching
0.6038771950	ultra
0.6033345266	refresh
0.6030056016	current
0.6029756310	cancellation
0.6028260734	resource
0.6028016926	framework
0.6027867849	interference
0.6027254434	drives
0.6027254434	correspond
0.6026357705	comparison
0.6025856905	stacked
0.6025375305	static
0.6022841783	board
0.6021677050	model
0.6021569867	risc v core
0.6021536207	recognition
0.6021446487	dram bandwidth
0.6021366795	clock
0.6021050489	ubiquitous
0.6017988685	speech
0.6017473730	multi layer
0.6016932952	designing
0.6014780386	tolerance
0.6013570553	hardware software
0.6012916788	deployment
0.6005297697	area efficiency
0.6005135179	sensing
0.6004049683	arrays
0.6003652364	dissertation
0.6002565010	transform
0.6002539344	coarse
0.6001241722	link
0.5997211004	collection
0.5995410207	central
0.5994540892	analysis shows
0.5994392601	memory bandwidth
0.5994010059	instruction
0.5992469571	read
0.5991995219	state
0.5991355332	capacitance
0.5991206420	specialized hardware
0.5989033454	footprint
0.5988933529	verification
0.5986615698	boards
0.5985446887	flexible
0.5985364753	embedded
0.5981927185	tolerant
0.5981799226	engineering
0.5978755706	chip
0.5976701019	previous
0.5974996844	movements
0.5973326264	latency dram
0.5972806406	inference
0.5968118979	finally
0.5967023313	dual bit full
0.5967005027	offered
0.5967005027	referred
0.5957928202	ms
0.5957360960	temperature
0.5956571730	subset
0.5955660357	approximate
0.5955431130	rail
0.5953600146	open
0.5952688031	replace
0.5952125428	data copy
0.5951049358	database
0.5949978789	successive
0.5949058541	discrete
0.5947423353	w
0.5946517657	spectrum
0.5944860280	standard
0.5943756713	noise
0.5943497924	coded
0.5942621246	micro
0.5941376520	characterization
0.5940399532	early
0.5937225123	crossbar
0.5937127555	reducing
0.5936355132	survey
0.5934040365	neural
0.5931370381	minimum
0.5930144926	rowhammer
0.5929219677	hardware implementations
0.5929172656	taking
0.5928215999	insensitive
0.5927996336	exact
0.5925142713	integrity
0.5922074682	mathematical
0.5918002295	safety
0.5917874679	linear
0.5917291824	order of magnitude
0.5917261247	deal
0.5916838300	posit
0.5913300348	likelihood
0.5912186969	active
0.5911015263	nature
0.5907643139	on die ecc
0.5905456982	migration
0.5902361356	leakage energy
0.5897215369	threshold
0.5897170923	communications
0.5896976906	alignment
0.5896395749	consumer
0.5889988370	circuit synthesis
0.5887529205	graph algorithms
0.5882400277	view
0.5878818093	list size
0.5877653454	attacks
0.5873905429	order
0.5873904169	language
0.5873495945	variable
0.5872909259	data
0.5869094410	evaluations
0.5868736571	dram caches
0.5868416993	retiming
0.5868186018	hardware security
0.5867548728	latency
0.5865426595	final
0.5861671337	cache replacement
0.5861113521	product
0.5859705634	gate level
0.5859683614	reconfigurable architectures
0.5858253357	execution
0.5857869093	broad
0.5857213931	memory capacity
0.5856737369	transfer
0.5855169819	simple
0.5852299672	performance bottleneck
0.5851893631	runtime
0.5850624298	artificial neural
0.5845355472	reduced precision
0.5843998024	persistent
0.5842170008	gates
0.5839452322	viable
0.5837373609	emerging
0.5836155977	dram modules
0.5834439409	accesses
0.5832607375	sparse
0.5832110991	effect
0.5831600442	multi core systems
0.5829977753	reduce power consumption
0.5827629428	peak performance
0.5825397571	transport
0.5824907333	algorithmic
0.5824541692	execution model
0.5823333523	application
0.5823085781	level
0.5821062764	optimized
0.5819055203	codes
0.5817603147	management techniques
0.5816980076	c
0.5816137579	user
0.5815616985	workshop
0.5813971467	tend
0.5813971467	depend
0.5813597883	point of view
0.5811150357	replacement
0.5810297077	coupling
0.5809968966	aspect
0.5809968966	significance
0.5809968966	protect
0.5809968966	adapt
0.5807400259	technique
0.5806472660	high accuracy
0.5805833470	r
0.5805045002	number
0.5801695669	cortex
0.5800151783	level simulations
0.5797967853	instruction level
0.5797677635	service
0.5794146247	decoding algorithms
0.5792655728	specification
0.5787505471	true
0.5786553819	energy reduction
0.5785780373	endurance
0.5784325808	micro architecture
0.5781182938	density
0.5780743093	mask
0.5779139922	program execution
0.5778879436	frequency
0.5776213730	probability
0.5773648674	private
0.5773579158	light
0.5773359977	automotive
0.5773338272	compiler
0.5770653515	connected
0.5770564293	approximation
0.5770502493	logarithmic
0.5770502493	manager
0.5768630898	merit
0.5768435107	high frequency
0.5766855354	polar
0.5766282198	electronic
0.5765322220	elastic
0.5764667268	explicit
0.5764667268	market
0.5763683722	evidence
0.5762435918	summarizes
0.5760951991	circuit
0.5760857096	methodology
0.5757643208	hard
0.5757321469	predict
0.5756404920	parallelization
0.5755527042	reductions
0.5754068501	recent advances
0.5753548187	idea
0.5750270612	technology
0.5749833909	conversion
0.5748045397	delay
0.5747772673	computational
0.5746827409	synthesis
0.5740222388	integration
0.5739248693	comprehensive
0.5737649656	support
0.5733344042	networking
0.5733344042	production
0.5732707718	routing algorithms
0.5732170179	fps
0.5729203017	services
0.5728983317	checkpointing
0.5727543011	study
0.5727145439	equipped
0.5726919654	enable efficient
0.5725171618	write latency
0.5724983200	memories
0.5724133397	benchmark circuits
0.5716909442	class
0.5715816131	redundant
0.5715542178	exploration
0.5712672621	algorithm
0.5709355430	compared
0.5708591327	microcontroller
0.5708216336	existing
0.5702209053	pair
0.5700618758	low level
0.5699132394	scaling
0.5698974390	dynamically
0.5697069762	decoding latency
0.5696549284	adapted
0.5696192120	analog to digital
0.5695103391	floorplanning
0.5691204269	motivated
0.5690162281	extended
0.5689859121	search
0.5689135866	low precision
0.5688050859	sim
0.5686908501	copy
0.5686234305	estimation
0.5686210298	manycore
0.5685503372	evaluation
0.5682717729	online
0.5682678367	environmental
0.5682233315	privacy
0.5682233315	programmers
0.5682233315	managing
0.5681986300	accurate
0.5681931091	ideally
0.5680230225	compute
0.5678874648	look ahead
0.5677404598	improved
0.5676660131	variability
0.5676011096	dedicated
0.5675329444	controlled
0.5674478772	relies
0.5674280307	inherent
0.5671333615	tiny
0.5668127304	affected
0.5667198151	scalability
0.5666139118	d
0.5665959655	sensor
0.5664493056	leakage
0.5662211333	results
0.5659215273	performance
0.5658874644	assisted
0.5657286170	evaluating
0.5657197795	thousands
0.5656735869	long
0.5656712363	min
0.5655366736	date
0.5655364261	impact
0.5650330509	mitigating
0.5650295735	shared
0.5647556052	scheduler
0.5647556052	benchmarking
0.5646260375	devices
0.5645888421	o
0.5645728709	receivers
0.5645728709	gated
0.5645642326	operational
0.5644301348	series
0.5643704736	single bit
0.5642543399	performance overhead
0.5642197605	kernel
0.5639413092	units
0.5638586111	exascale
0.5638524809	layer
0.5635611097	area overheads
0.5635050866	affecting
0.5635050866	spike
0.5635050866	holistic
0.5635050866	repair
0.5635050866	hazard
0.5635050866	figure
0.5635050866	characterizing
0.5635050866	biochips
0.5633264708	probabilistic
0.5632872579	rich
0.5631864776	unlike
0.5631314975	data intensive applications
0.5629841578	computing platforms
0.5629611095	l
0.5629405842	end
0.5628345889	flips
0.5625476582	radiation
0.5624026543	learning models
0.5623701035	artificial
0.5622970655	processor architectures
0.5622138978	caches
0.5620304080	modeling
0.5618956599	controller
0.5615286536	an open source
0.5613589903	small
0.5613121019	fpga accelerator
0.5609721446	upsets
0.5608925823	coupled
0.5607953806	low power consumption
0.5605240643	criticality
0.5604035342	selective
0.5603523819	policy
0.5598237709	applications
0.5598138117	cache line
0.5596308888	starting
0.5595961433	circuit design
0.5595888798	arrival
0.5595888798	recover
0.5595888798	pruned
0.5595888798	randomized
0.5595888798	portability
0.5595888798	agnostic
0.5595888798	transceiver
0.5595888798	enhancements
0.5595888798	formally
0.5595888798	cover
0.5595888798	broadcast
0.5594746553	equalization
0.5594746380	budget
0.5593656873	overlays
0.5593421611	agile
0.5593421611	binarized
0.5592282166	bit precision
0.5592241026	identification
0.5591613874	v
0.5585062496	project
0.5585001240	implications
0.5583800933	indication
0.5581541651	multi channel
0.5581107021	custom
0.5579495599	fashion
0.5579366488	large
0.5578090153	attempts
0.5577876678	results obtained
0.5577690796	read and write
0.5576091623	dataflow
0.5574025837	techniques
0.5573979736	proposed technique
0.5572852248	errors
0.5572417909	turn
0.5571255853	defense
0.5571255853	propagate
0.5568970773	algorithms
0.5568339209	sequence
0.5568253973	unrolled
0.5566784652	interfaces
0.5565028210	multiple
0.5563764640	noisy
0.5563480333	rates
0.5563266554	ns
0.5561744231	dark
0.5560529178	batching
0.5560529178	sizing
0.5555958280	cut
0.5555285654	data sharing
0.5555189185	store
0.5554896331	approach
0.5553060758	minority
0.5553060758	tunable
0.5553060758	polymorphic
0.5553060758	fidelity
0.5552634639	tier
0.5552450859	proposed multiplier
0.5551559447	butterfly
0.5551151341	residue
0.5550980719	future
0.5550805351	optimizing
0.5544441625	performance loss
0.5544323048	timely
0.5543495074	analytic
0.5543495074	superconducting
0.5542263686	super
0.5541691755	fpga device
0.5540433245	comparative
0.5540325906	general purpose processor
0.5540100201	tracking
0.5539998947	area
0.5539904784	monitoring
0.5538873620	structured
0.5538873620	resilient
0.5538612584	addition
0.5538006052	equivalence
0.5538006052	bitmap
0.5538006052	disaggregated
0.5538006052	boosting
0.5537750351	memory controllers
0.5536513995	lithography
0.5536224271	precision
0.5536213718	near data processing
0.5535523842	enhancing
0.5535145177	mitigation
0.5533921276	depends
0.5531628596	policies
0.5530723202	bias
0.5529058764	low
0.5528448970	assignment
0.5528230762	arbitrary
0.5526853018	max
0.5526839947	tackle
0.5526269048	aware
0.5525222335	circuit level
0.5522214098	tailored
0.5520715715	predictable
0.5519813489	tensor
0.5519019137	cores
0.5518647964	event
0.5518440642	semantic
0.5518440642	slicing
0.5518440642	hierarchies
0.5518440642	bi
0.5518334191	processing in memory
0.5517451116	hit
0.5515439101	debug
0.5514468308	receiver
0.5514468308	quasi
0.5513351430	traditionally
0.5513351430	predictive
0.5512813586	end to end
0.5512434711	deep convolutional neural
0.5512243155	delay insensitive data
0.5512242236	models
0.5510167181	erasure
0.5510167181	virtualized
0.5510167181	bridging
0.5509876698	prime
0.5509613776	distribution
0.5509383098	error correction performance
0.5506728582	asymmetric
0.5506647409	high
0.5506134357	defined
0.5505972259	guide
0.5504517432	fact
0.5504093350	fault
0.5503921276	focuses
0.5501339253	data centric
0.5498935989	proposed method
0.5497325033	reference
0.5496871851	source
0.5496401225	law
0.5496129262	flat
0.5496129262	adaptable
0.5493842348	code
0.5491446656	proof
0.5491446656	presence
0.5490483013	misses
0.5488962247	histogram
0.5488962247	nowadays
0.5487197663	hardware accelerator
0.5484326007	miss
0.5483668636	prefetcher
0.5483178195	symbolic
0.5482978933	branch
0.5481986117	critical applications
0.5480659897	warp
0.5479908050	extension
0.5479470636	total
0.5479235514	knowledge
0.5473218838	he
0.5473163597	symbol
0.5468432798	improves performance
0.5468081403	triggered
0.5468081403	exploring
0.5467928521	encoding
0.5467812683	switch
0.5467788150	case
0.5467157362	nano
0.5465973975	pre
0.5465470919	storage
0.5464306881	i o
0.5460951568	nanometer
0.5459562989	polynomial
0.5455812529	stencil
0.5454563957	subarrays
0.5454540098	accelerated
0.5451836307	voter
0.5451358003	infrastructure
0.5449697733	host
0.5449530774	classification
0.5448800379	server
0.5448358317	cell
0.5447415620	temporal
0.5446822501	free
0.5444097602	prefetching
0.5441388433	quantized
0.5441278918	prediction
0.5441108107	initial
0.5439941961	ring
0.5439615621	recommendation
0.5438495067	synchronous
0.5438011070	message
0.5437098912	cifar 10
0.5436768407	neuron
0.5432243815	computational power
0.5432156462	implementing
0.5432007178	bank
0.5429555993	synthesizing
0.5429555993	tiled
0.5429555993	atomic
0.5429555993	notably
0.5429555993	coordinated
0.5429555993	trees
0.5429555993	relaxed
0.5429555993	interleaver
0.5427776944	pipelined
0.5427372318	structures
0.5426431647	persistence
0.5426431647	centralized
0.5426431647	hashing
0.5425506582	gem5
0.5425292965	index
0.5424992445	addresses
0.5424190173	slave
0.5423823968	hierarchical
0.5422257620	bus
0.5421871658	loss
0.5418880745	protection
0.5417677462	version
0.5416968387	ternary
0.5415519028	biological
0.5415519028	removal
0.5415519028	barriers
0.5415519028	multicores
0.5415519028	comparator
0.5415519028	position
0.5414934615	issue
0.5414694298	resilience
0.5414216215	distance
0.5412121287	throughput
0.5411841126	memory intensive
0.5410998245	multiprocessor
0.5409857171	experiment
0.5409857171	coherent
0.5409634974	paradigm
0.5409629094	data storage
0.5407490601	physical
0.5407361631	rely
0.5406957038	primary
0.5406635940	resistive
0.5403941961	sorting
0.5403003167	past
0.5402121806	mapped
0.5401775484	centers
0.5399180893	intelligent
0.5394186932	length
0.5393103688	research
0.5389992535	garbage
0.5389051298	firmware
0.5388435568	crossbars
0.5387695417	theoretical
0.5386758936	orders
0.5383676149	organization
0.5380562610	addressing
0.5380192613	differentiable
0.5380192613	consistent
0.5380192613	patterning
0.5380192613	aiming
0.5380192613	stress
0.5379735124	lines
0.5379708414	reduction
0.5375214890	control
0.5375154442	determining
0.5375154442	crypto
0.5371563696	coverage
0.5371360596	family
0.5371304138	associative
0.5371199919	select
0.5368472187	photonic
0.5368472187	ordering
0.5368405695	execute
0.5367322583	though
0.5365066173	cycle
0.5364801430	worst
0.5362784533	suited
0.5361064057	efficiency
0.5356723416	prefetchers
0.5356723416	multitasking
0.5356069336	asic design
0.5355709674	decoding of polar
0.5355644036	effective
0.5354600501	level caches
0.5354432175	enhancement
0.5351824882	computationally
0.5351775484	composed
0.5350076146	nm technology
0.5349149127	complex
0.5348886283	powerful
0.5346733071	quality
0.5340963104	iterative
0.5340598201	practical
0.5339327378	factor
0.5338142543	cache size
0.5337784320	power supply
0.5337191446	specifically
0.5333460642	i
0.5333084149	life
0.5333010059	interleaved
0.5333010059	native
0.5333010059	peripheral
0.5333010059	counting
0.5333010059	multimedia
0.5333010059	scan
0.5333010059	rule
0.5331996162	keeping
0.5331996162	synthesize
0.5330701717	tops w
0.5327735994	average power
0.5327253083	saving
0.5326148484	shifter
0.5326148484	detector
0.5326148484	parametric
0.5326148484	comparisons
0.5326148484	assessment
0.5326148484	swing
0.5326148484	section
0.5324426512	microarchitectural
0.5324426512	encoder
0.5324426512	crosstalk
0.5323255850	fpga board
0.5322659650	frames
0.5322659650	consideration
0.5322191271	level design
0.5321676324	package
0.5321205050	slices
0.5320582841	era
0.5320373231	versatile
0.5320373231	transprecision
0.5320373231	superpages
0.5320373231	tail
0.5320373231	utility
0.5320373231	resistant
0.5320373231	mission
0.5320373231	reading
0.5320373231	reconstruction
0.5320373231	locking
0.5320373231	modularity
0.5320373231	abstractions
0.5320373231	swapping
0.5320373231	constructing
0.5320373231	orthogonal
0.5320373231	orientation
0.5320043185	capacity
0.5314863502	configurable
0.5314477152	contemporary
0.5314477152	half
0.5314456279	pooling
0.5314456279	descriptions
0.5313850985	enabling
0.5312496898	combination
0.5308897420	steps
0.5306199131	effects
0.5301283889	calculate
0.5300643691	fair
0.5297814414	margin
0.5297814414	offset
0.5297814414	masking
0.5297814414	explicitly
0.5297633520	format
0.5296431097	point
0.5295770813	clusters
0.5293820978	possibilities
0.5293820978	ensemble
0.5293820978	disturb
0.5293820978	disturbance
0.5293820978	optimality
0.5293820978	adaptively
0.5293820978	circulant
0.5293820978	metastability
0.5293820978	objects
0.5293820978	iteration
0.5293820978	baseband
0.5293820978	signatures
0.5293820978	allocating
0.5293820978	modelling
0.5293820978	innovation
0.5293820978	capacitor
0.5293820978	bitstream
0.5290614833	lifetime
0.5289876433	hold
0.5285406597	key idea
0.5284611485	maximizing
0.5284611485	memristors
0.5284611485	brain
0.5283260877	digit
0.5283260877	replacing
0.5282668734	recursive
0.5282011468	reversible gate
0.5280444579	high capacity
0.5280375510	mesh
0.5280074281	concurrent
0.5279053111	grained
0.5278660159	display
0.5278529861	chip area
0.5277646326	simulator
0.5277231318	conventional
0.5275371900	development
0.5274239639	subarray
0.5274184384	challenges
0.5273369213	adiabatic
0.5273163957	similarity
0.5272865400	powered
0.5272865400	compilers
0.5272865400	medium
0.5272865400	fetch
0.5272608283	improving
0.5272253171	respect
0.5270802577	fpga platforms
0.5269580587	data intensive
0.5268767397	variety
0.5268766329	increasing
0.5267909762	classical
0.5264025771	speedups
0.5263382970	obtained
0.5260750302	latch
0.5259520628	tradeoffs
0.5258065030	von
0.5257319376	page
0.5255836281	tests
0.5255440387	work's significance and
0.5252797710	review
0.5252797710	match
0.5252397152	fpga resources
0.5250662966	pseudo
0.5250421744	streaming
0.5250076747	energy constrained
0.5248353618	dram access
0.5244548870	simulations
0.5242309320	ranging
0.5241125086	average
0.5239631912	thread
0.5239538420	understand
0.5237404021	write energy
0.5237216637	achieving
0.5235908135	performance improvements
0.5232831384	raw
0.5232564696	path
0.5231934010	supported
0.5230250755	dram latency
0.5229908349	fully
0.5228842669	chiplets
0.5228842669	exceeding
0.5228752347	baseline
0.5228649010	dirty
0.5227557261	datapath
0.5227557261	programmer
0.5227557261	portable
0.5226443813	industry
0.5226077932	transparent
0.5224652738	update
0.5223818857	volatile
0.5223780972	attempt
0.5222222117	transient
0.5221975487	accuracy
0.5221873885	estimating
0.5221873885	quantitative
0.5221873885	synthesizable
0.5221873885	superscalar
0.5221873885	tracing
0.5221873885	coprocessors
0.5221873885	verifying
0.5221873885	manipulation
0.5221873885	heterogeneity
0.5221576056	competitive
0.5219816995	segment
0.5214781641	scheme
0.5214445614	side channel attacks
0.5214260197	timing models
0.5211684259	performing
0.5211567546	commercial
0.5208152072	bandwidth
0.5207898364	fraction
0.5204354532	workloads
0.5202763888	ahead
0.5200422337	power savings
0.5197298757	problems
0.5197162151	last
0.5195431931	convolution
0.5195235918	bit parallel
0.5192861341	release
0.5192861341	technical
0.5192861341	fabrics
0.5192861341	trust
0.5192861341	parameterized
0.5192861341	ecosystem
0.5192861341	motivation
0.5192559093	slowdown
0.5191288398	single core
0.5190469556	magnitude
0.5189982448	alleviate
0.5188373026	charge
0.5183631305	risc v
0.5183203248	model compression
0.5183148237	sparsity
0.5181494282	vulnerability
0.5181494282	adaptation
0.5181494282	bounded
0.5181159844	extensive
0.5180949530	deadlock
0.5178506921	human
0.5176464855	energy cost
0.5174073743	satisfy
0.5172348368	proposed
0.5172139991	combining
0.5171296122	method
0.5169966120	65 nm cmos
0.5169066698	efficiency improvement
0.5167718041	multi application
0.5164963178	reversible circuit
0.5163095312	congestion
0.5163095312	subtractor
0.5163095312	enclaves
0.5163095312	readout
0.5163095312	mechanical
0.5160213847	bypass
0.5160213847	indicating
0.5160213847	tiling
0.5160213847	fairness
0.5160213847	randomization
0.5160213847	auto
0.5160213847	initialization
0.5160213847	files
0.5160213847	converters
0.5160213847	margins
0.5160213847	words
0.5160213847	untrusted
0.5160213847	deploying
0.5159894564	predictor
0.5153436782	cluster
0.5153148417	cycles
0.5152086938	consistency
0.5150776269	mechanism
0.5145804849	hardware resource
0.5145729423	terms
0.5144994445	second
0.5139928697	netlist
0.5139928697	uncertainty
0.5139928697	comparators
0.5139928697	wave
0.5139928697	setup
0.5139928697	generators
0.5139928697	frameworks
0.5139928697	qubit
0.5139928697	poor
0.5139738733	resiliency
0.5139738733	clocks
0.5138626411	signal
0.5135863563	create
0.5132638280	multi bit
0.5131310595	selection
0.5130551492	multiply
0.5130534549	scratchpad
0.5128169917	faster
0.5127814461	enabled
0.5125935304	common
0.5125908846	adversarial
0.5125908846	compressor
0.5125908846	creation
0.5122726606	prefetch
0.5122223155	segments
0.5120273984	extra
0.5119915853	attention
0.5117612115	this
0.5117412590	contrast
0.5114057684	rate
0.5113396371	speculation
0.5113396371	multithreaded
0.5113396371	decades
0.5113396371	microarchitectures
0.5113381638	behaviour
0.5110247879	pipelines
0.5109514812	continue
0.5108619355	power reduction
0.5108539985	build
0.5108291242	introducing
0.5108018700	iii
0.5107449945	partitioning
0.5105605691	device
0.5104816692	times
0.5104648513	parallelism
0.5103613033	hardware implementation
0.5103026463	correcting
0.5102766391	caused
0.5099681447	hence
0.5099123162	functions
0.5099010510	qubits
0.5099010510	barrier
0.5098333795	data dependent
0.5096850684	memristive
0.5096804661	overcome
0.5095304009	compressed
0.5094429956	context
0.5092292746	deterministic
0.5091162826	implementation results
0.5089800065	manage
0.5088379747	emerging non volatile
0.5087342012	partitioned
0.5087342012	request
0.5087342012	connectivity
0.5086392536	n
0.5085820327	platforms
0.5084548322	return
0.5083096161	controllers
0.5081735815	domain
0.5081406781	optimum
0.5081406781	comparing
0.5081403885	benchmark
0.5078960867	testing
0.5078049529	multi level
0.5076961517	local
0.5076509973	advantage
0.5074954788	generating
0.5074954788	analyzing
0.5074954788	eliminating
0.5070545928	operations
0.5066710684	information
0.5066645223	wear
0.5066033155	distribute
0.5066033155	transparently
0.5066033155	interposer
0.5066033155	inefficiency
0.5066033155	occupancy
0.5066033155	unused
0.5066033155	stall
0.5066033155	violations
0.5066033155	datacenter
0.5066033155	remove
0.5066033155	solved
0.5066033155	splitting
0.5066033155	difficulties
0.5066033155	reasoning
0.5066033155	age
0.5066033155	necessity
0.5066033155	collect
0.5066033155	integral
0.5066033155	columns
0.5066033155	option
0.5066033155	interleaving
0.5066033155	distributing
0.5066033155	relationships
0.5066033155	provably
0.5066033155	shifting
0.5066033155	reusing
0.5066033155	variance
0.5066033155	voters
0.5066033155	tracks
0.5066033155	reconfigurability
0.5066033155	meeting
0.5066033155	capacitors
0.5066033155	clocking
0.5066033155	permanent
0.5065682875	uniform
0.5064185869	hop
0.5064185869	color
0.5064185869	calculating
0.5060919639	lead
0.5060917655	simulated
0.5059202855	node
0.5058087607	designs
0.5056332430	compilation
0.5055979848	edram
0.5055966284	alternative
0.5055273934	portion
0.5054485540	predictors
0.5054485540	connection
0.5054485540	attached
0.5054485540	organizing
0.5053392903	packaging
0.5053392903	prefix
0.5053392903	vertex
0.5053392903	directory
0.5053392903	locally
0.5053392903	status
0.5053392903	projects
0.5053392903	transformation
0.5053392903	transformations
0.5052976990	filters
0.5052976990	continuous
0.5052682299	today's
0.5052656583	scientific
0.5052309398	process
0.5051413403	flow
0.5050671045	caching
0.5050126349	trace
0.5050126349	perspective
0.5049503832	intended
0.5047262047	the work's significance
0.5046543097	module
0.5046441909	emulation
0.5045462621	providing
0.5045046388	memory channels
0.5044907280	m
0.5044449012	independent
0.5044103058	transistors
0.5042716190	paper
0.5042518064	hardware cost
0.5041853529	functional
0.5039509351	refreshes
0.5037389839	scaled
0.5037389839	finding
0.5035887556	mode
0.5035302796	special
0.5034882140	nodes
0.5034661345	concrete
0.5034584400	processor core
0.5033416615	dense
0.5033195830	friendly
0.5033195830	events
0.5031955015	first
0.5031264649	size
0.5027655501	variations
0.5027574402	extensions
0.5026760108	commodity
0.5026357957	memory bound
0.5026342833	placement
0.5025743547	global
0.5025578730	numerous
0.5024942142	decoders
0.5023083840	short term
0.5022184179	progress
0.5022112142	similar
0.5018615070	key
0.5016569794	quaternary
0.5012368000	sense
0.5012368000	embedding
0.5012368000	opportunity
0.5010814166	hardware overhead
0.5010514899	microarchitecture
0.5009945252	concurrency
0.5009945252	validation
0.5009117909	working
0.5008178764	metrics
0.5008078730	sensors
0.5008078730	aggressive
0.5005141798	space
0.5004616448	simplified
0.5004616448	extreme
0.5004616448	primitive
0.5004616448	restricted
0.5003898362	structure
0.5002383659	fundamental
0.5002210710	maximum
0.5001199574	guarantee
0.4999254285	intensive applications
0.4997692080	hits
0.4997651674	microprocessor
0.4997651674	measurements
0.4995083831	activation
0.4995083831	isolation
0.4994718372	variables
0.4993767843	operating
0.4993594717	locality
0.4990626124	accumulate
0.4989090280	utilization
0.4985075945	inter
0.4985075945	supporting
0.4983033466	wide
0.4982253972	p
0.4979447454	tag
0.4977789741	trade
0.4976603439	utilizing
0.4973985541	wise
0.4973985541	encrypted
0.4973985541	nanotechnology
0.4973985541	frequent
0.4973911995	short
0.4972950057	prevent
0.4972950057	derived
0.4972575857	focused
0.4970119533	reduce
0.4969840753	examples
0.4969840753	structural
0.4969840753	developing
0.4969755225	transforms
0.4967247001	negative
0.4967237069	thus
0.4964923882	overheads
0.4964675279	relative
0.4963394808	accelerate
0.4963085586	strategies
0.4962616280	opportunities
0.4962444608	frame
0.4960937522	signals
0.4958346395	metric
0.4956513321	track
0.4956184334	tool
0.4956048114	change
0.4954605684	precise
0.4954605684	vulnerabilities
0.4953851364	slow
0.4953085586	aging
0.4951947727	power efficiency
0.4950898405	previously
0.4950898405	synchronization
0.4950540798	architects
0.4950540798	combinations
0.4950540798	partition
0.4950540798	contribution
0.4950099392	counters
0.4949530841	traffic
0.4948817257	fpga devices
0.4948558778	improvements
0.4948191291	concept
0.4947717283	maintain
0.4946391717	chips
0.4946050240	adding
0.4946050240	tight
0.4946043954	technologies
0.4945037357	in
0.4944805845	monitor
0.4944477606	specific
0.4943641474	path delay
0.4943506156	reduced
0.4941856078	extract
0.4941856078	growth
0.4940931870	art
0.4937910983	today
0.4937595375	interconnection
0.4934215609	maintaining
0.4932599392	versus
0.4932599392	direction
0.4932589576	tables
0.4931322971	partially
0.4931322971	proposal
0.4931129114	implementations
0.4929911995	bottleneck
0.4927988605	supply
0.4927262716	weight
0.4924646476	elements
0.4924212464	carry adder
0.4923411038	look
0.4915522422	conflicts
0.4912320236	data encoding
0.4912110243	computer
0.4912074903	count
0.4912003908	domains
0.4911539106	overhead
0.4909630416	problem
0.4908331954	bulk
0.4907979763	given
0.4907084020	modified
0.4907084020	compact
0.4906629753	lower
0.4905697952	level synthesis
0.4900768356	indexing
0.4900768356	optimised
0.4900768356	remaining
0.4900768356	deeply
0.4900768356	identical
0.4900768356	representing
0.4900768356	assume
0.4900768356	semantics
0.4900768356	media
0.4900768356	handling
0.4900768356	million
0.4900768356	manual
0.4900669200	behavior
0.4900364312	studies
0.4899227031	blocks
0.4898847079	workload
0.4896803264	reliability
0.4892240265	a 4
0.4890603977	profiling
0.4888770221	self
0.4886481591	microprocessors
0.4884488714	benefits
0.4883949335	characteristics
0.4882812391	bits
0.4882273948	intra
0.4882273948	parameter
0.4882273948	activity
0.4882273948	reveal
0.4882273948	designer
0.4882273948	experimentally
0.4882273948	cryptographic
0.4881956009	trigger
0.4881774399	specialized
0.4881270536	input
0.4880502643	while
0.4877779576	vulnerable
0.4875486275	groups
0.4875339486	phases
0.4875091990	varying
0.4874945007	choice
0.4874256840	memory encryption
0.4874074130	unknown
0.4874074130	featuring
0.4874074130	sample
0.4874074130	buses
0.4874074130	objectives
0.4874074130	located
0.4874074130	robots
0.4874074130	proper
0.4874074130	simulating
0.4872258328	hardware support
0.4872236132	wire
0.4870635773	cost
0.4869569078	program
0.4866492543	routers
0.4866492543	partitions
0.4866492543	identifying
0.4863478821	removing
0.4861165867	sampling
0.4860981697	engines
0.4858232373	dynamic power
0.4857977611	major
0.4857750520	hot
0.4857497201	dram cache
0.4852698546	verify
0.4852621520	critical
0.4848616752	attractive
0.4848167373	tree based
0.4847663870	trends
0.4845134314	purpose
0.4844468314	coalescing
0.4844468314	safe
0.4844246612	significant
0.4843788766	properties
0.4843145021	plus
0.4842903368	these
0.4842331066	aim
0.4841463296	tiles
0.4841454991	memory modules
0.4840964805	top
0.4840882566	floating
0.4839800452	autonomous
0.4838474237	bound
0.4837359410	apply
0.4836664952	aims
0.4835000308	low area
0.4834906200	allowing
0.4834284218	popular
0.4833760339	limited
0.4833114896	generally
0.4832634205	real
0.4831993748	faults
0.4829659393	exploited
0.4828215751	threads
0.4827905299	goal
0.4826682666	lack
0.4826485930	operand
0.4826322371	interconnect
0.4825468562	possibly
0.4825239161	maximize
0.4824986776	buffers
0.4824693188	such
0.4824271224	promising solution
0.4822702625	reliable
0.4822092007	et al
0.4819910015	accelerator architecture
0.4819787788	deliver
0.4819216934	demand
0.4819195608	e
0.4815296851	furthermore
0.4815296033	natural
0.4813857119	moreover
0.4813710550	cells
0.4813442673	circuitry
0.4813442673	datasets
0.4813442673	insight
0.4813442673	primitives
0.4812056701	switches
0.4811419499	irregular
0.4810645281	represent
0.4809987455	tuned
0.4809987455	transition
0.4809987455	speeds
0.4809987455	aid
0.4809987455	detecting
0.4809987455	feasible
0.4809987455	electrical
0.4809987455	metadata
0.4807538157	researchers
0.4806286030	parameters
0.4805817207	target
0.4804991268	advances
0.4804991268	suffer
0.4804694015	resources
0.4804584020	word
0.4803007238	meanwhile
0.4802816437	stages
0.4802667039	calculation
0.4802667039	heuristic
0.4802667039	template
0.4802667039	performances
0.4802667039	physically
0.4800928296	registers
0.4798777859	importance
0.4798777859	facilitate
0.4797656228	65nm
0.4796793889	connections
0.4795736679	warps
0.4795661810	stacked dram
0.4795631338	therefore
0.4795519199	feature
0.4795365512	instead
0.4795165248	tolerant reversible
0.4793873015	realization
0.4792515425	next
0.4792102044	multi core processors
0.4786228265	monolithic 3d
0.4785786770	tile
0.4785786770	graphs
0.4785599408	intensive
0.4784806578	unfortunately
0.4784704712	non volatile
0.4784028640	physical design
0.4783080520	customized
0.4782619358	images
0.4780595661	dram chip
0.4780480677	regular
0.4780236769	issues
0.4779777349	representation
0.4777600119	highly
0.4776866028	column
0.4775457143	check
0.4774201534	fields
0.4774193887	directional
0.4774193887	fold
0.4771448219	decrease
0.4771222449	voltages
0.4770117207	profile
0.4770117207	integrating
0.4770117207	sized
0.4769452962	input and output
0.4769406894	modes
0.4769406894	mappings
0.4769406894	minimizing
0.4769015614	fabricated
0.4768350919	place
0.4765903990	j
0.4764900805	ideal
0.4762277349	component
0.4760791776	trade off
0.4760297574	areas
0.4760297574	specifications
0.4760297574	representative
0.4759392717	memory systems
0.4759216458	latter
0.4758667858	performance and energy efficiency
0.4757066173	pipelining
0.4756226574	scheduling
0.4756102369	greater
0.4756102369	constructed
0.4747632954	mm
0.4745254889	achieve
0.4738214465	encoded
0.4737649796	challenge
0.4737483953	handshaking
0.4737483953	transactions
0.4737483953	applicability
0.4737483953	productivity
0.4737483953	driving
0.4737483953	adopting
0.4737483953	analyses
0.4737483953	symmetric
0.4737483953	compliant
0.4737483953	instances
0.4737483953	modeled
0.4735563020	collective
0.4735563020	defenses
0.4735563020	inherently
0.4735563020	entropy
0.4735563020	reaching
0.4735563020	simplify
0.4735563020	manufacturers
0.4735563020	edges
0.4735563020	extending
0.4735563020	innovative
0.4735563020	controls
0.4735563020	influence
0.4735563020	diagnostic
0.4735563020	rank
0.4735563020	joint
0.4735563020	tradeoff
0.4735563020	equal
0.4735563020	tolerate
0.4735208049	modern systems
0.4733400758	hand
0.4732575136	provided
0.4732193166	bit level
0.4729567034	bitlines
0.4729504025	provide
0.4727559353	peak
0.4727235232	means
0.4726707624	form
0.4726011476	quantization
0.4725879977	explore
0.4725807847	generated
0.4723766701	balance
0.4723227811	speed
0.4722340789	precisions
0.4721656314	k
0.4721101285	dram cells
0.4720072935	consequently
0.4719134254	consumption
0.4716937251	file
0.4713879330	bounds
0.4713879330	gain
0.4713338573	adoption
0.4713338573	role
0.4713276404	multipliers
0.4712507988	complexity
0.4710813392	co
0.4708743373	sets
0.4708593429	network accelerators
0.4708376157	fast and accurate
0.4707494621	memory technologies
0.4704688724	achieve high
0.4703260497	running
0.4701633838	logical
0.4701414263	data encryption
0.4700149672	exposed
0.4700149672	microbenchmarks
0.4700149672	adapting
0.4700149672	moving
0.4700149672	concurrently
0.4700149672	overlapping
0.4700149672	microcontrollers
0.4700149672	decoded
0.4700149672	primarily
0.4700149672	criteria
0.4700149672	aggregation
0.4700149672	guided
0.4699817431	the
0.4698542640	avoid
0.4698542640	28nm
0.4697806456	desired
0.4695687327	output
0.4694099748	computation
0.4694041309	element
0.4693680505	cpu and gpu
0.4693664426	ensure
0.4690112260	resnet 50
0.4689219934	physical memory
0.4689219260	written
0.4685860926	attack
0.4684792079	full adder
0.4680603309	improvement
0.4678504300	box
0.4676109982	memory safety
0.4675626484	evaluated
0.4673825610	bitwidth
0.4673825610	minor
0.4673825610	earlier
0.4673825610	highlight
0.4673825610	authentication
0.4673825610	emulator
0.4673825610	deadlines
0.4673825610	wider
0.4673825610	inserted
0.4673825610	principle
0.4673825610	calculated
0.4673825610	illustrated
0.4673825610	selecting
0.4673825610	text
0.4673825610	prohibitive
0.4673825610	translates
0.4673825610	inefficiencies
0.4673825610	2.2x
0.4673825610	lowest
0.4673825610	ineffectual
0.4673825610	16nm
0.4673825610	proposals
0.4673825610	trivial
0.4673825610	leaves
0.4673825610	seconds
0.4673825610	unprecedented
0.4673825610	efficacy
0.4673825610	saved
0.4673825610	evolving
0.4673825610	simplicity
0.4673825610	decode
0.4673825610	queries
0.4673825610	limitation
0.4673825610	rise
0.4673825610	seamless
0.4673825610	behavioral
0.4673825610	faced
0.4673825610	optimally
0.4673825610	satisfies
0.4673825610	impacts
0.4673825610	transitions
0.4673825610	intervals
0.4673825610	confirm
0.4673825610	turns
0.4673825610	synapses
0.4673825610	accomplish
0.4673825610	allocate
0.4673825610	considerably
0.4673825610	predicts
0.4673825610	additions
0.4673825610	90nm
0.4673825610	creates
0.4673825610	released
0.4673825610	fastest
0.4673825610	allowed
0.4673825610	intrinsic
0.4673825610	interconnected
0.4673825610	peripherals
0.4672218689	important
0.4672127539	router
0.4670297799	performed
0.4668851877	perform
0.4668840199	insights
0.4668144191	type
0.4666867204	introduce
0.4666424832	training and inference
0.4664067971	side channel
0.4663235133	basis
0.4663235133	subsystem
0.4661976429	measured
0.4661976429	factors
0.4661915918	flash based
0.4661321736	requests
0.4661241038	consists
0.4661235708	none
0.4661065819	modules
0.4659582280	massively
0.4659321280	b
0.4658880355	verified
0.4658880355	selected
0.4658880355	failures
0.4658880355	extend
0.4658705432	as
0.4658683708	intermediate
0.4657204526	then
0.4656014239	methods
0.4654824953	published
0.4654713688	produce
0.4654629656	constant
0.4649489032	realized
0.4649461337	flexibility
0.4649107780	usage
0.4647566929	et
0.4645212925	eliminate
0.4645155559	many
0.4644766047	enable
0.4644123153	requirements
0.4643543612	outputs
0.4641913418	hardware designs
0.4639439550	topologies
0.4639439550	neurons
0.4639373385	hierarchy
0.4638132089	negligible
0.4638132089	accessed
0.4637158102	traces
0.4637026451	writes
0.4636992270	hardware architecture
0.4636113902	expected
0.4634365606	large number
0.4633080954	demonstrate
0.4632754498	pages
0.4632167507	new
0.4631552555	processes
0.4630787540	however
0.4628584470	crucial
0.4625553126	most
0.4624881599	slice
0.4624881599	continuously
0.4624202995	style
0.4620298863	improve
0.4619677035	followed
0.4618401715	data rate
0.4618052428	higher
0.4617521877	dynamic energy
0.4616778215	updates
0.4615893477	yield
0.4615893477	inside
0.4613822661	entire
0.4612578888	using
0.4612467623	targeting
0.4612203034	large list
0.4611782451	simulators
0.4611693565	handle
0.4609904120	thread level
0.4608770768	utilized
0.4608491015	sensitive
0.4608348079	due
0.4608063848	solution
0.4605800957	region
0.4604497761	limitations
0.4602754761	numbers
0.4599096029	synthesized
0.4596300957	limits
0.4594312698	matrices
0.4591752054	environments
0.4589985441	realize
0.4589985441	construct
0.4584533218	tuning
0.4583813497	movement
0.4583738560	system
0.4583478639	employed
0.4580714910	novel
0.4580693123	reduces
0.4580026899	close
0.4579545158	divergence
0.4579395618	affects
0.4579395618	tightly
0.4579395618	packets
0.4578529578	fabric
0.4577369930	ports
0.4577369930	streams
0.4577369930	amplifiers
0.4577369930	consecutive
0.4577369930	positions
0.4576750380	minimize
0.4576504975	emerged
0.4575025271	dissipation
0.4572260666	significantly
0.4572154472	developers
0.4572154472	employing
0.4571661799	deployed
0.4571551967	convolutions
0.4571098849	improve performance
0.4570120821	literature
0.4569998973	protocols
0.4566865194	decisions
0.4566865194	details
0.4565648634	evaluate
0.4565061485	description
0.4563668961	logic unit
0.4563432696	degree
0.4561910953	capability
0.4560738217	pruning
0.4560698797	operands
0.4559336930	servers
0.4559336930	robustness
0.4559336930	links
0.4558795727	advancement
0.4558795727	distinct
0.4558795727	shifters
0.4558795727	narrow
0.4557351948	volume
0.4557291413	levels
0.4556796583	candidates
0.4555906265	delays
0.4555150908	parts
0.4553080394	resulting
0.4552523130	world
0.4548297234	performance analysis
0.4547700717	growing
0.4546788618	regions
0.4545199705	stored
0.4544837124	obtain
0.4544395455	bottlenecks
0.4543684810	equivalent
0.4542520430	step
0.4541751158	internal
0.4541751158	conditions
0.4541479158	brought
0.4541479158	debugging
0.4541479158	subsequent
0.4541479158	exposes
0.4541479158	referenced
0.4541479158	extends
0.4541479158	compile
0.4541479158	bring
0.4541479158	managed
0.4541479158	heuristics
0.4541479158	stringent
0.4541479158	incorrect
0.4541479158	follow
0.4541479158	relationship
0.4541479158	scope
0.4541479158	seamlessly
0.4541479158	enormous
0.4541479158	severely
0.4541479158	extensible
0.4541479158	volatility
0.4541479158	thesis
0.4541479158	reusable
0.4541479158	cope
0.4541479158	originally
0.4541479158	updated
0.4541479158	signed
0.4541479158	families
0.4541479158	arise
0.4541479158	compromise
0.4541479158	occupied
0.4541479158	counterpart
0.4541479158	occurs
0.4541479158	matches
0.4541479158	reconfigured
0.4541479158	removed
0.4541479158	lies
0.4541479158	translated
0.4541479158	driver
0.4541479158	incorporated
0.4541479158	adequate
0.4541479158	vary
0.4541479158	assumptions
0.4541479158	dataflows
0.4541479158	maximizes
0.4541479158	resident
0.4541479158	popularity
0.4541479158	application's
0.4541479158	importantly
0.4541479158	suboptimal
0.4541479158	statically
0.4541479158	papers
0.4541479158	leveraged
0.4541479158	facilitates
0.4541479158	continued
0.4541479158	tags
0.4541479158	exponentially
0.4541479158	decreased
0.4541148998	configuration
0.4540987651	term
0.4539865406	article
0.4539835589	develop
0.4536468453	defects
0.4535537265	limit
0.4535537265	completely
0.4535459456	result
0.4534853901	hardware complexity
0.4533589690	countermeasures
0.4533463885	further
0.4531531134	standards
0.4531531134	loads
0.4531531134	potentially
0.4531531134	interactions
0.4531531134	extracted
0.4531531134	latest
0.4531531134	characteristic
0.4531531134	involving
0.4531531134	balanced
0.4530474068	leading
0.4530163895	ratio
0.4530145727	abstraction
0.4529926920	thanks
0.4527697915	x
0.4524851389	considerable
0.4524851389	sophisticated
0.4524851389	interaction
0.4524851389	homogeneous
0.4524851389	offering
0.4524851389	interesting
0.4524851389	avoiding
0.4524851389	weighted
0.4524851389	libraries
0.4524851389	subsystems
0.4524851389	principles
0.4523801033	overall
0.4523061923	cases
0.4523005374	designers
0.4521748787	banks
0.4521723620	computing architectures
0.4520915988	solve
0.4519534076	unique
0.4519526995	many core systems
0.4519404476	design parameters
0.4518250935	share
0.4517664328	layers
0.4516731317	paths
0.4515645187	community
0.4515496412	transfer level
0.4515295722	fail
0.4513861601	reported
0.4513071842	an area efficient
0.4512445201	data driven
0.4512128695	presented
0.4511829492	analyze
0.4510830512	graphics processing
0.4510262226	power efficient
0.4509534076	latencies
0.4507257220	original
0.4506340381	diverse
0.4506083713	meet
0.4504853182	complete
0.4504301315	strategy
0.4503955658	hardware platform
0.4500870343	width
0.4500462464	utilize
0.4500218941	fine
0.4499262363	generate
0.4499072348	related
0.4497604141	variants
0.4497460071	optimize
0.4496177314	front
0.4495909513	enhanced
0.4495909513	interconnects
0.4494686691	determine
0.4492164322	estimate
0.4492152685	time
0.4490394301	effectiveness
0.4490024652	minimal
0.4486218059	extremely
0.4484508102	induced
0.4484508102	accurately
0.4483767118	candidate
0.4483255562	focus
0.4483163821	implement
0.4482894810	low energy
0.4481503416	construction
0.4481503416	relevant
0.4480297528	implemented
0.4478773436	tasks
0.4477700454	advantages
0.4476092576	manufacturing
0.4476041643	widely
0.4471742066	capable
0.4468666530	built
0.4468553441	exploit
0.4468497863	designed
0.4466884725	exploits
0.4465895605	benefit
0.4465865016	although
0.4465571825	fixed
0.4465398359	promising
0.4464091724	easy
0.4463082874	presents
0.4459151690	3x
0.4458864774	die
0.4458064431	fpga accelerators
0.4456606947	demonstrates
0.4456328277	considered
0.4453995806	users
0.4451853035	increasingly
0.4451041042	mitigate
0.4450932159	a
0.4450614870	but
0.4450247155	run
0.4449020847	developed
0.4447014623	g
0.4446142124	gains
0.4441472690	required
0.4440899322	consuming
0.4440585141	identify
0.4440443132	comparable
0.4429203323	procedure
0.4427775293	application level
0.4427312864	high energy
0.4426832635	enhance
0.4426417986	typically
0.4425385664	db
0.4425385664	slower
0.4424493806	28 nm
0.4420100421	mw
0.4419158356	network inference
0.4417640919	high latency
0.4415387611	effort
0.4414385664	produced
0.4414385664	quickly
0.4414385664	ensuring
0.4414385664	actual
0.4414385664	integrate
0.4414385664	formulation
0.4414385664	limiting
0.4413523915	exchange
0.4413523915	entries
0.4413485212	employs
0.4413485212	findings
0.4413485212	operators
0.4413485212	observations
0.4412197541	account
0.4412002929	front end
0.4410311295	performance and energy
0.4409229114	substantial
0.4409229114	incurs
0.4409229114	showed
0.4409229114	accessing
0.4409229114	explored
0.4409229114	excellent
0.4409229114	estimated
0.4409229114	idle
0.4409229114	concerns
0.4409229114	targeted
0.4409229114	carried
0.4409229114	goals
0.4409229114	concern
0.4406502135	because
0.4404776743	hardware and software
0.4403770612	require
0.4402236529	pool
0.4402236529	keys
0.4402236529	coefficients
0.4399518330	train
0.4399518330	boost
0.4399518330	datacenters
0.4399518330	replication
0.4399518330	involved
0.4399518330	representations
0.4399518330	saves
0.4399518330	contribute
0.4399518330	technological
0.4399518330	spaces
0.4399518330	imposed
0.4399518330	severe
0.4399518330	drawbacks
0.4399518330	argue
0.4399518330	reports
0.4399518330	describing
0.4399518330	developments
0.4399518330	identifies
0.4399518330	10x
0.4399518330	included
0.4399518330	promise
0.4399518330	simulate
0.4399518330	investigation
0.4399518330	carefully
0.4399518330	integrates
0.4399518330	adjust
0.4399518330	causing
0.4393036478	commonly
0.4389043339	improves
0.4387432830	formats
0.4387432830	bugs
0.4387432830	zeros
0.4387187462	samples
0.4386845065	achieved
0.4385437381	if
0.4385273179	speedup
0.4382273234	shows
0.4382056121	activations
0.4379310669	expensive
0.4377186345	promises
0.4377186345	prevents
0.4377186345	represented
0.4377186345	setting
0.4377186345	substantially
0.4377186345	attacker
0.4377186345	learn
0.4377186345	accelerates
0.4377186345	separate
0.4377186345	decreases
0.4377186345	dimensions
0.4377186345	associativity
0.4377186345	widespread
0.4377186345	prone
0.4377186345	established
0.4377186345	comprising
0.4377186345	proven
0.4377186345	4x4
0.4377186345	paradigms
0.4374271209	directly
0.4373807487	branches
0.4373807487	guaranteed
0.4373807487	delivers
0.4373203465	rows
0.4372826922	constraints
0.4372182990	years
0.4369799161	savings
0.4368204379	hardware design
0.4368111924	huge
0.4368111924	observation
0.4368111924	changing
0.4368111924	characterize
0.4368111924	validated
0.4366869421	leads
0.4366130835	detect
0.4361627707	penalty
0.4356592134	proposes
0.4355218405	f
0.4354193335	part
0.4353584087	programs
0.4353180365	specific hardware
0.4352189721	demonstrating
0.4352189721	collected
0.4352189721	discover
0.4352189721	dissipating
0.4352189721	assumption
0.4352189721	discusses
0.4352189721	understood
0.4352189721	adds
0.4352189721	break
0.4352189721	arbitration
0.4352189721	restrictions
0.4352189721	adversary
0.4352189721	modest
0.4352189721	computed
0.4352189721	dependencies
0.4352189721	lookup
0.4352189721	careful
0.4352189721	vendor
0.4352189721	extent
0.4352189721	budgets
0.4352189721	tens
0.4352189721	extensively
0.4352189721	generations
0.4352189721	yields
0.4352189721	versions
0.4352189721	readily
0.4352189721	determined
0.4352189721	ranges
0.4352189721	aimed
0.4352189721	neighboring
0.4352189721	nonlinear
0.4352189721	characterized
0.4352189721	nearest
0.4352189721	purposes
0.4352189721	varies
0.4352189721	realizations
0.4352189721	choose
0.4352189721	innovations
0.4352189721	demanding
0.4352189721	highest
0.4352189721	evolved
0.4351833439	near
0.4348998671	an
0.4348730261	following
0.4348418005	besides
0.4346936238	potential
0.4346304057	effectively
0.4345627036	automatically
0.4344592142	counts
0.4339492796	incurring
0.4339492796	refreshed
0.4339492796	advance
0.4339492796	creating
0.4339492796	correctly
0.4339492796	mm2
0.4339492796	tremendous
0.4339492796	prominent
0.4339492796	occur
0.4339492796	lowering
0.4339492796	dramatically
0.4339492796	choices
0.4339492796	22nm
0.4339492796	academia
0.4339492796	intensity
0.4339492796	plays
0.4339492796	mainstream
0.4339492796	shorter
0.4339492796	heavy
0.4339492796	exist
0.4339492796	gained
0.4339492796	poses
0.4339492796	communicate
0.4339492796	valuable
0.4339492796	exhaustive
0.4339492796	predicted
0.4339492796	newly
0.4339492796	forms
0.4338533836	operation
0.4337925385	approximately
0.4337925385	estimates
0.4336701546	degradation
0.4335178912	crash
0.4335178912	loaded
0.4335178912	allocated
0.4335178912	retraining
0.4335178912	minutes
0.4335178912	suites
0.4335178912	measures
0.4335178912	adjusting
0.4335178912	examine
0.4335178912	hope
0.4335178912	incorporating
0.4335178912	schedule
0.4335178912	subject
0.4335178912	respective
0.4335178912	hungry
0.4335178912	valid
0.4335178912	determines
0.4335178912	tune
0.4335178912	publicly
0.4335178912	prevalent
0.4335178912	vital
0.4335178912	activities
0.4335178912	vast
0.4335178912	configure
0.4335178912	resulted
0.4335178912	controlling
0.4335178912	achievable
0.4335178912	randomly
0.4335178912	closely
0.4335178912	layouts
0.4335178912	proved
0.4335178912	substrate
0.4335178912	writing
0.4335178912	engineers
0.4335178912	minimized
0.4335178912	naturally
0.4335178912	degrades
0.4335178912	precisely
0.4335178912	suffers
0.4335178912	schedules
0.4335178912	applies
0.4335143653	functionality
0.4334568660	executed
0.4333560346	combines
0.4333560346	counterparts
0.4333560346	battery
0.4333560346	maps
0.4333560346	correctness
0.4333560346	scales
0.4333560346	runs
0.4333560346	investigated
0.4333560346	successful
0.4328452669	incur
0.4328452669	measure
0.4328452669	longer
0.4328452669	derive
0.4328452669	classes
0.4328452669	programmed
0.4328452669	consume
0.4328452669	created
0.4328452669	showing
0.4328452669	fit
0.4328452669	received
0.4325475560	superior
0.4325475560	multiplications
0.4325475560	remains
0.4324883134	easily
0.4324883134	simultaneously
0.4324329316	patterns
0.4319761036	`
0.4318321218	transfers
0.4318321218	vendors
0.4318321218	successfully
0.4318321218	analyzed
0.4318321218	generates
0.4318321218	sources
0.4314993491	logic circuit
0.4314883134	larger
0.4314864046	making
0.4308182072	efforts
0.4305179955	schemes
0.4305064813	rules
0.4305064813	entry
0.4300818405	suitable
0.4300565967	65 nm
0.4300292960	environment
0.4296788925	sufficient
0.4296788925	play
0.4296788925	storing
0.4296788925	ideas
0.4296788925	adopt
0.4296788925	explores
0.4296788925	period
0.4296788925	success
0.4296788925	explain
0.4296788925	evolution
0.4296788925	guarantees
0.4296788925	heavily
0.4296788925	consumed
0.4296788925	vectors
0.4296788925	decade
0.4290253413	components
0.4289478966	paper addresses
0.4282839451	trained
0.4282839451	employ
0.4282115894	behaviors
0.4282115894	conducted
0.4282115894	kind
0.4282115894	incorporate
0.4282115894	helps
0.4282115894	4x
0.4282115894	alternatives
0.4282115894	adjacent
0.4282115894	unnecessary
0.4282115894	incorporates
0.4282115894	operates
0.4282115894	left
0.4282115894	quantify
0.4282115894	drastically
0.4282115894	illustrate
0.4282115894	represents
0.4282115894	frequencies
0.4282115894	settings
0.4282115894	modification
0.4282115894	investigates
0.4282115894	victim
0.4282115894	sequences
0.4281066411	scenario
0.4281066411	produces
0.4281066411	contributions
0.4281066411	gaining
0.4281066411	methodologies
0.4281066411	considers
0.4281066411	objective
0.4280611046	needed
0.4278180250	accordingly
0.4275085495	nm
0.4273065201	works
0.4271757611	costly
0.4271757611	programmability
0.4271757611	fabrication
0.4271743132	big
0.4271479608	kernels
0.4268736309	tools
0.4268634081	task
0.4267131561	points
0.4267131561	products
0.4267131561	reach
0.4267131561	adopted
0.4267131561	manner
0.4259983705	ability
0.4253663184	latency and energy
0.4253042202	scenarios
0.4253042202	executing
0.4252066147	our
0.4250745030	fewer
0.4249153313	correct
0.4249153313	include
0.4248287591	instructions
0.4246529344	leverage
0.4246529344	exhibit
0.4246529344	studied
0.4246065432	describes
0.4241087909	memory model
0.4240745030	granularity
0.4240745030	prove
0.4239254777	leverages
0.4239254777	modifications
0.4239254777	rapidly
0.4239254777	great
0.4237540491	involves
0.4234839069	introduces
0.4232736399	pj
0.4231397562	propose
0.4230661250	greatly
0.4227420988	q
0.4226679019	external
0.4226479016	reads
0.4225344250	additional
0.4224644772	power and energy
0.4223957293	memory models
0.4223332945	features
0.4223294549	6t
0.4223294549	wires
0.4222208580	applied
0.4219208439	reconfigurable architecture
0.4213783268	compare
0.4213422275	aspects
0.4213289677	underlying
0.4213289677	utilizes
0.4213289677	requiring
0.4213289677	named
0.4212234121	observed
0.4212234121	performs
0.4212234121	investigate
0.4211922343	present
0.4209529645	difficult
0.4208932074	operate
0.4205920191	desirable
0.4204549941	3d stacked
0.4204145682	malicious
0.4202405101	solutions
0.4198775305	includes
0.4198775305	takes
0.4198629734	area and power
0.4197471778	we
0.4195052155	stage
0.4193829279	benchmarks
0.4193661184	efficiently
0.4192873810	networks on chip
0.4190043690	values
0.4189727512	performance and power
0.4187722643	optimizations
0.4184404706	mechanisms
0.4182012038	approaches
0.4181003858	shown
0.4180896447	individual
0.4180896447	observe
0.4180129718	real time
0.4179429138	complicated
0.4179285068	implements
0.4179285068	targets
0.4179285068	locations
0.4176899985	recent advances in
0.4175836947	name
0.4172768001	states
0.4172691987	smaller
0.4162069323	synaptic
0.4162069323	2x
0.4162069323	faulty
0.4162069323	lengths
0.4161666020	validate
0.4161250694	stacking
0.4161250694	nominal
0.4161250694	options
0.4160468656	essential
0.4159132688	computations
0.4157339571	capabilities
0.4156638361	truly
0.4151080404	accelerator design
0.4150613870	performance computing
0.4147771387	software hardware
0.4147721281	demonstrated
0.4147721281	tested
0.4146645127	consumes
0.4146645127	discussed
0.4144229861	avoids
0.4144229861	variant
0.4144229861	reasonable
0.4144229861	pose
0.4144229861	contention
0.4144229861	iterations
0.4144229861	independently
0.4144229861	remain
0.4144229861	differences
0.4144229861	acceptable
0.4144229861	simpler
0.4144229861	eliminates
0.4144229861	strict
0.4144229861	compares
0.4144229861	minimizes
0.4144229861	frequently
0.4144229861	suggest
0.4144229861	threat
0.4144229861	added
0.4144229861	involve
0.4144229861	equations
0.4144229861	dependency
0.4144229861	computes
0.4143807253	outperforms
0.4139291225	software and hardware
0.4138752418	dataset
0.4138752418	conclude
0.4138752418	experience
0.4138752418	systematically
0.4138752418	stores
0.4138752418	serve
0.4138752418	configured
0.4138752418	question
0.4138752418	chosen
0.4138752418	carries
0.4138752418	exists
0.4138752418	define
0.4138752418	affect
0.4138752418	flows
0.4138752418	accommodate
0.4138752418	trend
0.4138243874	memory requirements
0.4136838329	sizes
0.4136223169	offer
0.4136223169	demands
0.4135376256	area efficient
0.4135202816	instance
0.4134470990	it
0.4132721281	challenging
0.4132552818	requirement
0.4132438430	fpga based accelerators
0.4129162092	inputs
0.4126803614	experimental results show
0.4125253116	largely
0.4125253116	addressed
0.4125253116	examines
0.4125253116	inefficient
0.4125253116	messages
0.4125253116	realistic
0.4125253116	exhibits
0.4125253116	outperform
0.4125253116	ways
0.4125253116	capture
0.4125253116	decreasing
0.4125253116	concepts
0.4125253116	combine
0.4125253116	optimizes
0.4125253116	identified
0.4120721136	costs
0.4120114576	hardware architectures
0.4119280942	here
0.4117047741	considering
0.4116462148	by
0.4112103975	higher performance
0.4109537455	more
0.4109368116	re
0.4108627355	non
0.4105997138	nor
0.4103899325	whole
0.4101977760	cache miss
0.4099834345	all
0.4092819495	45 nm
0.4089935216	ultrascale +
0.4086129734	power and area
0.4085921136	configurations
0.4078451224	to
0.4073043088	offers
0.4073043088	supports
0.4072831940	despite
0.4072402267	achieves
0.4068060017	increases
0.4067971450	zero
0.4066116559	2
0.4047676422	called
0.4031842079	commercially available
0.4030501929	introduced
0.4026995867	requires
0.4026393351	makes
0.4024905228	since
0.4020055046	brief
0.4019787643	increased
0.4014578970	according
0.4009316925	at
0.4008019372	each
0.4005010393	on
0.4003717411	put
0.4003106449	enables
0.4002171397	third
0.3993781424	~
0.3988257388	i.e
0.3984488022	once
0.3981987319	this paper summarizes
0.3980390450	design and implementation
0.3974765017	fan out
0.3974117747	rather
0.3973106449	including
0.3968580760	discuss
0.3968010907	e.g
0.3955552820	what
0.3953755786	input data
0.3953091358	also
0.3947678345	32 28nm cmos
0.3946142657	weights
0.3941977156	right
0.3938569653	so
0.3936735662	towards
0.3934275928	in recent years
0.3927293583	cache energy
0.3915730413	45
0.3902982071	memory computing
0.3902154923	gpu memory
0.3902125257	likely
0.3898240924	least
0.3888358293	processor architecture
0.3866159038	there
0.3856381101	hardware co design
0.3853446672	d dct
0.3848334678	doing
0.3836500903	amount
0.3834429807	cache memory
0.3832292921	cmos based
0.3829484541	near memory computing
0.3828755837	fpga implementation
0.3827675876	s
0.3822409929	when
0.3821320343	with
0.3801636056	after
0.3799551501	significant performance
0.3795909920	this paper describes
0.3795298749	dram power
0.3794862869	memory latency
0.3793168572	computer vision
0.3792863037	$
0.3777656817	near threshold
0.3774841295	efficient hardware
0.3774561885	single chip
0.3771315315	one
0.3770587293	of
0.3767356137	fpga architecture
0.3763674301	two
0.3762196579	based accelerator
0.3748390056	2014
0.3746842854	this paper presents
0.3746457748	1
0.3741717215	otherwise
0.3741717215	until
0.3741717215	fill
0.3739716998	few
0.3737773394	keep
0.3731757481	computing architecture
0.3727128562	change memory
0.3721776270	based approach
0.3720464143	not
0.3719381438	next generation
0.3718746637	for
0.3716877892	hardware level
0.3698173507	along
0.3691360171	t count
0.3689774657	large memory
0.3682640067	in memory computing
0.3680648417	\
0.3680442069	performance model
0.3677914316	number of bits
0.3664387420	65
0.3654089204	among
0.3651235208	outside
0.3651193553	yet
0.3645310311	off
0.3645023215	through
0.3636457666	cache design
0.3636027288	well suited
0.3631967033	inner
0.3628792883	proposed approach
0.3623031367	going
0.3621625121	even
0.3619270703	during
0.3617206007	now
0.3616133045	data communication
0.3614753187	high degree
0.3611831219	compared to existing
0.3607111132	low power cmos
0.3605393330	over
0.3600900704	than
0.3599897041	sub
0.3598785388	from
0.3596135237	whereas
0.3589452899	together
0.3587203027	2015
0.3587018680	12
0.3583353820	value
0.3582163390	hardware based
0.3581843771	only
0.3577907097	three
0.3575494057	de
0.3574939874	data access
0.3572231243	learning applications
0.3571651985	beyond
0.3567612724	logic design
0.3566301808	currently
0.3562848830	built in self
0.3560141598	access memory
0.3559822132	work
0.3554930588	dual bit
0.3551602309	used
0.3548361069	gb s
0.3539080436	example
0.3536008147	or
0.3535179672	core processor
0.3532951881	they
0.3531138566	corresponding
0.3516517373	high degree of
0.3516006920	correction performance
0.3512420485	this paper proposes
0.3510640550	use
0.3509995095	based designs
0.3509684454	algorithm architecture
0.3503294041	different
0.3502114111	multiple bit
0.3496892055	memory architecture
0.3495624118	taken
0.3495118307	3d
0.3491145508	mean
0.3484637700	4
0.3477051977	come
0.3472432199	full
0.3468285184	28
0.3468084394	proposed scheme
0.3466345179	good
0.3466155040	3
0.3456358589	mostly
0.3456096382	memory technology
0.3448751834	detail
0.3445641912	show
0.3445366276	scale out
0.3439879216	across
0.3430388119	2013
0.3428995897	+
0.3427447911	32
0.3425996247	architecture research
0.3424499560	into
0.3421594188	well
0.3418179046	3d nand flash
0.3414611994	and
0.3413403996	network architectures
0.3413106025	needs
0.3411938369	quantum computer
0.3409156556	without
0.3408107090	computing in memory
0.3407568816	core architecture
0.3403274641	non uniform
0.3399910534	ever
0.3399243797	core processors
0.3398363591	does
0.3394773847	design process
0.3392899465	out
0.3386216968	throughout
0.3385731540	between
0.3385154367	computing applications
0.3384643401	able
0.3383130563	certain
0.3382559324	useful
0.3382387414	processor design
0.3379253697	another
0.3373107274	high power
0.3365015534	other
0.3363563058	chip communication
0.3361738375	software based
0.3355461817	causes
0.3352775597	2017
0.3352077569	bandwidth memory
0.3344255650	some
0.3339406026	6
0.3326663661	several
0.3322197334	near sensor
0.3320874859	indicate
0.3309899695	up
0.3307610474	50
0.3304638397	both
0.3303799927	just
0.3299645431	who
0.3299645431	512
0.3296661962	20
0.3294465729	too
0.3284077364	go
0.3280062783	same
0.3277849743	&
0.3277059361	single fpga
0.3273449781	especially
0.3270770049	later
0.3270770049	thorough
0.3265200255	operating system
0.3259818439	six
0.3259818439	why
0.3255321487	0
0.3252808134	\ textit
0.3252592448	run time
0.3248332667	find
0.3246771793	proposed architecture
0.3244359825	radix 2
0.3243722436	seen
0.3236909329	much
0.3234936839	associated
0.3232814481	four
0.3223258115	architecture level
0.3221439245	side
0.3218779886	^
0.3216278710	processor based
0.3214495661	necessary
0.3213870013	$ \ times
0.3213098308	upon
0.3211524366	an energy efficient
0.3210126406	old
0.3210126406	seven
0.3210126406	vs
0.3210126406	indicates
0.3210126406	500
0.3210126406	36
0.3210126406	neither
0.3210126406	keeps
0.3210126406	specify
0.3209927892	per
0.3208753013	within
0.3207897844	90
0.3205069023	set architecture
0.3203473249	provides
0.3197141545	particular
0.3196928048	becoming
0.3192758605	way
0.3192728978	self interference
0.3190506225	described
0.3190318876	based systems
0.3183334168	11
0.3182305732	do
0.3182285078	appropriate
0.3178067309	five
0.3176653762	out of order
0.3175872877	available
0.3175162651	8
0.3174479776	increase
0.3174446033	average performance
0.3169230057	8 bit
0.3165989628	move
0.3165989628	754
0.3165989628	themselves
0.3165989628	had
0.3165989628	regardless
0.3165989628	1.8
0.3165989628	0.18
0.3165989628	actually
0.3165112410	32 bit
0.3164046058	its
0.3163281679	almost
0.3161304768	particularly
0.3159650262	relatively
0.3153904068	based hardware
0.3146521800	fpga design
0.3143820064	every
0.3139535081	communication systems
0.3138141164	off chip memory
0.3137671588	23
0.3137671588	0.5
0.3136483638	less
0.3136099722	containing
0.3130019779	behind
0.3129361757	help
0.3129100982	thereby
0.3127899798	always
0.3125729137	simulation results show
0.3120872832	allow
0.3111353075	enough
0.3102480571	become
0.3101144650	100
0.3099619030	near zero
0.3098724736	far
0.3088378152	dram based
0.3088197850	2d
0.3085470981	their
0.3083458323	a case study
0.3081354062	proposed framework
0.3081345888	down
0.3081218964	take
0.3074313629	non blocking
0.3069842632	namely
0.3067963560	below
0.3059730303	various
0.3059490266	4 phase return to zero
0.3055591682	back
0.3049215166	7
0.3045746157	interest
0.3044495369	have
0.3043626678	34
0.3043626678	1.2
0.3039930380	consider
0.3039718276	via
0.3039170912	very
0.3039057869	has
0.3037592428	call
0.3037439862	5
0.3036632835	range of applications
0.3034495369	are
0.3034495369	that
0.3034495369	be
0.3034495369	which
0.3034495369	can
0.3034495369	is
0.3026595266	need
0.3026165727	256
0.3025787694	computer architecture
0.3024289195	better
0.3024242845	under
0.3022633141	found
0.3019629449	day
0.3019629449	19
0.3019010996	64
0.3016600739	get
0.3016600739	entirely
0.3016600739	200
0.3011946958	70
0.3011702608	memory performance
0.3006822708	make
0.3004934072	21
0.2993053176	around
0.2990579534	based architecture
0.2990116019	^ 2
0.2989592757	nearly
0.2989212843	been
0.2989164288	mainly
0.2987473840	27
0.2987473840	55
0.2987473840	never
0.2987473840	26
0.2987473840	85
0.2987473840	24
0.2983301076	14
0.2983105413	wide range of
0.2981155645	80
0.2981155645	99
0.2981155645	quite
0.2977638987	model based
0.2977006945	18
0.2977006945	contains
0.2973489626	reduce energy
0.2966867413	based data
0.2966402541	may
0.2963950874	17
0.2963950874	95
0.2963950874	gets
0.2963950874	viz
0.2963950874	2.5
0.2963950874	33
0.2963213238	core architectures
0.2960831172	16
0.2960811251	how
0.2960606319	architecture design
0.2960594422	system on chips
0.2957154732	10
0.2956259424	1024
0.2956259424	give
0.2956259424	believe
0.2956220313	itself
0.2956220313	placed
0.2951899283	little
0.2944371222	eight
0.2944371222	already
0.2941887981	*
0.2941740156	known
0.2940862299	based implementations
0.2939192585	us
0.2935855708	any
0.2931049963	gives
0.2928645494	allows
0.2925462318	a 3
0.2924339797	learning based
0.2924199992	others
0.2921591565	40
0.2921356763	this paper introduces
0.2920528005	25
0.2920528005	128
0.2920528005	onto
0.2919226093	$ \ mu
0.2918658646	no
0.2918101245	30
0.2918101245	whether
0.2918101245	9
0.2918101245	contain
0.2918101245	15
0.2918101245	specified
0.2914961200	level cache
0.2911865690	last level
0.2906828923	where
0.2899183012	based memory
0.2894904552	=
0.2894192971	becoming increasingly
0.2882857956	against
0.2879733135	possible
0.2877753715	2 ^ n
0.2876866376	like
0.2874596187	respectively
0.2871659043	efficient implementation
0.2865542534	cause
0.2864739262	being
0.2863585245	either
0.2860913879	will
0.2851637630	might
0.2851526671	alone
0.2851526671	22
0.2851526671	above
0.2851526671	60
0.2846960366	whose
0.2839956653	those
0.2837508255	reduce power
0.2834485575	proposed design
0.2830222130	frames per
0.2822590699	ever increasing
0.2822063084	own
0.2822063084	comes
0.2822063084	13
0.2820914106	done
0.2820914106	usually
0.2818320165	made
0.2816324796	core systems
0.2815767709	having
0.2813118932	systems on chip
0.2812108250	dealing with
0.2811200227	etc
0.2808116829	ones
0.2806330772	before
0.2804242148	becomes
0.2799845217	cannot
0.2797474163	was
0.2793724163	uses
0.2787765366	best
0.2784109916	a promising solution
0.2769625263	the key idea
0.2767336884	must
0.2760757512	still
0.2759880626	them
0.2743200584	non linear
0.2737020769	should
0.2725070455	off chip
0.2718300728	would
0.2716585158	a wide range
0.2714425590	often
0.2695155453	were
0.2680903431	based accelerators
0.2675088071	does not
0.2672033138	about
0.2672033138	could
0.2665690954	describe
0.2665366471	changes
0.2656009718	near memory
0.2647524140	co design
0.2634172164	return to zero
0.2629320706	trade off between
0.2626497352	processing applications
0.2595997897	key value
0.2567510921	per bank
0.2539535196	higher energy
0.2531788409	\ times
0.2529871497	\ mu
0.2523568727	without compromising
0.2523281186	per cycle
0.2501860973	speed up
0.2497440264	commonly used
0.2491962861	well known
0.2489163346	\ em
0.2477482625	widely used
0.2474070921	$ ^ 2
0.2472911772	power delay
0.2469247313	$ 10 ^
0.2453730943	cmos design
0.2442877018	based design
0.2440161228	4 phase return to
0.2398244041	more and more
0.2377102187	more energy efficient
0.2372697183	3 d
0.2357222232	prior work
0.2346278548	do not
0.2337529029	a 32 28nm
0.2333506915	hardware implementation of
0.2332933041	per watt
0.2311381360	on chip network
0.2264856777	faster than
0.2259836820	for polar codes
0.2259001403	3d nand
0.2245358911	while maintaining
0.2229584468	into account
0.2227112913	ranging from
0.2224724531	retention time
0.2198358561	in low power cmos
0.2185334036	clock frequency of
0.2172252906	s w
0.2150639284	\ log
0.2139720471	10 ^
0.2137733951	large number of
0.2136797269	suffer from
0.2130963803	a single chip
0.2129533320	this paper
0.2113061459	64 bit
0.2110631092	space time
0.2095351963	greater than
0.2095220304	on chip
0.2094666725	time consuming
0.2083898299	fpga implementation of
0.2079860639	co designed
0.2077027821	even though
0.2073397319	three major
0.2062744802	so far
0.2050406977	experimental results on
0.2049681996	an efficient
0.2032877481	+ 1
0.2029523190	does not require
0.2016179300	execution time
0.2010726139	evaluations show
0.2009294213	time domain
0.2007700661	this dissertation
0.2004199293	depending on
0.2002726807	the shelf
0.2001531735	this article
0.2000790870	embedded system
0.1997187486	results indicate
0.1974382084	a graph
0.1973108523	full adders
0.1970502770	the other hand
0.1939104998	peak performance of
0.1937605739	at design time
0.1929661117	at low cost
0.1927639875	rather than
0.1922194165	referred to as
0.1916403594	rely on
0.1909928697	a 32
0.1904001290	previous work
0.1900777375	efficient implementation of
0.1899893493	$ \
0.1892191227	the proposed architecture
0.1889224617	an fpga based
0.1875403766	hardware accelerator for
0.1874120606	connections between
0.1871862925	the art
0.1868956184	1 byte
0.1868584091	a 32 28nm cmos
0.1864250119	into consideration
0.1863779783	the accuracy of
0.1851335148	caused by
0.1847136990	millions of
0.1840803380	4 bit
0.1828779783	the speed of
0.1827521962	in memory processing
0.1824997811	of polar codes
0.1819406422	system on chip
0.1796177283	balance between
0.1793779783	the area of
0.1791739348	gap between
0.1786107142	refer to
0.1785047331	many core
0.1772671300	a 3d
0.1766225026	while keeping
0.1765345382	n ^
0.1757139895	the critical path
0.1756361264	phase return to zero
0.1753149131	for use in
0.1745653344	system level
0.1745028532	focused on
0.1741883438	focuses on
0.1740442068	cycle time
0.1733550105	depends on
0.1731972710	a large number
0.1730497061	susceptible to
0.1728834361	a wide variety of
0.1726677560	continues to
0.1725665750	focus on
0.1724418733	resource utilization and
0.1723594986	emerged as
0.1706875744	energy consumption by
0.1693779783	the architecture and
0.1693779783	the order of
0.1690513797	16 bit
0.1682328360	response time
0.1678779783	the level of
0.1673577902	an improved
0.1669033016	an energy efficiency
0.1663779783	a method to
0.1660902196	key idea of
0.1653779783	and simulation of
0.1637070196	take advantage
0.1636790819	a shared
0.1633779783	the advantages of
0.1618926960	absence of
0.1613679517	to achieve high
0.1605619432	as well as
0.1604449796	relies on
0.1599989190	energy efficiency by
0.1598721243	the proposed scheme
0.1598030454	a quantum
0.1597943793	amounts of
0.1597224841	improvement over
0.1594796537	two dimensional
0.1590366364	on chip memory
0.1588779783	the execution of
0.1586266879	a lot
0.1558478944	less than
0.1555291185	use cases
0.1554502223	power consumption by
0.1544753557	^ n
0.1540010542	of power consumption
0.1538779783	the problem of
0.1536677467	per second
0.1534559233	a low complexity
0.1533970645	a general purpose
0.1525496736	consisting of
0.1525098743	an ultra
0.1517542764	$ 2 \
0.1517536152	results show
0.1513328735	the effects of
0.1504233164	a binary
0.1501948987	affected by
0.1499224311	equipped with
0.1495860857	followed by
0.1489634633	test time
0.1489510025	depend on
0.1486662068	the field of
0.1482503892	a custom
0.1480500718	3d integration
0.1471277670	the proposed approach
0.1463472779	to test
0.1454630395	on average
0.1449231246	the proposed design
0.1446662068	the latency of
0.1445090896	per bit
0.1444487716	experiments show
0.1441894053	full system
0.1441742446	compared to
0.1438176501	derived from
0.1432674404	$ 10
0.1431662068	the benefits of
0.1426509741	conjunction with
0.1420487516	near data
0.1416150547	4 phase
0.1411146957	an 8
0.1408831452	an important
0.1404006215	the supply voltage
0.1402988806	the proposed method
0.1401065896	at runtime
0.1397419226	a multi core
0.1396211174	motivated by
0.1394627903	due to
0.1391281251	the open source
0.1390844867	power consumption of
0.1390307112	an end to end
0.1388810906	for large scale
0.1373957735	based on
0.1369793832	as much as
0.1367544421	the characteristics of
0.1362407453	two orders of magnitude
0.1357961571	communication between
0.1357544421	the limitations of
0.1355182862	design based on
0.1354015361	architecture based on
0.1351662068	the security of
0.1348849423	a clock
0.1341662068	the process of
0.1332646917	the lifetime of
0.1330198097	while consuming
0.1324899368	the memory hierarchy
0.1312272364	energy consumption of
0.1309555099	by up to
0.1307175476	offered by
0.1306398387	time steps
0.1302646917	a speedup of
0.1301608125	state of
0.1299294208	a novel method
0.1299030008	only on
0.1296408871	an area
0.1293799226	lead to
0.1288220756	to become
0.1283454333	by exploiting
0.1282758679	benefit from
0.1279814798	take advantage of
0.1278625575	even if
0.1277192875	carry look
0.1262943852	to compute
0.1262542397	full chip
0.1255317671	during training
0.1249515763	communication system
0.1247997398	energy efficiency of
0.1247593548	focusing on
0.1243745056	$ 2
0.1222737482	existing work
0.1221871291	large amount of
0.1221071613	a low cost
0.1219311010	n +
0.1218290556	to predict
0.1214089523	less than 1
0.1213724864	higher than
0.1211137779	speedup over
0.1206523390	$ 8
0.1203411406	power consumption and
0.1202446105	leads to
0.1196005461	and energy efficiency
0.1190405782	$ m
0.1186886322	obtained from
0.1185945909	to lower
0.1182562729	the experimental results
0.1181028056	processor based on
0.1180515448	compared with
0.1180087889	scale up
0.1178632297	impact on
0.1175117822	a distributed
0.1173685432	2 ^
0.1173493779	+ +
0.1167871789	a methodology
0.1165227288	and power efficiency
0.1162531593	the spatial
0.1162226343	more than
0.1154328735	in terms of
0.1152873459	2 d
0.1151887722	work proposes
0.1150705926	number of
0.1149136897	across multiple
0.1148457083	a d
0.1133793200	of deep neural networks
0.1132199298	by proposing
0.1124070359	a high speed
0.1123858953	the energy efficiency
0.1123216062	the distributed
0.1116999080	novel approach
0.1113771153	a low power
0.1110353700	the hardware implementation
0.1109843685	the memory controller
0.1108110227	this work
0.1106743182	computer systems
0.1105314975	a network on chip
0.1101792197	significantly less
0.1101649000	very large
0.1101608093	along with
0.1098530859	implemented using
0.1095504874	time data
0.1093751181	supported by
0.1088566962	efficiency compared to
0.1083188471	a wide range of
0.1082006429	the given
0.1077688863	an energy
0.1075751120	a fully
0.1072289863	lower than
0.1068365658	close to
0.1068047957	design and implementation of
0.1066403004	a non
0.1065173599	the 4 phase
0.1061121155	each node
0.1057091988	out of
0.1054328735	in order to
0.1054206398	better than
0.1047471897	to improve
0.1041672436	able to
0.1040755817	tend to
0.1039276240	$ n
0.1038178972	on top of
0.1034644671	a field
0.1030868847	such as
0.1028021500	an attractive
0.1027043121	system on
0.1025297265	correspond to
0.1020402522	provided by
0.1019696009	at least
0.1019463882	energy per
0.1014152878	novel architecture
0.1013249451	to process
0.1009506770	two major
0.1006947383	achieved by
0.1003804377	deal with
0.0999249116	a novel
0.0999231905	the early
0.0997324953	this survey
0.0996406007	$ ^
0.0995638087	and even
0.0992298798	two key
0.0991092632	the way
0.0990989841	time by
0.0985380215	a unified
0.0983912941	to overcome
0.0982415954	adapted to
0.0980049532	the need
0.0979360493	the main memory
0.0979289773	the memristor
0.0979175257	to solve
0.0977784071	the partial
0.0973473674	capable of
0.0967077007	the common
0.0966268690	to reduce
0.0964646566	the scalability
0.0962399598	used to implement
0.0960856119	$ s
0.0959046949	the advantage
0.0954730693	a high performance
0.0952208294	realized using
0.0950591836	an average
0.0940287675	the target
0.0938679677	with respect to
0.0937620027	very low
0.0937251781	composed of
0.0935266832	very high
0.0930165832	the energy consumption
0.0926940882	operating at
0.0924789542	a self
0.0924253179	a survey
0.0917776500	a heterogeneous
0.0916572532	suitable for
0.0913986313	the challenge
0.0912746645	so as to
0.0904374297	this report
0.0901051588	at run time
0.0900704656	the compiler
0.0900673089	proportional to
0.0900530372	a multi
0.0899978851	a very
0.0897861103	a case
0.0896990864	generated by
0.0895443347	2 \
0.0893063460	combined with
0.0890932485	each layer
0.0890031770	the design space
0.0889701124	the recent
0.0889408288	the simulation results
0.0886613105	more complex
0.0884155845	leading to
0.0880636590	according to
0.0880061088	to build
0.0879193357	novel hardware
0.0873674561	a set
0.0870896564	consists of
0.0870551284	to minimize
0.0867634817	the overlay
0.0864645527	both single
0.0860801850	this end
0.0860170488	the work's significance and
0.0860165832	the power consumption
0.0859750993	of n
0.0858861821	a high throughput
0.0857302598	within dram
0.0857251432	these problems
0.0854536728	not only
0.0853425617	but also
0.0853328885	a systolic
0.0850151617	an alternative
0.0848612779	the high level
0.0843084965	the die
0.0841054182	a modern
0.0839511964	system design
0.0839046457	2 bit
0.0835321047	this work presents
0.0834008766	while achieving
0.0833904279	these issues
0.0830194586	two orders
0.0828723650	a large amount
0.0827964019	an overview
0.0826043721	a soft
0.0825221161	while reducing
0.0824978254	a high level
0.0822029172	constructed using
0.0821427199	the internet
0.0820729924	thousands of
0.0819317719	reduction in
0.0815231393	obtained by
0.0813292689	aims to
0.0812765967	simulation time
0.0812682149	most important
0.0811106804	generated from
0.0809713205	further reduce
0.0809504328	new design
0.0805968150	the sequential
0.0805344745	implemented on
0.0805104920	1 bit
0.0804586808	the off chip
0.0803600481	much as
0.0803292373	a limited
0.0802280424	to scale
0.0800374187	using xilinx
0.0793909786	the effectiveness
0.0793813284	to implement
0.0793556551	to address
0.0786705767	parameters such as
0.0786462518	associated with
0.0786281770	and energy consumption
0.0786063227	subset of
0.0785530372	a technique
0.0783387916	adapt to
0.0782411521	of on chip
0.0781876325	to alleviate
0.0779816208	more accurate
0.0778662084	the quality
0.0775736224	a low
0.0775506981	an extension
0.0775293902	other hand
0.0774608133	an automated
0.0774058933	memory system
0.0769973138	the same
0.0769431315	the resulting
0.0766520576	to enable
0.0765100395	the entire
0.0760399817	a near
0.0757462082	a single
0.0757128482	a threshold
0.0755926859	as low as
0.0753437380	an order
0.0751147225	these challenges
0.0750253383	the proposed
0.0747982207	to accelerate
0.0747808455	to perform
0.0745721247	computing system
0.0745512622	and therefore
0.0744582838	return to
0.0743133343	to avoid
0.0742782902	taking into
0.0740248153	developed in
0.0738880961	the amount
0.0736932594	benefits from
0.0732072894	more efficient
0.0728626959	different types
0.0727925302	vulnerable to
0.0727767798	difficult to
0.0725696223	an analytical
0.0724194303	thanks to
0.0724168796	part of
0.0723767631	led to
0.0723483768	applicable to
0.0720754239	by means of
0.0718997579	inspired by
0.0718307776	the flexibility
0.0716724102	in memory
0.0714387213	in addition
0.0714002929	to protect
0.0711376954	possibility of
0.0711019701	a reversible
0.0708582064	two level
0.0708236834	to handle
0.0705096455	system stack
0.0704757000	by introducing
0.0702257532	a variety
0.0698367200	running on
0.0696484872	the following
0.0693805765	to study
0.0693739216	amount of data
0.0691769053	in most
0.0691473277	an industrial
0.0690764172	consist of
0.0688386048	an approach
0.0687939549	this context
0.0685601334	work presents
0.0685417691	the purpose
0.0681778906	overall performance
0.0681408675	a linear
0.0681238688	system performance
0.0680336224	a framework
0.0680167676	to mitigate
0.0679401309	the performance of
0.0678514808	these devices
0.0677452776	paper provides
0.0677151803	to meet
0.0676599171	to achieve
0.0676169403	an accelerator
0.0675926859	the context of
0.0674734642	the design of
0.0674227095	a variety of
0.0673359817	applied to
0.0672389166	of computer
0.0669625902	to optimize
0.0669287527	performance per
0.0667598765	to maximize
0.0666839118	with minimal
0.0665047411	the thermal
0.0664847095	none of
0.0664734642	the number of
0.0660454467	considered as
0.0658784572	widely used in
0.0658655757	to support
0.0658122894	reductions in
0.0658031692	in order
0.0657890759	a 32 bit
0.0657011548	to zero
0.0656592361	performed by
0.0656141722	portion of
0.0653965649	an adaptive
0.0653891181	a promising
0.0653544295	compared to state of
0.0651861599	the use of
0.0648529361	on die
0.0648322791	the user
0.0645181967	different levels of
0.0642551416	designed using
0.0640230639	an effective
0.0640197892	by applying
0.0636600143	this problem
0.0636218986	the baseline
0.0636165387	to work
0.0635021697	to maintain
0.0631054792	coupled with
0.0629292909	a new
0.0628985183	a factor
0.0628238142	allows to
0.0625947062	suited for
0.0624836288	for solving
0.0622038647	an application
0.0620343575	the design
0.0617738099	compatible with
0.0617523142	a function
0.0617273902	by allowing
0.0616672875	become more
0.0615161070	less power
0.0613286124	these techniques
0.0613111608	the next
0.0611417621	a range
0.0611309562	this approach
0.0609408563	a flexible
0.0608570034	found in
0.0607085323	attempts to
0.0607041000	available in
0.0606871912	a solution
0.0603098474	important to
0.0602725372	a result
0.0602629068	an open
0.0598254937	an embedded
0.0592025565	to show
0.0591642075	the available
0.0587784425	implementation of
0.0587155819	the need for
0.0585440896	by implementing
0.0585236136	a configurable
0.0582748755	low as
0.0582057581	a major
0.0581972428	the required
0.0580548439	different levels
0.0579326188	well as
0.0579191988	a mechanism
0.0578981167	by dynamically
0.0577939868	the second
0.0577583774	the previous
0.0576985761	a new approach
0.0575610861	devices such as
0.0575039626	with negligible
0.0574768991	of magnitude
0.0574445973	the fly
0.0574286603	the arm
0.0572566158	in comparison to
0.0572506511	and up to
0.0568366653	a proof of
0.0568200677	all possible
0.0567580768	this method
0.0566589961	new approach
0.0566423313	needs of
0.0566060564	attempt to
0.0565668029	the extra
0.0563072293	two different
0.0562565250	on line
0.0559862769	of service
0.0556926700	problem for
0.0556442245	amount of
0.0556204617	across different
0.0555651994	by taking
0.0554253911	respect to
0.0551970174	this project
0.0551939707	network on
0.0550315024	the maximum
0.0549252617	a secure
0.0547772091	an optimized
0.0547563970	the context
0.0547252153	reduced by
0.0546632702	fraction of
0.0546211952	realization of
0.0546184554	the experimental results show
0.0541614641	role in
0.0541117791	continue to
0.0539982473	applications such as
0.0538307581	the idea
0.0537886456	the world
0.0537860320	advantage of
0.0537429692	a long
0.0536359976	the help of
0.0535468051	the state of
0.0535366379	a broad
0.0534603932	to ensure
0.0532556452	compared to other
0.0531729526	the open
0.0530400018	a lot of
0.0530121733	the algorithmic
0.0528349073	tailored to
0.0526793263	a pipeline
0.0526704611	a hardware
0.0525549413	the original
0.0524688805	for on chip
0.0524239458	the fundamental
0.0523179146	evaluated on
0.0522507648	even more
0.0520951050	to verify
0.0520681765	the run time
0.0520637071	this issue
0.0520255519	an architecture
0.0519550271	up to
0.0519248923	need for
0.0519218498	a hybrid
0.0518850862	to deal with
0.0518778055	of up
0.0518542969	to calculate
0.0517906125	the obtained
0.0513002357	efficiency by
0.0512705904	processing in
0.0512660207	this gap
0.0511867194	by leveraging
0.0511372234	easy to
0.0510110941	design of
0.0509916383	comparison with
0.0509628800	intended to
0.0509628516	the latter
0.0505838048	in practice
0.0504111529	executed on
0.0503667093	types of
0.0501891833	a set of
0.0501660707	to increase
0.0501004512	code for
0.0499581065	much more
0.0497573219	an arbitrary
0.0494111693	synthesis for
0.0493955462	to enhance
0.0493758786	a full
0.0493333520	on field
0.0492483705	dependent on
0.0490604402	increase in
0.0489769482	fabricated in
0.0489021486	with state of
0.0487676542	the minimum
0.0485391639	by providing
0.0482093318	comparable to
0.0482085233	an overview of
0.0482084487	each other
0.0480861004	hundreds of
0.0480635266	accesses to
0.0480260195	performance of
0.0479426839	or even
0.0479134597	collection of
0.0478976757	to generate
0.0478599613	required by
0.0478280227	to add
0.0476767899	or not
0.0475920900	tailored for
0.0475423178	the need to
0.0474538720	a reconfigurable
0.0474478858	an asynchronous
0.0473945340	the complete
0.0473570837	for image
0.0472465676	the same time
0.0469892160	purpose of
0.0468667163	the corresponding
0.0466383263	group of
0.0466346633	the number
0.0466144603	of up to
0.0465820905	and in particular
0.0464858574	processor with
0.0464834696	the inherent
0.0464530612	a dynamic
0.0463164627	as well
0.0462941316	to introduce
0.0462887041	means of
0.0462568138	the whole
0.0462539878	to detect
0.0462240111	the potential
0.0461818380	advances in
0.0461139849	the purpose of
0.0460775416	a simple
0.0460383951	a well
0.0456041930	suited to
0.0455838714	structure for
0.0454907115	to understand
0.0454612131	hardware co
0.0454134570	set of
0.0453580087	a small
0.0453456835	the ability
0.0450633321	improvement in
0.0450536850	variety of
0.0449976230	orders of
0.0448948180	availability of
0.0447641672	a multicore
0.0446783903	to select
0.0446278619	two orders of
0.0445037017	the network on
0.0443514371	different from
0.0442457425	to construct
0.0442457425	to realize
0.0440242913	choice for
0.0439745500	in contrast to
0.0439414507	a highly
0.0437624462	and then
0.0437418525	nature of
0.0436552870	seen as
0.0436537133	overview of
0.0436336216	to manage
0.0435217562	the os
0.0434196144	published in
0.0433370580	the basic
0.0431931926	an energy efficiency of
0.0430628730	presence of
0.0430314137	degree of
0.0430279660	possible to
0.0429996121	the past
0.0427167332	the set of
0.0426946370	aspect of
0.0426331786	a fast
0.0425544727	integrated with
0.0424278232	stored in
0.0424258363	limited by
0.0423698094	to take
0.0421309241	a viable
0.0419779905	a particular
0.0419634976	to provide
0.0418883594	decrease in
0.0418864077	internet of
0.0418827254	resulting in
0.0417745526	by up
0.0417345403	the possibility
0.0416624171	faster and
0.0416364086	an example
0.0415783686	progress in
0.0415298626	to deliver
0.0415137528	an order of
0.0412877987	growth of
0.0412508578	an algorithm
0.0411946669	this purpose
0.0411891833	the impact of
0.0411723890	the overall
0.0411331131	on chips
0.0409701786	used to
0.0409472675	implemented in
0.0409286237	by means
0.0409124715	throughput by
0.0408984348	feasibility of
0.0408837652	the last
0.0408792573	the total
0.0408523782	mapped to
0.0408462568	an optimal
0.0408156062	to guarantee
0.0406490055	an end
0.0405616165	used in
0.0404963835	a large
0.0404518227	a series of
0.0403567083	a first
0.0403341684	a methodology to
0.0400434425	to replace
0.0400434425	to satisfy
0.0399926624	to tackle
0.0399261893	the literature
0.0399078419	cost by
0.0397734666	location of
0.0397303387	the design and
0.0396820212	accuracy for
0.0396810186	help of
0.0396095098	family of
0.0395414226	architecture for
0.0395218983	written in
0.0395004739	to represent
0.0394319914	a programmable
0.0394224939	even in
0.0394175703	to synthesize
0.0394046019	the feasibility
0.0393681017	need to
0.0393343148	to keep
0.0393339844	the amount of
0.0392977125	different types of
0.0390717582	the host
0.0389925381	a basic
0.0389647589	the final
0.0388888436	in terms
0.0385475520	a systematic
0.0384928272	a similar
0.0384564259	adoption of
0.0383713826	in particular
0.0382303387	the implementation of
0.0381899910	analysis of
0.0381669777	so as
0.0380593237	to exploit
0.0380317290	to evaluate
0.0379192289	an accurate
0.0378335631	in contrast
0.0377906280	used for
0.0376915837	the main
0.0376759325	to prevent
0.0376752421	deployed in
0.0376611878	accelerator with
0.0375339671	to extract
0.0374663589	a user
0.0373690045	accelerator for
0.0372495837	a high
0.0372269197	a proof
0.0370153317	allow for
0.0370103336	the theoretical
0.0370076137	of concept
0.0369130498	a factor of
0.0369012495	a key
0.0367546225	a significant
0.0367339690	efficiency than
0.0367013770	the conventional
0.0365358555	the complexity of
0.0364947956	the first
0.0361942466	these two
0.0361339013	a wide
0.0360763581	the key
0.0359513211	the major
0.0359404592	performance than
0.0358990984	this model
0.0358802611	to obtain
0.0357875422	because of
0.0357572661	method for
0.0356196211	known as
0.0355352218	to guide
0.0355060722	performed on
0.0354713208	the secret
0.0353099870	to determine
0.0353077234	a given
0.0351639219	the importance of
0.0350759447	series of
0.0350632703	the first time
0.0349399479	top of
0.0349224479	potential of
0.0348948833	ease of
0.0347864660	to create
0.0345819623	combination of
0.0345781960	presented to
0.0345267127	approach to
0.0343367078	found to
0.0343282074	an analog
0.0342830019	a tool
0.0342773393	evaluation of
0.0340013054	together with
0.0339509582	to map
0.0338071452	to allow
0.0336684459	for accelerating
0.0336234333	spectrum of
0.0335027011	a few
0.0334951039	description of
0.0334302195	the traditional
0.0333928205	the rapid
0.0333792363	and thus
0.0333634381	a network on
0.0332101727	built in
0.0331722606	a typical
0.0331011549	this new
0.0330156452	a scalable
0.0329224037	the basis of
0.0328441271	technique for
0.0327662417	enough to
0.0327546802	architecture co
0.0327341759	this study
0.0326166892	a standard
0.0326156106	to share
0.0326025487	a fixed
0.0324181051	concept of
0.0323986388	quality of
0.0323880836	class of
0.0323734096	demand for
0.0323381615	efficient than
0.0322717487	an error
0.0320857469	designed for
0.0320652201	in depth
0.0320263613	a critical
0.0320029569	in fact
0.0319723812	a certain
0.0319651372	new approach to
0.0319649597	related to
0.0318266836	in turn
0.0317716568	expected to
0.0316979670	the energy efficiency of
0.0316382369	described in
0.0315639009	type of
0.0315629244	support for
0.0313707326	to help
0.0312469634	relative to
0.0311954272	range of
0.0311934868	to apply
0.0311698393	of interest
0.0310659309	used by
0.0309735127	the desired
0.0309371169	this technique
0.0308716492	while also
0.0308677589	robust to
0.0308487996	hard to
0.0307166029	aim to
0.0307065674	to save
0.0305864937	a special
0.0305804850	this challenge
0.0305479748	the initial
0.0304749907	to develop
0.0304511187	in comparison with
0.0303940036	estimation of
0.0303523390	to estimate
0.0301947203	the ability to
0.0301733132	this scheme
0.0300567232	needed to
0.0300509885	an input
0.0300294966	to facilitate
0.0299814712	instead of
0.0299646280	scaling of
0.0299071722	implemented as
0.0298747111	used as
0.0298463064	aspects of
0.0298201032	a complete
0.0297568195	the presence
0.0297491780	limited to
0.0295226768	employed to
0.0294401778	a way
0.0294269198	developed to
0.0292688686	the gap between
0.0292493199	methodology for
0.0292433213	ability to
0.0292223884	implemented with
0.0292025222	the size of
0.0291518199	utilized to
0.0291139231	an experimental
0.0290191449	referred to
0.0289413306	the future
0.0289288473	a survey of
0.0289238153	a large number of
0.0288746427	to run
0.0288367906	a framework for
0.0286776146	to utilize
0.0286117830	lack of
0.0284004226	the dominant
0.0283829437	a detailed
0.0283219763	a peak
0.0282231384	result in
0.0281947203	the effect of
0.0281618445	size of
0.0280152277	a crucial
0.0279900882	latency by
0.0278818430	version of
0.0278353550	needs to
0.0278133735	a challenge
0.0278085560	to explore
0.0277246294	way to
0.0277242655	in detail
0.0276361388	usage of
0.0270241973	scheme for
0.0270191475	idea of
0.0269101300	work on
0.0268731655	a large amount of
0.0268560101	reported in
0.0268422316	to store
0.0268412730	goal of
0.0267836814	proposed to
0.0267147664	basis of
0.0265058667	form of
0.0264792571	a parallel
0.0263149783	a common
0.0261899479	a state of
0.0259494930	to use
0.0259288473	the feasibility of
0.0258134101	to eliminate
0.0256731655	the idea of
0.0255280536	a solution to
0.0255138698	a powerful
0.0253319972	a practical
0.0252822380	development of
0.0251947203	the concept of
0.0250899588	use of
0.0250149015	a lightweight
0.0249528926	interest in
0.0247645517	proof of
0.0247129461	study on
0.0245093846	likely to
0.0244017209	optimized for
0.0243757535	designed to
0.0243341797	to demonstrate
0.0242783908	attention in
0.0242361870	required to
0.0242174476	the cost of
0.0241947203	the effectiveness of
0.0241947203	the presence of
0.0240645342	to make
0.0240494351	a dedicated
0.0240476739	required for
0.0240370130	terms of
0.0239810183	alternative to
0.0238367906	the lack of
0.0237280536	a range of
0.0235507809	the efficiency of
0.0234951601	deployment of
0.0234260090	a commercial
0.0233897002	a bank
0.0232746641	exploited to
0.0231701239	the behavior of
0.0231541530	consumption by
0.0230359240	framework for
0.0230231194	a popular
0.0230208076	complexity of
0.0229707148	effectiveness of
0.0227013360	run on
0.0226765310	to execute
0.0225639621	solution to
0.0221653276	solution for
0.0221460175	dedicated to
0.0221328156	distribution of
0.0220614296	acceleration of
0.0219958854	the primary
0.0219690189	allows for
0.0219648792	the right
0.0219546388	factor of
0.0218886458	a general
0.0218547484	impact of
0.0217590935	a generic
0.0216281994	importance of
0.0214707851	a minimum
0.0211756619	understanding of
0.0210748190	for performing
0.0206580226	a fundamental
0.0206132465	a comprehensive
0.0205714465	useful for
0.0205649783	a prototype
0.0205280536	a combination of
0.0203903545	critical to
0.0203496682	a good
0.0202461185	effect of
0.0202273736	a baseline
0.0199762103	presented in
0.0198663378	a maximum
0.0198367906	the potential of
0.0198221099	for example
0.0197779670	the goal of
0.0197042130	exploration of
0.0196096044	the development of
0.0195695775	for designing
0.0194708206	shown to
0.0193984690	cost of
0.0192065912	capacity of
0.0188721752	required in
0.0187714311	similar to
0.0186548487	characterization of
0.0185013270	efficiency of
0.0180733639	approach for
0.0180713378	to identify
0.0180301253	to analyze
0.0179098086	integration of
0.0176885486	necessary to
0.0175692188	and hence
0.0172461814	capability of
0.0171730348	even with
0.0170274871	to find
0.0169492615	behavior of
0.0167112758	especially in
0.0164169962	corresponding to
0.0163599538	consumption of
0.0160840109	especially for
0.0160807449	tool for
0.0160450991	a class of
0.0159144421	in addition to
0.0158322244	an average of
0.0152961662	this paper provides
0.0148566146	a number of
0.0147223759	as compared to
0.0141447244	the integration of
