Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Jul 29 13:28:37 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                81797        0.030        0.000                      0                81797        0.255        0.000                       0                 29337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_100mhz                {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out     {0.000 4.000}          8.000           125.000         
  clk_200mhzmhz_mmcm_out  {0.000 2.500}          5.000           200.000         
sfp_mgt_refclk            {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]      {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0      {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1      {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      clk_156mhz_int      {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]   {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                  2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out           5.656        0.000                      0                  318        0.047        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_200mhzmhz_mmcm_out        0.049        0.000                      0                74474        0.030        0.000                      0                74474        1.520        0.000                       0                 26703  
    rxoutclk_out[0]                                                                                                                                                         0.397        0.000                       0                     4  
      gt_rxusrclk2_0            2.203        0.000                      0                 1479        0.038        0.000                      0                 1479        0.570        0.000                       0                   704  
    rxoutclk_out[1]                                                                                                                                                         0.413        0.000                       0                     4  
      gt_rxusrclk2_1            2.352        0.000                      0                 1475        0.035        0.000                      0                 1475        0.553        0.000                       0                   699  
    txoutclk_out[0]                                                                                                                                                         0.255        0.000                       0                     5  
      clk_156mhz_int            1.121        0.000                      0                 2327        0.047        0.000                      0                 2327        0.304        0.000                       0                  1011  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_156mhz_int          clk_156mhz_int                5.019        0.000                      0                    4        0.288        0.000                      0                    4  
**async_default**       clk_200mhzmhz_mmcm_out  clk_200mhzmhz_mmcm_out        0.359        0.000                      0                 1712        0.158        0.000                      0                 1712  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_0                5.141        0.000                      0                    4        0.399        0.000                      0                    4  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_1                5.303        0.000                      0                    4        0.050        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.508ns (23.672%)  route 1.638ns (76.328%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 13.917 - 8.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.464ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.346ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.818     6.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.343 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.457     6.800    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X97Y178        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     6.993 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.394     7.387    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X97Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.354     7.810    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X97Y177        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.132     7.942 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.433     8.375    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.514    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.236    14.152    
                         clock uncertainty           -0.071    14.081    
    SLICE_X97Y178        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    14.031    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.508ns (23.716%)  route 1.634ns (76.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 13.917 - 8.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.464ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.346ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.818     6.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.343 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.457     6.800    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X97Y178        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     6.993 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.394     7.387    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X97Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.354     7.810    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X97Y177        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.132     7.942 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.429     8.371    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.514    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.236    14.152    
                         clock uncertainty           -0.071    14.081    
    SLICE_X97Y178        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.034    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.508ns (23.716%)  route 1.634ns (76.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 13.917 - 8.000 ) 
    Source Clock Delay      (SCD):    6.229ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.818ns (routing 1.464ns, distribution 1.354ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.346ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.818     6.229    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.343 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.457     6.800    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X97Y178        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     6.993 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.394     7.387    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X97Y177        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     7.456 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.354     7.810    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X97Y177        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.132     7.942 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.429     8.371    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.514    13.917    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.236    14.152    
                         clock uncertainty           -0.071    14.081    
    SLICE_X97Y178        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.034    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.447ns (27.593%)  route 1.173ns (72.407%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 13.899 - 8.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.823ns (routing 1.464ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.346ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.823     6.234    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.351 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.511     6.862    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0
    SLICE_X94Y178        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     7.016 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4/O
                         net (fo=1, routed)           0.352     7.368    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]_0
    SLICE_X94Y178        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     7.544 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.310     7.854    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.496    13.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism              0.168    14.067    
                         clock uncertainty           -0.071    13.996    
    SLICE_X93Y178        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    13.948    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.447ns (27.644%)  route 1.170ns (72.356%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 13.899 - 8.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.823ns (routing 1.464ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.346ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.823     6.234    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y179        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     6.351 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=4, routed)           0.511     6.862    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_0
    SLICE_X94Y178        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154     7.016 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4/O
                         net (fo=1, routed)           0.352     7.368    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all_reg[0]_0
    SLICE_X94Y178        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     7.544 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1/O
                         net (fo=3, routed)           0.307     7.851    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst_n_0
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.496    13.899    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                         clock pessimism              0.168    14.067    
                         clock uncertainty           -0.071    13.996    
    SLICE_X93Y178        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    13.949    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.304ns (18.052%)  route 1.380ns (81.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 13.943 - 8.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.831ns (routing 1.464ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.346ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.831     6.242    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y182        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.356 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.245     6.601    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X97Y182        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.150     6.751 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.462     7.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X97Y182        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     7.253 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.673     7.926    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.540    13.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                         clock pessimism              0.237    14.179    
                         clock uncertainty           -0.071    14.108    
    SLICE_X97Y183        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    14.060    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.304ns (18.052%)  route 1.380ns (81.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 13.943 - 8.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.831ns (routing 1.464ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.346ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.831     6.242    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y182        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.356 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.245     6.601    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X97Y182        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.150     6.751 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.462     7.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X97Y182        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     7.253 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.673     7.926    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.540    13.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.237    14.179    
                         clock uncertainty           -0.071    14.108    
    SLICE_X97Y183        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.060    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.304ns (18.084%)  route 1.377ns (81.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 13.943 - 8.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.831ns (routing 1.464ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.346ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.831     6.242    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y182        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.356 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.245     6.601    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X97Y182        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.150     6.751 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.462     7.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X97Y182        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     7.253 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.670     7.923    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.540    13.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism              0.237    14.179    
                         clock uncertainty           -0.071    14.108    
    SLICE_X97Y183        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    14.061    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.304ns (18.084%)  route 1.377ns (81.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 13.943 - 8.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.831ns (routing 1.464ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.346ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.831     6.242    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y182        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.356 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.245     6.601    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X97Y182        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.150     6.751 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.462     7.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X97Y182        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     7.253 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.670     7.923    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.540    13.943    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism              0.237    14.179    
                         clock uncertainty           -0.071    14.108    
    SLICE_X97Y183        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.061    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.587ns (38.092%)  route 0.954ns (61.908%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 13.939 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.845ns (routing 1.464ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.536ns (routing 1.346ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.845     6.256    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y184        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.370 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=4, routed)           0.298     6.668    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync[1]
    SLICE_X97Y181        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     6.783 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=4, routed)           0.163     6.946    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X96Y181        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     7.131 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.261     7.392    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X96Y181        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.173     7.565 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.232     7.797    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X96Y181        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         2.536    13.939    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y181        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.171    14.110    
                         clock uncertainty           -0.071    14.039    
    SLICE_X96Y181        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    13.991    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.105ns (51.220%)  route 0.100ns (48.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.296ns (routing 0.737ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.822ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.296     3.054    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y178        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.103 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=9, routed)           0.087     3.190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X95Y178        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.056     3.246 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1/O
                         net (fo=1, routed)           0.013     3.259    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1_n_0
    SLICE_X95Y178        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.526     3.309    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y178        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/C
                         clock pessimism             -0.153     3.156    
    SLICE_X95Y178        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     3.212    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.328ns (routing 0.737ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.822ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.328     3.086    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.134 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.072     3.206    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X97Y183        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     3.221 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.012     3.233    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.548     3.331    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.203     3.128    
    SLICE_X97Y183        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.101ns (49.029%)  route 0.105ns (50.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.296ns (routing 0.737ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.822ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.296     3.054    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y178        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.103 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/Q
                         net (fo=9, routed)           0.089     3.192    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[2]
    SLICE_X95Y178        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.052     3.244 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.016     3.260    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1_n_0
    SLICE_X95Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.523     3.306    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.153     3.153    
    SLICE_X95Y178        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.310ns (routing 0.737ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.822ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.310     3.068    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.117 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/Q
                         net (fo=3, routed)           0.035     3.152    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/GTHE3_CHANNEL_GTTXRESET[0]
    SLICE_X98Y179        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.167 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.183    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.524     3.307    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y179        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.234     3.073    
    SLICE_X98Y179        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.129    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.329ns (routing 0.737ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.822ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.329     3.087    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.136 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/Q
                         net (fo=3, routed)           0.035     3.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/GTHE3_CHANNEL_RXPROGDIVRESET[0]
    SLICE_X96Y183        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     3.186 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.545     3.328    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.236     3.092    
    SLICE_X96Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.148    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.328ns (routing 0.737ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.822ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.328     3.086    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.134 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=3, routed)           0.037     3.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/GTHE3_CHANNEL_RXUSERRDY[0]
    SLICE_X96Y183        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.186 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     3.202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.543     3.326    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y183        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.236     3.090    
    SLICE_X96Y183        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.146    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      1.325ns (routing 0.737ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.822ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.325     3.083    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y182        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y182        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.131 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.037     3.168    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X98Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.183 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.016     3.199    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_3
    SLICE_X98Y182        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.537     3.320    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y182        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.233     3.087    
    SLICE_X98Y182        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.143    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.309ns (routing 0.737ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.822ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.309     3.067    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y178        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.116 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=6, routed)           0.038     3.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X96Y178        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.169 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.015     3.184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.523     3.306    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.234     3.072    
    SLICE_X96Y178        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.128    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.329ns (routing 0.737ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.822ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.329     3.087    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y181        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y181        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.135 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.037     3.172    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_reg
    SLICE_X96Y181        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     3.187 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_1/O
                         net (fo=1, routed)           0.016     3.203    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X96Y181        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.544     3.327    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y181        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                         clock pessimism             -0.236     3.091    
    SLICE_X96Y181        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.147    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.094ns (61.039%)  route 0.060ns (38.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.308ns (routing 0.737ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.822ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.308     3.066    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.115 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/Q
                         net (fo=6, routed)           0.044     3.159    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]
    SLICE_X96Y178        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     3.204 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.016     3.220    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[7]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=202, routed)         1.523     3.306    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y178        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.201     3.105    
    SLICE_X96Y178        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.161    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y24     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X98Y180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X95Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X95Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X95Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X95Y179    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X95Y181    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y177    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y177    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y177    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y177    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y182    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X98Y180    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y184    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.576ns (12.554%)  route 4.012ns (87.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 10.949 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.360ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.403     6.816 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTBDOUT[4]
                         net (fo=32, routed)          3.983    10.799    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tlast_reg_reg_0[4]
    SLICE_X84Y32         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173    10.972 r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.029    11.001    core_inst/data_in_sw/m_ifaces[1].reg_inst/p_0_in[4]
    SLICE_X84Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.730    10.949    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X84Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[4]/C
                         clock pessimism              0.109    11.058    
                         clock uncertainty           -0.067    10.991    
    SLICE_X84Y32         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    11.050    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.503ns (10.890%)  route 4.116ns (89.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 10.949 - 5.000 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.481ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.360ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.175     6.382    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[17])
                                                      0.388     6.770 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DOUTBDOUT[17]
                         net (fo=32, routed)          4.093    10.863    core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tlast_reg_reg_0[53]
    SLICE_X85Y30         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115    10.978 r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg[53]_i_1/O
                         net (fo=1, routed)           0.023    11.001    core_inst/data_in_sw/m_ifaces[0].reg_inst/p_0_in[53]
    SLICE_X85Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.730    10.949    core_inst/data_in_sw/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X85Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[53]/C
                         clock pessimism              0.109    11.058    
                         clock uncertainty           -0.067    10.991    
    SLICE_X85Y30         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.050    core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.539ns (11.710%)  route 4.064ns (88.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 10.962 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.360ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[19])
                                                      0.390     6.803 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTBDOUT[19]
                         net (fo=32, routed)          4.029    10.832    core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tlast_reg_reg_0[19]
    SLICE_X86Y34         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149    10.981 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tdata_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.035    11.016    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[63]_0[19]
    SLICE_X86Y34         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.743    10.962    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X86Y34         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[19]/C
                         clock pessimism              0.109    11.071    
                         clock uncertainty           -0.067    11.004    
    SLICE_X86Y34         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    11.067    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.595ns (12.983%)  route 3.988ns (87.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 10.949 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.360ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.407     6.820 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTBDOUT[16]
                         net (fo=32, routed)          3.961    10.781    core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tlast_reg_reg_0[16]
    SLICE_X85Y30         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188    10.969 r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.027    10.996    core_inst/data_in_sw/m_ifaces[0].reg_inst/p_0_in[16]
    SLICE_X85Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.730    10.949    core_inst/data_in_sw/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X85Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[16]/C
                         clock pessimism              0.109    11.058    
                         clock uncertainty           -0.067    10.991    
    SLICE_X85Y30         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.050    core_inst/data_in_sw/m_ifaces[0].reg_inst/m_axis_tdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.550ns (11.866%)  route 4.085ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 10.969 - 5.000 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.481ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.750ns (routing 1.360ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.175     6.382    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.403     6.785 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DOUTBDOUT[4]
                         net (fo=32, routed)          4.034    10.819    core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tlast_reg_reg_0[40]
    SLICE_X88Y32         LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.147    10.966 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tdata_reg[40]_i_1__0/O
                         net (fo=1, routed)           0.051    11.017    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[63]_0[40]
    SLICE_X88Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.750    10.969    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X88Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[40]/C
                         clock pessimism              0.109    11.078    
                         clock uncertainty           -0.067    11.011    
    SLICE_X88Y32         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    11.071    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         11.071    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.443ns (9.599%)  route 4.172ns (90.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 10.958 - 5.000 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.481ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.739ns (routing 1.360ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.175     6.382    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[20])
                                                      0.402     6.784 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DOUTBDOUT[20]
                         net (fo=32, routed)          4.145    10.929    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tlast_reg_reg_0[56]
    SLICE_X85Y41         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041    10.970 r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg[56]_i_1__0/O
                         net (fo=1, routed)           0.027    10.997    core_inst/data_in_sw/m_ifaces[1].reg_inst/p_0_in[56]
    SLICE_X85Y41         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.739    10.958    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X85Y41         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[56]/C
                         clock pessimism              0.109    11.067    
                         clock uncertainty           -0.067    11.000    
    SLICE_X85Y41         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.059    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.547ns (11.962%)  route 4.026ns (88.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 10.948 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.729ns (routing 1.360ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.393     6.806 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTBDOUT[7]
                         net (fo=32, routed)          3.991    10.797    core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tlast_reg_reg_0[7]
    SLICE_X82Y32         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.154    10.951 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tdata_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.035    10.986    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[63]_0[7]
    SLICE_X82Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.729    10.948    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X82Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.109    11.057    
                         clock uncertainty           -0.067    10.990    
    SLICE_X82Y32         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    11.053    core_inst/data_in_sw/m_ifaces[1].reg_inst/temp_m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.537ns (11.659%)  route 4.069ns (88.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 10.959 - 5.000 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.481ns, distribution 1.694ns)
  Clock Net Delay (Destination): 2.740ns (routing 1.360ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.175     6.382    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.405     6.787 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DOUTBDOUT[2]
                         net (fo=32, routed)          4.043    10.830    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tlast_reg_reg_0[38]
    SLICE_X86Y32         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132    10.962 r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg[38]_i_1__0/O
                         net (fo=1, routed)           0.026    10.988    core_inst/data_in_sw/m_ifaces[1].reg_inst/p_0_in[38]
    SLICE_X86Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.740    10.959    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X86Y32         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[38]/C
                         clock pessimism              0.109    11.068    
                         clock uncertainty           -0.067    11.001    
    SLICE_X86Y32         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    11.059    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.433ns (9.475%)  route 4.137ns (90.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.954ns = ( 10.954 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.360ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.393     6.806 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTPBDOUTP[3]
                         net (fo=32, routed)          4.108    10.914    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tlast_reg_reg_0[35]
    SLICE_X84Y36         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040    10.954 r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg[35]_i_1__0/O
                         net (fo=1, routed)           0.029    10.983    core_inst/data_in_sw/m_ifaces[1].reg_inst/p_0_in[35]
    SLICE_X84Y36         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.735    10.954    core_inst/data_in_sw/m_ifaces[1].reg_inst/clk_200mhzmhz_int
    SLICE_X84Y36         FDRE                                         r  core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[35]/C
                         clock pessimism              0.109    11.063    
                         clock uncertainty           -0.067    10.996    
    SLICE_X84Y36         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    11.055    core_inst/data_in_sw/m_ifaces[1].reg_inst/m_axis_tdata_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[0].reg_inst/temp_m_axis_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.522ns (11.402%)  route 4.056ns (88.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 10.962 - 5.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.481ns, distribution 1.725ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.360ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       3.206     6.413    core_inst/eth_mac_0/rx_fifo/fifo_inst/clk_200mhzmhz_int
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[19])
                                                      0.390     6.803 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/DOUTBDOUT[19]
                         net (fo=32, routed)          4.029    10.832    core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tlast_reg_reg_0[19]
    SLICE_X86Y34         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132    10.964 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/temp_m_axis_tdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.027    10.991    core_inst/data_in_sw/m_ifaces[0].reg_inst/temp_m_axis_tdata_reg_reg[63]_0[19]
    SLICE_X86Y34         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/temp_m_axis_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.743    10.962    core_inst/data_in_sw/m_ifaces[0].reg_inst/clk_200mhzmhz_int
    SLICE_X86Y34         FDRE                                         r  core_inst/data_in_sw/m_ifaces[0].reg_inst/temp_m_axis_tdata_reg_reg[19]/C
                         clock pessimism              0.109    11.071    
                         clock uncertainty           -0.067    11.004    
    SLICE_X86Y34         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.063    core_inst/data_in_sw/m_ifaces[0].reg_inst/temp_m_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/genblk1[6].RISCV/core/core/CsrPlugin_hadException_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.367ns (routing 0.753ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.836ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.367     3.034    core_inst/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X66Y4          FDCE                                         r  core_inst/genblk1[6].RISCV/core/core/CsrPlugin_hadException_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y4          FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.083 f  core_inst/genblk1[6].RISCV/core/core/CsrPlugin_hadException_reg/Q
                         net (fo=5, routed)           0.079     3.162    core_inst/genblk1[6].RISCV/core/core/CsrPlugin_hadException
    SLICE_X64Y4          LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     3.193 r  core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode[3]_i_1__5/O
                         net (fo=1, routed)           0.016     3.209    core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode[3]_i_1__5_n_0
    SLICE_X64Y4          FDRE                                         r  core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.592     3.273    core_inst/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y4          FDRE                                         r  core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[3]/C
                         clock pessimism             -0.150     3.123    
    SLICE_X64Y4          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.179    core_inst/genblk1[6].RISCV/core/core/CsrPlugin_mcause_exceptionCode_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/data_in_sw/m_ifaces[14].reg_inst/temp_m_axis_tdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[14].reg_inst/m_axis_tdata_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.113ns (56.500%)  route 0.087ns (43.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.429ns (routing 0.753ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.836ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.429     3.096    core_inst/data_in_sw/m_ifaces[14].reg_inst/clk_200mhzmhz_int
    SLICE_X77Y120        FDRE                                         r  core_inst/data_in_sw/m_ifaces[14].reg_inst/temp_m_axis_tdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.145 r  core_inst/data_in_sw/m_ifaces[14].reg_inst/temp_m_axis_tdata_reg_reg[54]/Q
                         net (fo=1, routed)           0.075     3.220    core_inst/data_in_sw/m_ifaces[14].reg_inst/temp_m_axis_tdata_reg[54]
    SLICE_X77Y119        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.064     3.284 r  core_inst/data_in_sw/m_ifaces[14].reg_inst/m_axis_tdata_reg[54]_i_1__13/O
                         net (fo=1, routed)           0.012     3.296    core_inst/data_in_sw/m_ifaces[14].reg_inst/p_0_in[54]
    SLICE_X77Y119        FDRE                                         r  core_inst/data_in_sw/m_ifaces[14].reg_inst/m_axis_tdata_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.626     3.307    core_inst/data_in_sw/m_ifaces[14].reg_inst/clk_200mhzmhz_int
    SLICE_X77Y119        FDRE                                         r  core_inst/data_in_sw/m_ifaces[14].reg_inst/m_axis_tdata_reg_reg[54]/C
                         clock pessimism             -0.097     3.210    
    SLICE_X77Y119        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.266    core_inst/data_in_sw/m_ifaces[14].reg_inst/m_axis_tdata_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.518ns (routing 0.753ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.836ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.518     3.185    core_inst/genblk1[11].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X39Y124        FDCE                                         r  core_inst/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.234 r  core_inst/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[24]/Q
                         net (fo=3, routed)           0.077     3.311    core_inst/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg[24]
    SLICE_X40Y124        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     3.342 r  core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_1__10/O
                         net (fo=1, routed)           0.016     3.358    core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_1__10_n_0
    SLICE_X40Y124        FDRE                                         r  core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.761     3.442    core_inst/genblk1[11].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X40Y124        FDRE                                         r  core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]/C
                         clock pessimism             -0.174     3.268    
    SLICE_X40Y124        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.324    core_inst/genblk1[11].RISCV/core/core/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/data_in_sw/m_ifaces[6].reg_inst/temp_m_axis_tdata_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/data_in_sw/m_ifaces[6].reg_inst/m_axis_tdata_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.335ns (routing 0.753ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.836ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.335     3.002    core_inst/data_in_sw/m_ifaces[6].reg_inst/clk_200mhzmhz_int
    SLICE_X59Y29         FDRE                                         r  core_inst/data_in_sw/m_ifaces[6].reg_inst/temp_m_axis_tdata_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.051 r  core_inst/data_in_sw/m_ifaces[6].reg_inst/temp_m_axis_tdata_reg_reg[48]/Q
                         net (fo=1, routed)           0.082     3.133    core_inst/data_in_sw/m_ifaces[6].reg_inst/temp_m_axis_tdata_reg[48]
    SLICE_X59Y30         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     3.163 r  core_inst/data_in_sw/m_ifaces[6].reg_inst/m_axis_tdata_reg[48]_i_1__5/O
                         net (fo=1, routed)           0.012     3.175    core_inst/data_in_sw/m_ifaces[6].reg_inst/p_0_in[48]
    SLICE_X59Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[6].reg_inst/m_axis_tdata_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.555     3.236    core_inst/data_in_sw/m_ifaces[6].reg_inst/clk_200mhzmhz_int
    SLICE_X59Y30         FDRE                                         r  core_inst/data_in_sw/m_ifaces[6].reg_inst/m_axis_tdata_reg_reg[48]/C
                         clock pessimism             -0.151     3.085    
    SLICE_X59Y30         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.141    core_inst/data_in_sw/m_ifaces[6].reg_inst/m_axis_tdata_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.483ns (routing 0.753ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.836ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.483     3.150    core_inst/genblk1[8].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X38Y97         FDCE                                         r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.198 r  core_inst/genblk1[8].RISCV/core/core/memory_to_writeBack_INSTRUCTION_reg[8]/Q
                         net (fo=99, routed)          0.136     3.334    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/ADDRH1
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.716     3.397    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X35Y97         RAMD32                                       r  core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.172     3.225    
    SLICE_X35Y97         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.075     3.300    core_inst/genblk1[8].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhzmhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y33  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y33  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y29  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y29  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y36  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y36  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y35  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X7Y35  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y30  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y30  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y33  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y36  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y36  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y35  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y32  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y32  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y12  core_inst/genblk1[5].RISCV/core/imem/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y34  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y31  core_inst/genblk1[15].RISCV/core/imem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y29  core_inst/genblk1[14].RISCV/core/dmem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y33  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y29  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y35  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y30  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y9   core_inst/genblk1[4].RISCV/core/dmem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y36  core_inst/genblk1[15].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y23  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y23  core_inst/genblk1[9].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X9Y16  core_inst/genblk1[4].RISCV/core/dmem/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y35  core_inst/genblk1[10].RISCV/core/dmem/mem_reg_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y182       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.122       0.397      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.114       0.402      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.811ns (23.325%)  route 2.666ns (76.675%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.278ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.867     4.861    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     5.067 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__0/O
                         net (fo=2, routed)           0.761     5.828    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__0_n_0
    RAMB36_X9Y25         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.683     8.412    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y25         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.116     8.528    
                         clock uncertainty           -0.035     8.493    
    RAMB36_X9Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.031    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.793ns (22.722%)  route 2.697ns (77.278%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 8.409 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.278ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.867     4.861    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.049 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__0/O
                         net (fo=2, routed)           0.792     5.841    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__0_n_0
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.680     8.409    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y20         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.174     8.583    
                         clock uncertainty           -0.035     8.548    
    RAMB36_X9Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.086    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 1.223ns (31.456%)  route 2.665ns (68.544%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.311ns, distribution 1.633ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.278ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.944     2.341    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y129        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.455 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[1]/Q
                         net (fo=25, routed)          1.125     3.580    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_8/m_axis_tuser_reg_i_52__0[1]
    SLICE_X93Y108        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.785 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_8/i_/m_axis_tuser_reg_i_161/O
                         net (fo=3, routed)           0.436     4.221    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_8_n_15
    SLICE_X94Y109        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     4.399 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_167__0/O
                         net (fo=1, routed)           0.268     4.667    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_167__0_n_0
    SLICE_X94Y109        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.844 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_56__0/O
                         net (fo=1, routed)           0.283     5.127    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_56__0_n_0
    SLICE_X93Y108        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     5.316 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_15__0/O
                         net (fo=2, routed)           0.322     5.638    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid0__30
    SLICE_X92Y115        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     5.810 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3__0/O
                         net (fo=1, routed)           0.204     6.014    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3__0_n_0
    SLICE_X92Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     6.202 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1__0/O
                         net (fo=1, routed)           0.027     6.229    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X92Y114        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.688     8.417    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y114        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.116     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X92Y114        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.558    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.699ns (20.916%)  route 2.643ns (79.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 8.407 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.278ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.787     4.781    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.094     4.875 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3_i_2__1/O
                         net (fo=2, routed)           0.818     5.693    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3_i_2__1_n_0
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.678     8.407    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y27         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.116     8.523    
                         clock uncertainty           -0.035     8.488    
    RAMB36_X9Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.026    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.811ns (23.839%)  route 2.591ns (76.161%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.278ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.867     4.861    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.206     5.067 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__0/O
                         net (fo=2, routed)           0.686     5.753    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1_i_3__0_n_0
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.683     8.412    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y21         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.174     8.586    
                         clock uncertainty           -0.035     8.550    
    RAMB36_X9Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.088    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          8.088    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.793ns (24.843%)  route 2.399ns (75.157%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.278ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.867     4.861    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.049 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__0/O
                         net (fo=2, routed)           0.494     5.543    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_1__0_n_0
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.685     8.414    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.116     8.530    
                         clock uncertainty           -0.035     8.495    
    RAMB36_X9Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.033    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.674ns (21.397%)  route 2.476ns (78.603%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 8.411 - 6.400 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.311ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.278ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.954     2.351    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y112        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.468 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[5]/Q
                         net (fo=1, routed)           0.497     2.965    core_inst/eth_mac_0/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg_n_0_[5]
    SLICE_X85Y112        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     3.138 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.202     3.340    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_20_n_0
    SLICE_X84Y112        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.513 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17/O
                         net (fo=1, routed)           0.143     3.656    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_17_n_0
    SLICE_X84Y114        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071     3.727 f  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8/O
                         net (fo=1, routed)           0.196     3.923    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_8_n_0
    SLICE_X83Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     3.994 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_i_4__0/O
                         net (fo=13, routed)          0.787     4.781    core_inst/eth_mac_0/rx_fifo/fifo_inst/p_5_in
    SLICE_X90Y116        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.069     4.850 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2_i_2__0/O
                         net (fo=2, routed)           0.651     5.501    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2_i_2__0_n_0
    RAMB36_X9Y26         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.682     8.411    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y26         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.116     8.527    
                         clock uncertainty           -0.035     8.492    
    RAMB36_X9Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.030    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.933ns (24.880%)  route 2.817ns (75.120%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.311ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.278ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.943     2.340    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.454 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/Q
                         net (fo=5, routed)           0.566     3.020    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg_n_0_[4]
    SLICE_X92Y117        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     3.193 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=7, routed)           0.436     3.629    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X93Y130        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     3.818 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=1, routed)           0.207     4.025    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X93Y130        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.213 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=12, routed)          0.694     4.907    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X92Y117        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.039 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=65, routed)          0.887     5.926    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X94Y131        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     6.063 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[16]_i_1__0/O
                         net (fo=1, routed)           0.027     6.090    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[16]
    SLICE_X94Y131        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.698     8.427    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X94Y131        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]/C
                         clock pessimism              0.175     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X94Y131        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.627    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[16]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.933ns (25.264%)  route 2.760ns (74.736%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.311ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.278ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.943     2.340    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.454 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/Q
                         net (fo=5, routed)           0.566     3.020    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg_n_0_[4]
    SLICE_X92Y117        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     3.193 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=7, routed)           0.436     3.629    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X93Y130        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     3.818 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=1, routed)           0.207     4.025    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X93Y130        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.213 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=12, routed)          0.694     4.907    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X92Y117        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.039 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=65, routed)          0.830     5.869    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X94Y130        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     6.006 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[22]_i_1__0/O
                         net (fo=1, routed)           0.027     6.033    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[22]
    SLICE_X94Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.698     8.427    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X94Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]/C
                         clock pessimism              0.175     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X94Y130        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.627    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[22]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.929ns (25.217%)  route 2.755ns (74.783%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 8.427 - 6.400 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.311ns, distribution 1.632ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.278ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.943     2.340    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.454 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg[4]/Q
                         net (fo=5, routed)           0.566     3.020    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/detect_term_reg_n_0_[4]
    SLICE_X92Y117        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     3.193 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=7, routed)           0.436     3.629    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next1__6
    SLICE_X93Y130        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     3.818 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=1, routed)           0.207     4.025    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X93Y130        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     4.213 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_2__1/O
                         net (fo=12, routed)          0.694     4.907    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next15_in
    SLICE_X92Y117        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     5.039 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=65, routed)          0.826     5.865    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_next__0[1]
    SLICE_X94Y130        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.133     5.998 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[30]_i_1__0/O
                         net (fo=1, routed)           0.026     6.024    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[30]
    SLICE_X94Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.698     8.427    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X94Y130        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[30]/C
                         clock pessimism              0.175     8.602    
                         clock uncertainty           -0.035     8.567    
    SLICE_X94Y130        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.627    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[30]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  2.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      0.844ns (routing 0.158ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.184ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.844     0.962    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X93Y116        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y116        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.010 f  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=18, routed)          0.079     1.089    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/state_reg[1]
    SLICE_X92Y117        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.104 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[3]_i_1__18/O
                         net (fo=1, routed)           0.012     1.116    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_next[3]
    SLICE_X92Y117        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.022     1.187    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y117        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[3]/C
                         clock pessimism             -0.165     1.022    
    SLICE_X92Y117        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.078    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      0.822ns (routing 0.158ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.184ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.822     0.940    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X91Y129        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.989 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=4, routed)           0.115     1.104    core_inst/eth_mac_0/rx_fifo/fifo_inst/s_axis[2]
    RAMB36_X9Y25         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.036     1.201    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y25         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.166     1.035    
    RAMB36_X9Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.064    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.093ns (49.468%)  route 0.095ns (50.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.826ns (routing 0.158ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.826     0.944    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X94Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.992 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[14]/Q
                         net (fo=3, routed)           0.079     1.071    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]_0[14]
    SLICE_X93Y127        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     1.116 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[14]_i_1__0/O
                         net (fo=1, routed)           0.016     1.132    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[14]
    SLICE_X93Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.006     1.171    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X93Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[14]/C
                         clock pessimism             -0.137     1.034    
    SLICE_X93Y127        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.090    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.861ns (routing 0.158ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.184ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.861     0.979    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y114        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.027 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.034     1.061    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[11]
    SLICE_X85Y114        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.106 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.016     1.122    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[11]_i_1__0_n_0
    SLICE_X85Y114        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.034     1.199    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y114        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
                         clock pessimism             -0.176     1.023    
    SLICE_X85Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.079    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.861ns (routing 0.158ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.184ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.861     0.979    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y113        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.027 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.034     1.061    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X85Y113        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.106 r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.016     1.122    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[4]_i_1__0_n_0
    SLICE_X85Y113        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.034     1.199    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X85Y113        FDRE                                         r  core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]/C
                         clock pessimism             -0.176     1.023    
    SLICE_X85Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.079    core_inst/eth_mac_0/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.048ns (18.605%)  route 0.210ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.830ns (routing 0.158ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.184ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.830     0.948    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y120        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y120        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.996 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[56]/Q
                         net (fo=4, routed)           0.210     1.206    core_inst/eth_mac_0/rx_fifo/fifo_inst/s_axis[56]
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.051     1.216    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.082     1.134    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                      0.029     1.163    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.830ns (routing 0.158ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.184ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.830     0.948    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y121        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.996 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[48]/Q
                         net (fo=4, routed)           0.212     1.208    core_inst/eth_mac_0/rx_fifo/fifo_inst/s_axis[48]
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.051     1.216    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y23         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.082     1.134    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.163    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.826ns (routing 0.158ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.826     0.944    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X94Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.993 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[12]/Q
                         net (fo=3, routed)           0.081     1.074    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxd_reg[31]_0[12]
    SLICE_X93Y127        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.119 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[12]_i_1__0/O
                         net (fo=1, routed)           0.016     1.135    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc[12]
    SLICE_X93Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.006     1.171    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X93Y127        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]/C
                         clock pessimism             -0.137     1.034    
    SLICE_X93Y127        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.090    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.825ns (routing 0.158ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.184ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.825     0.943    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X92Y123        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y123        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.991 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/Q
                         net (fo=4, routed)           0.139     1.130    core_inst/eth_mac_0/rx_fifo/fifo_inst/s_axis[34]
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.028     1.193    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X9Y24         RAMB36E2                                     r  core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.137     1.056    
    RAMB36_X9Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                      0.029     1.085    core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.833ns (routing 0.158ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.184ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.833     0.951    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X93Y129        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.999 r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[3]/Q
                         net (fo=2, routed)           0.118     1.117    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1[3]
    SLICE_X91Y129        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.986     1.151    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[31]_0
    SLICE_X91Y129        FDRE                                         r  core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[3]/C
                         clock pessimism             -0.137     1.014    
    SLICE_X91Y129        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.070    core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y24         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y25         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y26         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y27         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y20         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y21         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y22         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y23         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y46         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X93Y130        core_inst/eth_mac_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[0]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y46         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y20         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y46         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y21         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y22         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y26         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y20         core_inst/eth_mac_0/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.435       0.570      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.259       0.623      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]
  To Clock:  rxoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y182       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y182       genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.106       0.413      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.096       0.420      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.211ns (30.581%)  route 2.749ns (69.419%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 8.422 - 6.400 ) 
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.316ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.283ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.912     2.309    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X92Y153        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.423 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[13]/Q
                         net (fo=22, routed)          0.941     3.364    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[5]_0[13]
    SLICE_X92Y148        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     3.570 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[9]_i_5/O
                         net (fo=5, routed)           0.547     4.117    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[9]_i_5_n_0
    SLICE_X94Y146        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.176     4.293 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[5]_i_10/O
                         net (fo=2, routed)           0.216     4.509    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32_n_44
    SLICE_X95Y146        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.185     4.694 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_44/O
                         net (fo=1, routed)           0.353     5.047    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_44_n_0
    SLICE_X92Y147        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     5.219 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_12/O
                         net (fo=1, routed)           0.392     5.611    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_12_n_0
    SLICE_X90Y148        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     5.796 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3/O
                         net (fo=1, routed)           0.277     6.073    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_3_n_0
    SLICE_X90Y150        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.173     6.246 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.023     6.269    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X90Y150        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.693     8.422    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X90Y150        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.176     8.597    
                         clock uncertainty           -0.035     8.562    
    SLICE_X90Y150        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.621    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.690ns (17.638%)  route 3.222ns (82.362%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.440 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.283ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     4.818 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_4/O
                         net (fo=13, routed)          0.946     5.764    core_inst/eth_mac_1/wr_addr_reg[11]_i_4_n_0
    SLICE_X85Y99         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.804 r  core_inst/eth_mac_1/wr_addr_reg[9]_i_1__0/O
                         net (fo=2, routed)           0.436     6.240    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[12]_1[8]
    SLICE_X84Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.711     8.440    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X84Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[9]/C
                         clock pessimism              0.174     8.614    
                         clock uncertainty           -0.035     8.579    
    SLICE_X84Y99         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.639    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.707ns (20.398%)  route 2.759ns (79.602%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 8.531 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.283ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 r  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 r  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 f  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 r  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.162     4.438    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X86Y98         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.150     4.588 r  core_inst/eth_mac_1/i___7/O
                         net (fo=2, routed)           1.206     5.794    core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X7Y13         RAMB36E2                                     r  core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.802     8.531    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    RAMB36_X7Y13         RAMB36E2                                     r  core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.181     8.711    
                         clock uncertainty           -0.035     8.676    
    RAMB36_X7Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.214    core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.687ns (19.994%)  route 2.749ns (80.006%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 8.529 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.283ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 r  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 r  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 f  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 r  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.162     4.438    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X86Y98         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     4.568 r  core_inst/eth_mac_1/i___34/O
                         net (fo=2, routed)           1.196     5.764    core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_1_0
    RAMB36_X7Y14         RAMB36E2                                     r  core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.800     8.529    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    RAMB36_X7Y14         RAMB36E2                                     r  core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.181     8.709    
                         clock uncertainty           -0.035     8.674    
    RAMB36_X7Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.212    core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.690ns (18.249%)  route 3.091ns (81.751%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 8.444 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.283ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     4.818 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_4/O
                         net (fo=13, routed)          0.946     5.764    core_inst/eth_mac_1/wr_addr_reg[11]_i_4_n_0
    SLICE_X85Y99         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.804 r  core_inst/eth_mac_1/wr_addr_reg[9]_i_1__0/O
                         net (fo=2, routed)           0.305     6.109    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[12]_1[8]
    SLICE_X85Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.715     8.444    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X85Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]/C
                         clock pessimism              0.174     8.618    
                         clock uncertainty           -0.035     8.583    
    SLICE_X85Y99         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.643    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.782ns (20.898%)  route 2.960ns (79.102%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 8.439 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.283ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     4.818 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_4/O
                         net (fo=13, routed)          0.617     5.435    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[6]_1
    SLICE_X85Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.567 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg[6]_i_1__0/O
                         net (fo=2, routed)           0.503     6.070    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg[6]_i_1__0_n_0
    SLICE_X85Y100        FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.710     8.439    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X85Y100        FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[6]/C
                         clock pessimism              0.174     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X85Y100        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.638    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.782ns (20.948%)  route 2.951ns (79.052%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.283ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     4.818 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_4/O
                         net (fo=13, routed)          0.733     5.551    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[6]_1
    SLICE_X86Y99         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.683 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg[11]_i_1__0/O
                         net (fo=2, routed)           0.378     6.061    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg[11]_i_1__0_n_0
    SLICE_X86Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.704     8.433    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X86Y99         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[11]/C
                         clock pessimism              0.174     8.607    
                         clock uncertainty           -0.035     8.572    
    SLICE_X86Y99         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     8.633    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.824ns (21.782%)  route 2.959ns (78.218%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 8.428 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.283ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     4.818 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_4/O
                         net (fo=13, routed)          0.610     5.428    core_inst/eth_mac_1/wr_addr_reg[11]_i_4_n_0
    SLICE_X87Y100        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     5.602 r  core_inst/eth_mac_1/wr_addr_reg[5]_i_1__0/O
                         net (fo=2, routed)           0.509     6.111    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[12]_1[5]
    SLICE_X87Y100        FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.699     8.428    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y100        FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[5]/C
                         clock pessimism              0.239     8.667    
                         clock uncertainty           -0.035     8.631    
    SLICE_X87Y100        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.692    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.930ns (24.987%)  route 2.792ns (75.013%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.316ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.283ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.920     2.317    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X91Y154        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.431 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[4]/Q
                         net (fo=24, routed)          0.906     3.337    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/Q[4]
    SLICE_X96Y145        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     3.471 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8/O
                         net (fo=6, routed)           0.440     3.911    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[26]_i_8_n_0
    SLICE_X92Y143        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.043 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[19]_i_5/O
                         net (fo=1, routed)           0.418     4.461    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[19]_i_5_n_0
    SLICE_X92Y143        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.593 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[19]_i_2/O
                         net (fo=1, routed)           0.204     4.797    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[19]_i_2_n_0
    SLICE_X92Y145        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.913 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_64/i_/crc_state[19]_i_1/O
                         net (fo=3, routed)           0.208     5.121    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next7[19]
    SLICE_X93Y145        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     5.308 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3/O
                         net (fo=1, routed)           0.589     5.897    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_3_n_0
    SLICE_X93Y145        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     6.012 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_i_1/O
                         net (fo=1, routed)           0.027     6.039    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7
    SLICE_X93Y145        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.696     8.425    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X93Y145        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg/C
                         clock pessimism              0.175     8.600    
                         clock uncertainty           -0.035     8.565    
    SLICE_X93Y145        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.624    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_valid7_save_reg
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.801ns (21.550%)  route 2.916ns (78.450%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.438 - 6.400 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.316ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.283ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.931     2.328    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X87Y96         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.445 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/Q
                         net (fo=1, routed)           0.472     2.917    core_inst/eth_mac_1/rx_fifo_n_1343
    SLICE_X88Y98         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.105 f  core_inst/eth_mac_1/i___7_i_11/O
                         net (fo=1, routed)           0.395     3.500    core_inst/eth_mac_1/i___7_i_11_n_0
    SLICE_X87Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.672 f  core_inst/eth_mac_1/i___7_i_9/O
                         net (fo=1, routed)           0.301     3.973    core_inst/eth_mac_1/i___7_i_9_n_0
    SLICE_X87Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.013 r  core_inst/eth_mac_1/i___7_i_4/O
                         net (fo=1, routed)           0.223     4.236    core_inst/eth_mac_1/i___7_i_4_n_0
    SLICE_X86Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     4.276 f  core_inst/eth_mac_1/i___7_i_1/O
                         net (fo=13, routed)          0.449     4.725    core_inst/eth_mac_1/fifo_inst/p_5_in_2
    SLICE_X88Y101        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     4.795 r  core_inst/eth_mac_1/wr_addr_reg[11]_i_3/O
                         net (fo=13, routed)          0.717     5.512    core_inst/eth_mac_1/wr_addr_reg[11]_i_3_n_0
    SLICE_X87Y99         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     5.686 r  core_inst/eth_mac_1/wr_addr_reg[8]_i_1__0/O
                         net (fo=2, routed)           0.359     6.045    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[12]_1[7]
    SLICE_X86Y98         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.709     8.438    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X86Y98         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[8]/C
                         clock pessimism              0.174     8.612    
                         clock uncertainty           -0.035     8.577    
    SLICE_X86Y98         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.637    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  2.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.065ns (40.123%)  route 0.097ns (59.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.845ns (routing 0.163ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.190ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.845     0.963    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X96Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.012 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[46]/Q
                         net (fo=9, routed)           0.081     1.093    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg_n_0_[46]
    SLICE_X94Y168        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.016     1.109 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/xgmii_rxd_reg[46]_i_1__0/O
                         net (fo=1, routed)           0.016     1.125    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[46]_0
    SLICE_X94Y168        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.007     1.172    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X94Y168        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[46]/C
                         clock pessimism             -0.138     1.034    
    SLICE_X94Y168        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.090    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.163ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.190ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.839     0.957    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X98Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y168        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.005 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[49]/Q
                         net (fo=2, routed)           0.078     1.083    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/Q[49]
    SLICE_X96Y168        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.113 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/encoded_rx_data_reg[49]_i_1/O
                         net (fo=1, routed)           0.016     1.129    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambled_rx_data[49]
    SLICE_X96Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.011     1.176    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X96Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/C
                         clock pessimism             -0.138     1.038    
    SLICE_X96Y168        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.094    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.063ns (40.385%)  route 0.093ns (59.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.849ns (routing 0.163ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.190ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.849     0.967    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X88Y97         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.015 r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg/Q
                         net (fo=16, routed)          0.077     1.092    core_inst/eth_mac_1/rx_fifo_n_4
    SLICE_X89Y97         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.107 r  core_inst/eth_mac_1/wr_ptr_sync_gray_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.016     1.123    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]_0[1]
    SLICE_X89Y97         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.997     1.162    core_inst/eth_mac_1/rx_fifo/fifo_inst/CLK
    SLICE_X89Y97         FDRE                                         r  core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]/C
                         clock pessimism             -0.136     1.026    
    SLICE_X89Y97         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.082    core_inst/eth_mac_1/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.845ns (routing 0.163ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.190ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.845     0.963    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X96Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y168        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.011 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[49]/Q
                         net (fo=8, routed)           0.074     1.085    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg_n_0_[49]
    SLICE_X95Y168        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     1.115 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/xgmii_rxd_reg[49]_i_1__0/O
                         net (fo=1, routed)           0.016     1.131    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]_0
    SLICE_X95Y168        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.006     1.171    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X95Y168        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]/C
                         clock pessimism             -0.138     1.033    
    SLICE_X95Y168        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.089    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.000%)  route 0.093ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.830ns (routing 0.163ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.190ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.830     0.948    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/CLK
    SLICE_X98Y161        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.996 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.077     1.073    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[3]
    SLICE_X97Y161        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     1.118 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.016     1.134    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__0_n_0
    SLICE_X97Y161        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.009     1.174    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/CLK
    SLICE_X97Y161        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
                         clock pessimism             -0.138     1.036    
    SLICE_X97Y161        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.092    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.078ns (48.447%)  route 0.083ns (51.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.844ns (routing 0.163ns, distribution 0.681ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.190ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.844     0.962    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X97Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.010 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[56]/Q
                         net (fo=2, routed)           0.071     1.081    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/Q[56]
    SLICE_X98Y168        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.030     1.111 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/encoded_rx_data_reg[56]_i_1/O
                         net (fo=1, routed)           0.012     1.123    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambled_rx_data[56]
    SLICE_X98Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.996     1.161    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X98Y168        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[56]/C
                         clock pessimism             -0.138     1.023    
    SLICE_X98Y168        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.079    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.094ns (52.809%)  route 0.084ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.838ns (routing 0.163ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.190ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.838     0.956    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X98Y167        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.005 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[38]/Q
                         net (fo=2, routed)           0.072     1.077    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/Q[38]
    SLICE_X97Y167        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     1.122 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/encoded_rx_data_reg[38]_i_1/O
                         net (fo=1, routed)           0.012     1.134    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambled_rx_data[38]
    SLICE_X97Y167        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.006     1.171    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X97Y167        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[38]/C
                         clock pessimism             -0.138     1.033    
    SLICE_X97Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.089    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.064ns (34.973%)  route 0.119ns (65.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.163ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.190ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.839     0.957    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X97Y163        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y163        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.006 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[8]/Q
                         net (fo=7, routed)           0.107     1.113    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sel0[0]
    SLICE_X95Y163        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.128 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/xgmii_rxd_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.012     1.140    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[56]_1[1]
    SLICE_X95Y163        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.011     1.176    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X95Y163        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[8]/C
                         clock pessimism             -0.138     1.038    
    SLICE_X95Y163        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.094    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_hdr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.716%)  route 0.103ns (56.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.841ns (routing 0.163ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.190ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.841     0.959    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/CLK
    SLICE_X96Y161        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_hdr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y161        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.008 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_hdr_reg_reg[1]/Q
                         net (fo=72, routed)          0.087     1.095    sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/Q[1]
    SLICE_X94Y161        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     1.126 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/xgmii_rxd_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.016     1.142    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[23]_0
    SLICE_X94Y161        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.010     1.175    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X94Y161        FDSE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[23]/C
                         clock pessimism             -0.138     1.037    
    SLICE_X94Y161        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.093    sfp_2_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.830ns (routing 0.163ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.190ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.830     0.948    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X89Y152        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y152        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.997 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[6]/Q
                         net (fo=1, routed)           0.099     1.096    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[6]
    SLICE_X89Y151        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.995     1.160    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X89Y151        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]/C
                         clock pessimism             -0.168     0.992    
    SLICE_X89Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.047    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y17         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y18         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y19         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y20         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y13         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y14         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y15         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y16         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y44         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X86Y100        core_inst/eth_mac_1/rx_fifo/fifo_inst/drop_frame_reg_reg/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y18         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y13         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y44         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y17         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y18         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y19         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y13         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y14         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y15         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y19         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y14         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y44         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_8/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y17         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y17         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y18         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y19         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y20         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y13         core_inst/eth_mac_1/rx_fifo/fifo_inst/mem_reg_bram_4/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.452       0.553      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.271       0.611      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y92        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X99Y178        gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y178        gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y178        gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y178        gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X99Y178        gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.182       0.338      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.180       0.340      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.085ns (21.553%)  route 3.949ns (78.447%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.316ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.283ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.921     2.318    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X7Y82         RAMB18E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y82         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.405     2.723 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/DOUTBDOUT[1]
                         net (fo=25, routed)          1.666     4.389    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_read_data_reg[69]
    SLICE_X87Y239        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.574 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/xgmii_txd_reg[53]_i_7/O
                         net (fo=2, routed)           0.417     4.991    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2_0
    SLICE_X89Y241        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     5.140 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4/O
                         net (fo=3, routed)           0.330     5.470    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4_n_0
    SLICE_X88Y242        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.510 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_3/O
                         net (fo=1, routed)           0.205     5.715    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_3_n_0
    SLICE_X88Y242        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.887 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2/O
                         net (fo=2, routed)           0.682     6.569    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2_n_0
    SLICE_X87Y234        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.134     6.703 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_1/O
                         net (fo=1, routed)           0.649     7.352    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_1_n_0
    SLICE_X87Y219        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.552     8.281    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y219        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/C
                         clock pessimism              0.168     8.449    
                         clock uncertainty           -0.035     8.413    
    SLICE_X87Y219        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.473    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.890ns (17.936%)  route 4.072ns (82.064%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.316ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.283ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.790     2.187    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X80Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.301 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/Q
                         net (fo=26, routed)          1.026     3.327    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[11]
    SLICE_X88Y249        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     3.532 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_13__0/O
                         net (fo=10, routed)          1.068     4.600    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[14]
    SLICE_X80Y242        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.640 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_2/O
                         net (fo=1, routed)           0.203     4.843    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_2_n_0
    SLICE_X80Y241        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     5.028 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_1/O
                         net (fo=2, routed)           0.855     5.883    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[21]
    SLICE_X90Y242        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.953 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_5/O
                         net (fo=1, routed)           0.187     6.140    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_5_n_0
    SLICE_X89Y242        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.071     6.211 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_2/O
                         net (fo=2, routed)           0.698     6.909    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_2_n_0
    SLICE_X87Y230        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     7.114 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[21]_i_1/O
                         net (fo=1, routed)           0.035     7.149    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[21]_i_1_n_0
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.561     8.290    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/C
                         clock pessimism              0.160     8.450    
                         clock uncertainty           -0.035     8.414    
    SLICE_X87Y230        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.477    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.872ns (17.670%)  route 4.063ns (82.330%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.316ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.283ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.790     2.187    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X80Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.301 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/Q
                         net (fo=26, routed)          1.026     3.327    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[11]
    SLICE_X88Y249        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     3.532 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[22]_i_13__0/O
                         net (fo=10, routed)          1.068     4.600    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[14]
    SLICE_X80Y242        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     4.640 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_2/O
                         net (fo=1, routed)           0.203     4.843    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_2_n_0
    SLICE_X80Y241        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     5.028 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[21]_i_1/O
                         net (fo=2, routed)           0.855     5.883    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[21]
    SLICE_X90Y242        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.953 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_5/O
                         net (fo=1, routed)           0.187     6.140    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_5_n_0
    SLICE_X89Y242        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.071     6.211 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_2/O
                         net (fo=2, routed)           0.698     6.909    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_2_n_0
    SLICE_X87Y230        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187     7.096 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_1/O
                         net (fo=1, routed)           0.026     7.122    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_1_n_0
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.561     8.290    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]/C
                         clock pessimism              0.160     8.450    
                         clock uncertainty           -0.035     8.414    
    SLICE_X87Y230        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.472    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.796ns (16.768%)  route 3.951ns (83.232%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 8.293 - 6.400 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.316ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.283ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.921     2.318    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X7Y82         RAMB18E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y82         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.406     2.724 f  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/DOUTBDOUT[0]
                         net (fo=26, routed)          1.731     4.455    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_read_data_reg[68]
    SLICE_X87Y240        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     4.642 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/swap_txd[22]_i_7/O
                         net (fo=6, routed)           0.474     5.116    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[20]_0
    SLICE_X85Y243        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.156 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_5/O
                         net (fo=2, routed)           0.696     5.852    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_5_n_0
    SLICE_X87Y250        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     5.922 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_2/O
                         net (fo=2, routed)           0.587     6.509    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_2_n_0
    SLICE_X85Y228        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     6.602 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_1/O
                         net (fo=1, routed)           0.463     7.065    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[12]_i_1_n_0
    SLICE_X86Y228        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.564     8.293    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X86Y228        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[12]/C
                         clock pessimism              0.168     8.460    
                         clock uncertainty           -0.035     8.425    
    SLICE_X86Y228        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.485    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[12]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.799ns (16.615%)  route 4.010ns (83.385%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 8.264 - 6.400 ) 
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.316ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.283ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.806     2.203    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X79Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y229        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     2.317 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/Q
                         net (fo=31, routed)          0.912     3.229    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/s_tdata_reg[8]
    SLICE_X84Y254        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072     3.301 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/swap_txd[20]_i_27/O
                         net (fo=6, routed)           0.731     4.032    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/s_tdata_reg_reg[8]
    SLICE_X89Y252        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     4.225 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24/i_/swap_txd[20]_i_20/O
                         net (fo=3, routed)           0.209     4.434    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_24_n_47
    SLICE_X89Y254        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     4.566 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_10/O
                         net (fo=1, routed)           0.659     5.225    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_10_n_0
    SLICE_X83Y252        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     5.398 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_3/O
                         net (fo=1, routed)           0.386     5.784    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_3_n_0
    SLICE_X86Y247        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     5.899 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[20]_i_1/O
                         net (fo=2, routed)           1.113     7.012    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[20]
    SLICE_X89Y220        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.535     8.264    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X89Y220        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[20]/C
                         clock pessimism              0.160     8.424    
                         clock uncertainty           -0.035     8.389    
    SLICE_X89Y220        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.449    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[20]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.939ns (19.546%)  route 3.865ns (80.454%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 8.314 - 6.400 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.316ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.283ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.790     2.187    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X80Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.301 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/Q
                         net (fo=26, routed)          1.070     3.371    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg[11]
    SLICE_X87Y244        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.486 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_24/O
                         net (fo=7, routed)           0.693     4.179    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_24_n_0
    SLICE_X89Y246        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.204     4.383 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_13/O
                         net (fo=4, routed)           0.601     4.984    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_13_n_0
    SLICE_X87Y246        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.116 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[33]_i_10/O
                         net (fo=1, routed)           0.201     5.317    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_23
    SLICE_X87Y244        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     5.386 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7/O
                         net (fo=1, routed)           0.524     5.910    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7_n_0
    SLICE_X83Y241        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     6.040 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4/O
                         net (fo=2, routed)           0.749     6.789    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4_n_0
    SLICE_X90Y240        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     6.964 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1/O
                         net (fo=1, routed)           0.027     6.991    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1_n_0
    SLICE_X90Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.585     8.314    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X90Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/C
                         clock pessimism              0.101     8.415    
                         clock uncertainty           -0.035     8.380    
    SLICE_X90Y240        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.439    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.937ns (19.509%)  route 3.866ns (80.491%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 8.314 - 6.400 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.316ns, distribution 1.474ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.283ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.790     2.187    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X80Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.301 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[11]/Q
                         net (fo=26, routed)          1.070     3.371    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg[11]
    SLICE_X87Y244        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.486 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_24/O
                         net (fo=7, routed)           0.693     4.179    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_24_n_0
    SLICE_X89Y246        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.204     4.383 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_13/O
                         net (fo=4, routed)           0.601     4.984    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_13_n_0
    SLICE_X87Y246        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.116 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[33]_i_10/O
                         net (fo=1, routed)           0.201     5.317    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_23
    SLICE_X87Y244        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     5.386 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7/O
                         net (fo=1, routed)           0.524     5.910    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7_n_0
    SLICE_X83Y241        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     6.040 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4/O
                         net (fo=2, routed)           0.748     6.788    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4_n_0
    SLICE_X90Y240        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     6.961 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_1/O
                         net (fo=1, routed)           0.029     6.990    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_1_n_0
    SLICE_X90Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.585     8.314    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X90Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/C
                         clock pessimism              0.101     8.415    
                         clock uncertainty           -0.035     8.380    
    SLICE_X90Y240        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.439    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.734ns (15.263%)  route 4.075ns (84.737%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 8.287 - 6.400 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.316ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.283ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.793     2.190    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X80Y227        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y227        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.305 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=26, routed)          1.307     3.612    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X90Y251        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     3.683 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_state[26]_i_11__0/O
                         net (fo=21, routed)          1.159     4.842    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X80Y241        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     5.015 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3/O
                         net (fo=1, routed)           0.214     5.229    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_3_n_0
    SLICE_X80Y244        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.361 f  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[12]_i_1/O
                         net (fo=2, routed)           0.518     5.879    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[12]
    SLICE_X87Y243        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     6.051 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2/O
                         net (fo=2, routed)           0.662     6.713    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_2_n_0
    SLICE_X86Y229        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.784 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1/O
                         net (fo=1, routed)           0.215     6.999    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[44]_i_1_n_0
    SLICE_X87Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.558     8.287    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]/C
                         clock pessimism              0.160     8.447    
                         clock uncertainty           -0.035     8.411    
    SLICE_X87Y229        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     8.472    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.116ns (23.821%)  route 3.569ns (76.179%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.316ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.283ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.921     2.318    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X7Y82         RAMB18E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y82         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.405     2.723 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/DOUTBDOUT[1]
                         net (fo=25, routed)          1.666     4.389    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_read_data_reg[69]
    SLICE_X87Y239        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.574 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/xgmii_txd_reg[53]_i_7/O
                         net (fo=2, routed)           0.417     4.991    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2_0
    SLICE_X89Y241        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     5.140 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4/O
                         net (fo=3, routed)           0.469     5.609    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4_n_0
    SLICE_X88Y242        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.814 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_4/O
                         net (fo=1, routed)           0.540     6.354    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_4_n_0
    SLICE_X86Y242        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     6.394 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2/O
                         net (fo=2, routed)           0.450     6.844    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2_n_0
    SLICE_X87Y230        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     6.976 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[19]_i_1/O
                         net (fo=1, routed)           0.027     7.003    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[19]_i_1_n_0
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.561     8.290    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[19]/C
                         clock pessimism              0.168     8.457    
                         clock uncertainty           -0.035     8.422    
    SLICE_X87Y230        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.481    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.114ns (23.778%)  route 3.571ns (76.222%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.316ns, distribution 1.605ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.283ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.921     2.318    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB18_X7Y82         RAMB18E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y82         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.405     2.723 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/DOUTBDOUT[1]
                         net (fo=25, routed)          1.666     4.389    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_read_data_reg[69]
    SLICE_X87Y239        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.574 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/xgmii_txd_reg[53]_i_7/O
                         net (fo=2, routed)           0.417     4.991    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[47]_i_2_0
    SLICE_X89Y241        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     5.140 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4/O
                         net (fo=3, routed)           0.469     5.609    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[53]_i_4_n_0
    SLICE_X88Y242        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.814 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_4/O
                         net (fo=1, routed)           0.540     6.354    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_4_n_0
    SLICE_X86Y242        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     6.394 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2/O
                         net (fo=2, routed)           0.450     6.844    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2_n_0
    SLICE_X87Y230        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     6.974 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_1/O
                         net (fo=1, routed)           0.029     7.003    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_1_n_0
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.561     8.290    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X87Y230        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/C
                         clock pessimism              0.168     8.457    
                         clock uncertainty           -0.035     8.422    
    SLICE_X87Y230        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.481    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.079ns (36.239%)  route 0.139ns (63.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.772ns (routing 0.163ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.190ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.772     0.890    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X76Y200        FDRE                                         r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y200        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.939 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=13, routed)          0.125     1.064    core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_ptr_reg[5]
    SLICE_X75Y199        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.030     1.094 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.014     1.108    core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg[8]_i_1_n_0
    SLICE_X75Y199        FDRE                                         r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.968     1.133    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X75Y199        FDRE                                         r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/C
                         clock pessimism             -0.128     1.005    
    SLICE_X75Y199        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.061    core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.807ns (routing 0.163ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.190ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.807     0.925    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X75Y199        FDRE                                         r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y199        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.973 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[8]/Q
                         net (fo=9, routed)           0.115     1.088    core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg[8]
    RAMB36_X7Y39         RAMB36E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.033     1.198    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X7Y39         RAMB36E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
                         clock pessimism             -0.135     1.063    
    RAMB36_X7Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.023     1.040    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[54]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.751ns (routing 0.163ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.190ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.751     0.869    sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_hdr_reg_reg[1]_0
    SLICE_X98Y188        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y188        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.918 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.129     1.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[54]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[54]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.832     0.997    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.129     0.868    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[54])
                                                      0.131     0.999    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.751ns (routing 0.163ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.190ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.751     0.869    sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_hdr_reg_reg[1]_0
    SLICE_X97Y184        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.918 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.183     1.101    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[23]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.832     0.997    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.129     0.868    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.052    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.807ns (routing 0.163ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.190ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.807     0.925    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X75Y199        FDRE                                         r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.974 r  core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg_reg[5]/Q
                         net (fo=9, routed)           0.118     1.092    core_inst/eth_mac_1/tx_fifo/fifo_inst/rd_addr_reg[5]
    RAMB36_X7Y39         RAMB36E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.033     1.198    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0_0
    RAMB36_X7Y39         RAMB36E2                                     r  core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
                         clock pessimism             -0.135     1.063    
    RAMB36_X7Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.023     1.040    core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      0.782ns (routing 0.163ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.190ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.782     0.900    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X85Y228        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y228        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.949 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.035     0.984    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[1]
    SLICE_X85Y228        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.999 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.015     1.014    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_next[1]
    SLICE_X85Y228        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.947     1.112    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X85Y228        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]/C
                         clock pessimism             -0.207     0.905    
    SLICE_X85Y228        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.961    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      0.772ns (routing 0.163ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.190ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.772     0.890    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X83Y222        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y222        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.939 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/Q
                         net (fo=7, routed)           0.035     0.974    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[15]_0[10]
    SLICE_X83Y222        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.989 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg[10]_i_1/O
                         net (fo=1, routed)           0.015     1.004    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_next[10]
    SLICE_X83Y222        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.929     1.094    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X83Y222        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]/C
                         clock pessimism             -0.199     0.895    
    SLICE_X83Y222        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.951    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      0.773ns (routing 0.163ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.190ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.773     0.891    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X84Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.940 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/Q
                         net (fo=3, routed)           0.035     0.975    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[0]
    SLICE_X84Y229        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.990 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.015     1.005    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_next[0]
    SLICE_X84Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.929     1.094    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X84Y229        FDRE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]/C
                         clock pessimism             -0.198     0.896    
    SLICE_X84Y229        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.952    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.804ns (routing 0.163ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.190ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.804     0.922    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X84Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y240        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.971 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd_reg[2]/Q
                         net (fo=1, routed)           0.035     1.006    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[2]
    SLICE_X84Y240        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     1.051 r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[2]_i_1/O
                         net (fo=1, routed)           0.015     1.066    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[2]_i_1_n_0
    SLICE_X84Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.966     1.131    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_1
    SLICE_X84Y240        FDSE                                         r  core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]/C
                         clock pessimism             -0.174     0.957    
    SLICE_X84Y240        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.013    core_inst/eth_mac_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.063ns (40.645%)  route 0.092ns (59.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.765ns (routing 0.163ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.190ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.765     0.883    core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X88Y171        FDRE                                         r  core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y171        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.931 r  core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_ptr_reg_reg[0]/Q
                         net (fo=13, routed)          0.076     1.007    core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_ptr_reg[0]
    SLICE_X88Y170        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.022 r  core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.016     1.038    core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg[4]_i_1__0_n_0
    SLICE_X88Y170        FDRE                                         r  core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.920     1.085    core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_0_0
    SLICE_X88Y170        FDRE                                         r  core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg_reg[4]/C
                         clock pessimism             -0.156     0.929    
    SLICE_X88Y170        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.985    core_inst/eth_mac_0/tx_fifo/fifo_inst/rd_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y32         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y33         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y42         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y34         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y43         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y35         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y44         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y32         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y45         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y33         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y43         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y37         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y34         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y35         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y32         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y45         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y32         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y42         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y34         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y34         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y44         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y33         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y37         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/eth_mac_0/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y40         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_7/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y82         core_inst/eth_mac_1/tx_fifo/fifo_inst/mem_reg_bram_8/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.271       0.304      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.270       0.305      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.188       0.726      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.187       0.727      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.114ns (10.449%)  route 0.977ns (89.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 8.269 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.316ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.283ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.746     2.143    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.257 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.977     3.234    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X87Y207        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.540     8.269    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X87Y207        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.101     8.370    
                         clock uncertainty           -0.035     8.335    
    SLICE_X87Y207        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.253    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.114ns (11.122%)  route 0.911ns (88.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 8.267 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.316ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.283ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.746     2.143    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.257 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.911     3.168    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.538     8.267    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.101     8.368    
                         clock uncertainty           -0.035     8.333    
    SLICE_X91Y194        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.251    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.251    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.114ns (13.685%)  route 0.719ns (86.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.316ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.283ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.746     2.143    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.257 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.719     2.976    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X88Y190        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.547     8.276    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X88Y190        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism              0.101     8.377    
                         clock uncertainty           -0.035     8.342    
    SLICE_X88Y190        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.260    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.114ns (13.685%)  route 0.719ns (86.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.316ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.283ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.746     2.143    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.257 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.719     2.976    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X88Y190        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        1.547     8.276    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X88Y190        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism              0.101     8.377    
                         clock uncertainty           -0.035     8.342    
    SLICE_X88Y190        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.260    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  5.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.049ns (12.099%)  route 0.356ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.767ns (routing 0.163ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.190ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.767     0.885    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.934 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.356     1.290    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X88Y190        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.906     1.071    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X88Y190        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.074     0.997    
    SLICE_X88Y190        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.002    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.049ns (12.099%)  route 0.356ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.767ns (routing 0.163ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.190ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.767     0.885    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.934 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.356     1.290    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X88Y190        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.906     1.071    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X88Y190        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.074     0.997    
    SLICE_X88Y190        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.002    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.049ns (9.627%)  route 0.460ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.767ns (routing 0.163ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.190ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.767     0.885    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.934 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.460     1.394    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X91Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.895     1.060    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X91Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.074     0.986    
    SLICE_X91Y194        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.991    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.049ns (8.974%)  route 0.497ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.767ns (routing 0.163ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.190ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.767     0.885    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y179        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.934 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.497     1.431    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X87Y207        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1011, routed)        0.897     1.062    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X87Y207        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.074     0.988    
    SLICE_X87Y207        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.993    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_0_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.114ns (2.521%)  route 4.408ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 11.118 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.360ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.408    10.719    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.899    11.118    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_0_reg/C
                         clock pessimism              0.109    11.227    
                         clock uncertainty           -0.067    11.160    
    SLICE_X37Y7          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    11.078    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_0_reg
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_1_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.114ns (2.521%)  route 4.408ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 11.118 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.360ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.408    10.719    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.899    11.118    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_1_reg/C
                         clock pessimism              0.109    11.227    
                         clock uncertainty           -0.067    11.160    
    SLICE_X37Y7          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    11.078    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_1_reg
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.114ns (2.521%)  route 4.408ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 11.118 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.360ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.408    10.719    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.899    11.118    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg/C
                         clock pessimism              0.109    11.227    
                         clock uncertainty           -0.067    11.160    
    SLICE_X37Y7          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    11.078    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_2_reg
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.114ns (2.521%)  route 4.408ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 11.118 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.360ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.408    10.719    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.899    11.118    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg/C
                         clock pessimism              0.109    11.227    
                         clock uncertainty           -0.067    11.160    
    SLICE_X37Y7          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    11.078    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_3_reg
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.114ns (2.521%)  route 4.408ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.118ns = ( 11.118 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.360ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.408    10.719    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.899    11.118    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg/C
                         clock pessimism              0.109    11.227    
                         clock uncertainty           -0.067    11.160    
    SLICE_X37Y7          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    11.078    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_nextPcCalc_valids_0_reg
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.114ns (2.525%)  route 4.401ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 11.116 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.360ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.401    10.712    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X36Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.897    11.116    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X36Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg/C
                         clock pessimism              0.109    11.225    
                         clock uncertainty           -0.067    11.158    
    SLICE_X36Y7          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    11.076    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_injector_decodeRemoved_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/execute_arbitration_isValid_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.114ns (2.525%)  route 4.401ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 11.116 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.360ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.401    10.712    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X36Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/execute_arbitration_isValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.897    11.116    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X36Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/execute_arbitration_isValid_reg/C
                         clock pessimism              0.109    11.225    
                         clock uncertainty           -0.067    11.158    
    SLICE_X36Y7          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    11.076    core_inst/genblk1[7].RISCV/core/core/execute_arbitration_isValid_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_inc_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.114ns (2.527%)  route 4.398ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 11.116 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.360ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.398    10.709    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_inc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.897    11.116    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_inc_reg/C
                         clock pessimism              0.109    11.225    
                         clock uncertainty           -0.067    11.158    
    SLICE_X37Y7          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    11.076    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_inc_reg
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.114ns (2.527%)  route 4.398ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 11.116 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.360ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.398    10.709    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.897    11.116    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[3]/C
                         clock pessimism              0.109    11.225    
                         clock uncertainty           -0.067    11.158    
    SLICE_X37Y7          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    11.076    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 core_inst/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.114ns (2.527%)  route 4.398ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.116ns = ( 11.116 - 5.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.990ns (routing 1.481ns, distribution 1.509ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.360ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.990     6.197    core_inst/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X74Y124        FDSE                                         r  core_inst/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.311 f  core_inst/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         4.398    10.709    core_inst/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X37Y7          FDCE                                         f  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       2.897    11.116    core_inst/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X37Y7          FDCE                                         r  core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]/C
                         clock pessimism              0.109    11.225    
                         clock uncertainty           -0.067    11.158    
    SLICE_X37Y7          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    11.076    core_inst/genblk1[7].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/_zz_138__reg/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.048ns (19.917%)  route 0.193ns (80.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.836ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.193     3.320    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X81Y142        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/_zz_138__reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.639     3.320    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X81Y142        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/_zz_138__reg/C
                         clock pessimism             -0.163     3.157    
    SLICE_X81Y142        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.162    core_inst/genblk1[14].RISCV/core/core/_zz_138__reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.048ns (16.901%)  route 0.236ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.836ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.236     3.363    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y144        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.658     3.339    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y144        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
                         clock pessimism             -0.163     3.176    
    SLICE_X83Y144        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.181    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.048ns (16.901%)  route 0.236ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.836ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.236     3.363    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y144        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.658     3.339    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y144        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]/C
                         clock pessimism             -0.163     3.176    
    SLICE_X83Y144        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.181    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.048ns (16.901%)  route 0.236ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.836ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.236     3.363    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y144        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.658     3.339    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y144        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]/C
                         clock pessimism             -0.163     3.176    
    SLICE_X83Y144        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     3.181    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.048ns (16.901%)  route 0.236ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.836ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.236     3.363    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y144        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.658     3.339    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y144        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]/C
                         clock pessimism             -0.163     3.176    
    SLICE_X83Y144        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     3.181    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.048ns (14.724%)  route 0.278ns (85.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.836ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.278     3.405    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y141        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.653     3.334    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y141        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]/C
                         clock pessimism             -0.163     3.171    
    SLICE_X83Y141        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.176    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.048ns (14.724%)  route 0.278ns (85.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.836ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.278     3.405    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X83Y141        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.653     3.334    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X83Y141        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]/C
                         clock pessimism             -0.163     3.171    
    SLICE_X83Y141        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.176    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.048ns (13.675%)  route 0.303ns (86.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.836ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.303     3.430    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X82Y143        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.661     3.342    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y143        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/C
                         clock pessimism             -0.163     3.179    
    SLICE_X82Y143        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.184    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.048ns (13.675%)  route 0.303ns (86.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.836ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.303     3.430    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X82Y143        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.661     3.342    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y143        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/C
                         clock pessimism             -0.163     3.179    
    SLICE_X82Y143        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.184    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 core_inst/genblk1[14].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.048ns (13.675%)  route 0.303ns (86.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.412ns (routing 0.753ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.836ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.412     3.079    core_inst/genblk1[14].RISCV/clk_200mhzmhz_int
    SLICE_X78Y144        FDSE                                         r  core_inst/genblk1[14].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.127 f  core_inst/genblk1[14].RISCV/core_reset_reg/Q
                         net (fo=118, routed)         0.303     3.430    core_inst/genblk1[14].RISCV/core/core/AR[0]
    SLICE_X82Y143        FDCE                                         f  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=26701, routed)       1.661     3.342    core_inst/genblk1[14].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X82Y143        FDCE                                         r  core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]/C
                         clock pessimism             -0.163     3.179    
    SLICE_X82Y143        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     3.184    core_inst/genblk1[14].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        5.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.114ns (10.941%)  route 0.928ns (89.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 8.423 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.278ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.928     3.340    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X94Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.694     8.423    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.176     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y138        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.481    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 8.423 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.278ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.925     3.337    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.694     8.423    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.176     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X95Y138        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.481    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 8.423 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.278ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.925     3.337    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.694     8.423    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.176     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X95Y138        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.481    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.114ns (11.377%)  route 0.888ns (88.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.278ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.888     3.300    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X94Y132        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.681     8.410    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y132        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.176     8.586    
                         clock uncertainty           -0.035     8.550    
    SLICE_X94Y132        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.468    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  5.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.049ns (10.082%)  route 0.437ns (89.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.184ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.437     1.414    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X94Y132        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.982     1.147    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y132        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.137     1.010    
    SLICE_X94Y132        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.015    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.049ns (9.703%)  route 0.456ns (90.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.184ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.456     1.433    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X94Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.999     1.164    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X94Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.137     1.027    
    SLICE_X94Y138        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.032    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.049ns (9.722%)  route 0.455ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.184ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.455     1.432    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.997     1.162    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.137     1.025    
    SLICE_X95Y138        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.030    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.049ns (9.722%)  route 0.455ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.184ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.455     1.432    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X95Y138        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.997     1.162    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X95Y138        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.137     1.025    
    SLICE_X95Y138        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.030    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.114ns (16.642%)  route 0.571ns (83.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.283ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.571     2.983    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.674     8.403    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     8.403    
                         clock uncertainty           -0.035     8.368    
    SLICE_X93Y150        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.286    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.114ns (16.642%)  route 0.571ns (83.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.283ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.571     2.983    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.674     8.403    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     8.403    
                         clock uncertainty           -0.035     8.368    
    SLICE_X93Y150        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.286    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.114ns (16.642%)  route 0.571ns (83.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.283ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.571     2.983    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.674     8.403    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     8.403    
                         clock uncertainty           -0.035     8.368    
    SLICE_X93Y150        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.286    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.114ns (19.224%)  route 0.479ns (80.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 8.415 - 6.400 ) 
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.311ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.283ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         1.901     2.298    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.412 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.479     2.891    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y152        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         1.686     8.415    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y152        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     8.415    
                         clock uncertainty           -0.035     8.380    
    SLICE_X93Y152        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.298    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.049ns (17.438%)  route 0.232ns (82.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.190ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.232     1.209    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y152        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.989     1.154    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y152        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     1.154    
    SLICE_X93Y152        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.159    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.049ns (15.265%)  route 0.272ns (84.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.190ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.272     1.249    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.974     1.139    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     1.139    
    SLICE_X93Y150        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.144    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.049ns (15.265%)  route 0.272ns (84.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.190ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.272     1.249    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.974     1.139    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     1.139    
    SLICE_X93Y150        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.144    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.049ns (15.265%)  route 0.272ns (84.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.810ns (routing 0.158ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.190ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=704, routed)         0.810     0.928    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y154        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y154        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.977 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.272     1.249    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X93Y150        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=699, routed)         0.974     1.139    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X93Y150        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     1.139    
    SLICE_X93Y150        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.144    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.105    





