// Seed: 1982552091
module module_0 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4
    , id_8,
    input wand id_5,
    input tri id_6
);
  assign id_2 = id_5;
  assign module_1.id_0 = 0;
  wire id_9;
  assign id_8 = 1;
  wire id_10;
  assign id_8 = 1'd0;
  id_11 :
  assert property (@(negedge 1 or id_11) 1'd0)
  else;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_5,
      id_3,
      id_1
  );
endmodule
