INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.srcs/sim_1/new/cpualu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpualu_sim
