Analysis & Synthesis report for parallel_dds_test_signal_generation
Sat Apr 20 21:43:02 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 14. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 15. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 16. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 17. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 18. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 19. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 20. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 21. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 22. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 23. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 24. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 25. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 26. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 27. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 28. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 29. Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2
 30. Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2
 31. Parameter Settings for User Entity Instance: Top-level Entity: |parallel_dds_test_signal_generation
 32. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst
 33. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco
 34. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst
 35. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0
 37. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 38. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 39. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1
 40. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 41. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 42. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco
 43. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst
 44. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0
 46. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 47. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 48. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1
 49. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 50. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 51. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco
 52. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst
 53. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0
 55. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 56. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 57. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1
 58. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 59. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 60. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco
 61. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst
 62. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0
 64. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 65. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 66. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1
 67. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 68. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 69. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco
 70. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst
 71. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0
 73. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 74. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 75. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1
 76. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 77. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 78. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco
 79. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst
 80. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0
 82. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 83. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 84. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1
 85. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 86. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 87. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco
 88. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst
 89. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0
 91. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 92. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 93. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1
 94. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 95. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 96. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco
 97. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst
 98. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0
100. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
101. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
102. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1
103. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
104. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
105. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst
106. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco
107. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst
108. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0
110. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
111. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
112. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1
113. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
114. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
115. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco
116. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst
117. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0
119. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
120. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
121. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1
122. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
123. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
124. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco
125. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst
126. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0
128. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
129. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
130. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1
131. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
132. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
133. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco
134. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst
135. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
136. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0
137. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
138. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
139. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1
140. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
141. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
142. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco
143. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst
144. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0
146. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
147. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
148. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1
149. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
150. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
151. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco
152. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst
153. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0
155. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
156. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
157. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1
158. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
159. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
160. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco
161. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst
162. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
163. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0
164. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
165. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
166. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1
167. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
168. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
169. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco
170. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst
171. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0
173. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
174. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
175. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1
176. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
177. Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
178. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0
179. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1
180. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
181. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
182. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
183. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
184. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
185. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
186. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
187. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
188. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
189. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
190. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
191. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
192. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
193. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
194. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
195. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
196. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
197. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
198. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
199. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
200. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
201. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
202. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
203. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
204. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
205. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
206. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
207. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
208. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
209. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
210. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
211. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
212. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
213. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
214. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
215. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
216. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
217. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
218. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
219. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
220. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
221. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
222. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
223. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
224. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
225. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
226. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3
227. Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4
228. altsyncram Parameter Settings by Entity Instance
229. altshift_taps Parameter Settings by Entity Instance
230. lpm_mult Parameter Settings by Entity Instance
231. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst"
232. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco"
233. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco"
234. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco"
235. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco"
236. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco"
237. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco"
238. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco"
239. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
240. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i"
241. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco"
242. Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst"
243. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 20 21:43:02 2019        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; parallel_dds_test_signal_generation          ;
; Top-level Entity Name              ; parallel_dds_test_signal_generation          ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 6,686                                        ;
;     Total combinational functions  ; 4,826                                        ;
;     Dedicated logic registers      ; 3,910                                        ;
; Total registers                    ; 3910                                         ;
; Total pins                         ; 1,768                                        ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 426,216                                      ;
; Embedded Multiplier 9-bit elements ; 112                                          ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                            ;
+--------------------------------------------------------------+-------------------------------------+-------------------------------------+
; Option                                                       ; Setting                             ; Default Value                       ;
+--------------------------------------------------------------+-------------------------------------+-------------------------------------+
; Top-level entity name                                        ; parallel_dds_test_signal_generation ; parallel_dds_test_signal_generation ;
; Family name                                                  ; Cyclone III                         ; Stratix II                          ;
; Verilog Show LMF Mapping Messages                            ; Off                                 ;                                     ;
; Verilog Version                                              ; SystemVerilog_2005                  ; Verilog_2001                        ;
; Use Generated Physical Constraints File                      ; Off                                 ;                                     ;
; Use smart compilation                                        ; Off                                 ; Off                                 ;
; Restructure Multiplexers                                     ; Auto                                ; Auto                                ;
; Create Debugging Nodes for IP Cores                          ; Off                                 ; Off                                 ;
; Preserve fewer node names                                    ; On                                  ; On                                  ;
; Disable OpenCore Plus hardware evaluation                    ; Off                                 ; Off                                 ;
; VHDL Version                                                 ; VHDL93                              ; VHDL93                              ;
; State Machine Processing                                     ; Auto                                ; Auto                                ;
; Safe State Machine                                           ; Off                                 ; Off                                 ;
; Extract Verilog State Machines                               ; On                                  ; On                                  ;
; Extract VHDL State Machines                                  ; On                                  ; On                                  ;
; Ignore Verilog initial constructs                            ; Off                                 ; Off                                 ;
; Iteration limit for constant Verilog loops                   ; 5000                                ; 5000                                ;
; Iteration limit for non-constant Verilog loops               ; 250                                 ; 250                                 ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                                  ; On                                  ;
; Parallel Synthesis                                           ; Off                                 ; Off                                 ;
; DSP Block Balancing                                          ; Auto                                ; Auto                                ;
; NOT Gate Push-Back                                           ; On                                  ; On                                  ;
; Power-Up Don't Care                                          ; On                                  ; On                                  ;
; Remove Redundant Logic Cells                                 ; Off                                 ; Off                                 ;
; Remove Duplicate Registers                                   ; On                                  ; On                                  ;
; Ignore CARRY Buffers                                         ; Off                                 ; Off                                 ;
; Ignore CASCADE Buffers                                       ; Off                                 ; Off                                 ;
; Ignore GLOBAL Buffers                                        ; Off                                 ; Off                                 ;
; Ignore ROW GLOBAL Buffers                                    ; Off                                 ; Off                                 ;
; Ignore LCELL Buffers                                         ; Off                                 ; Off                                 ;
; Ignore SOFT Buffers                                          ; On                                  ; On                                  ;
; Limit AHDL Integers to 32 Bits                               ; Off                                 ; Off                                 ;
; Optimization Technique                                       ; Balanced                            ; Balanced                            ;
; Carry Chain Length                                           ; 70                                  ; 70                                  ;
; Auto Carry Chains                                            ; On                                  ; On                                  ;
; Auto Open-Drain Pins                                         ; On                                  ; On                                  ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                                 ; Off                                 ;
; Auto ROM Replacement                                         ; On                                  ; On                                  ;
; Auto RAM Replacement                                         ; On                                  ; On                                  ;
; Auto DSP Block Replacement                                   ; On                                  ; On                                  ;
; Auto Shift Register Replacement                              ; Auto                                ; Auto                                ;
; Auto Clock Enable Replacement                                ; On                                  ; On                                  ;
; Strict RAM Replacement                                       ; Off                                 ; Off                                 ;
; Allow Synchronous Control Signals                            ; On                                  ; On                                  ;
; Force Use of Synchronous Clear Signals                       ; Off                                 ; Off                                 ;
; Auto RAM Block Balancing                                     ; On                                  ; On                                  ;
; Auto RAM to Logic Cell Conversion                            ; Off                                 ; Off                                 ;
; Auto Resource Sharing                                        ; Off                                 ; Off                                 ;
; Allow Any RAM Size For Recognition                           ; Off                                 ; Off                                 ;
; Allow Any ROM Size For Recognition                           ; Off                                 ; Off                                 ;
; Allow Any Shift Register Size For Recognition                ; Off                                 ; Off                                 ;
; Use LogicLock Constraints during Resource Balancing          ; On                                  ; On                                  ;
; Ignore translate_off and synthesis_off directives            ; Off                                 ; Off                                 ;
; Timing-Driven Synthesis                                      ; Off                                 ; Off                                 ;
; Show Parameter Settings Tables in Synthesis Report           ; On                                  ; On                                  ;
; Ignore Maximum Fan-Out Assignments                           ; Off                                 ; Off                                 ;
; Synchronization Register Chain Length                        ; 2                                   ; 2                                   ;
; PowerPlay Power Optimization                                 ; Normal compilation                  ; Normal compilation                  ;
; HDL message level                                            ; Level2                              ; Level2                              ;
; Suppress Register Optimization Related Messages              ; Off                                 ; Off                                 ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                                 ; 100                                 ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                                 ; 100                                 ;
; Clock MUX Protection                                         ; On                                  ; On                                  ;
; Auto Gated Clock Conversion                                  ; Off                                 ; Off                                 ;
; Block Design Naming                                          ; Auto                                ; Auto                                ;
; SDC constraint protection                                    ; Off                                 ; Off                                 ;
; Synthesis Effort                                             ; Auto                                ; Auto                                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                                  ; On                                  ;
; Analysis & Synthesis Message Level                           ; Medium                              ; Medium                              ;
+--------------------------------------------------------------+-------------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                             ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; ../rtl/advanced_dds/dsp_DSP48E1.v                                 ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/dsp_DSP48E1.v                                 ;
; ../rtl/advanced_dds/DSP48E1.v                                     ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/DSP48E1.v                                     ;
; ../rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v ; yes             ; User Wizard-Generated File             ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v ;
; ../rtl/advanced_dds/cos_int.v                                     ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cos_int.v                                     ;
; ../rtl/advanced_dds/cosrom_w_explicit_block_ram.v                 ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cosrom_w_explicit_block_ram.v                 ;
; ../rtl/advanced_dds/sincos_w_block_ram_megacore.v                 ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/sincos_w_block_ram_megacore.v                 ;
; ../rtl/parallel_dds_test_signal_generation.v                      ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/parallel_dds_test_signal_generation.v                      ;
; ../rtl/multiple_parallel_advanced_dds.v                           ; yes             ; User Verilog HDL File                  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/multiple_parallel_advanced_dds.v                           ;
; safely_discard_upper_sign_bits.v                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/safely_discard_upper_sign_bits.v                           ;
; altsyncram.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;
; stratix_ram_block.inc                                             ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;
; lpm_mux.inc                                                       ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;
; lpm_decode.inc                                                    ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;
; aglobal90.inc                                                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                                            ;
; a_rdenreg.inc                                                     ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;
; altrom.inc                                                        ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                                               ;
; altram.inc                                                        ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                                               ;
; altdpram.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                                             ;
; altqpram.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                                             ;
; db/altsyncram_4i42.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_4i42.tdf                                     ;
; ../advanced_dds/cosrom_lut_values.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/illusense/de10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cosrom_lut_values.mif                        ;
; altshift_taps.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift_taps.tdf                                                        ;
; lpm_counter.inc                                                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;
; lpm_compare.inc                                                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;
; lpm_constant.inc                                                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;
; db/shift_taps_a5m.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/shift_taps_a5m.tdf                                      ;
; db/altsyncram_1d81.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_1d81.tdf                                     ;
; db/cntr_rnf.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/cntr_rnf.tdf                                            ;
; lpm_mult.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;
; multcore.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                                                             ;
; bypassff.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                                             ;
; altshift.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                                             ;
; db/mult_i211.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mult_i211.tdf                                           ;
; alt_mac_mult.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mac_mult.tdf                                                         ;
; lpm_mult.inc                                                      ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.inc                                                             ;
; db/mac_mult_9sg1.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mac_mult_9sg1.tdf                                       ;
; db/mult_1ol.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mult_1ol.tdf                                            ;
; alt_mac_out.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mac_out.tdf                                                          ;
; alt_zaccum.inc                                                    ; yes             ; Megafunction                           ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_zaccum.inc                                                           ;
; db/mac_out_rq82.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mac_out_rq82.tdf                                        ;
+-------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 6,686        ;
;                                             ;              ;
; Total combinational functions               ; 4826         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 950          ;
;     -- 3 input functions                    ; 1908         ;
;     -- <=2 input functions                  ; 1968         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 2700         ;
;     -- arithmetic mode                      ; 2126         ;
;                                             ;              ;
; Total registers                             ; 3910         ;
;     -- Dedicated logic registers            ; 3910         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 1768         ;
; Total memory bits                           ; 426216       ;
; Embedded Multiplier 9-bit elements          ; 112          ;
; Maximum fan-out node                        ; clk[1]~input ;
; Maximum fan-out                             ; 2221         ;
; Total fan-out                               ; 34300        ;
; Average fan-out                             ; 2.66         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |parallel_dds_test_signal_generation                                                                                  ; 4826 (465)        ; 3910 (224)   ; 426216      ; 112          ; 0       ; 56        ; 1768 ; 0            ; |parallel_dds_test_signal_generation                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|                           ; 1857 (430)        ; 1843 (482)   ; 213108      ; 64           ; 0       ; 32        ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst                                                                                                                                                                                                                                                            ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|                                      ; 156 (22)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|                                      ; 162 (28)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|                                      ; 160 (26)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|                                      ; 162 (28)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|                                      ; 158 (24)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|                                      ; 162 (28)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|                                      ; 160 (26)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|                                      ; 163 (28)          ; 171 (22)     ; 26740       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst                                                                                                                                                                                   ; work         ;
;          |altshift_taps:a0_rtl_1|                                                                                     ; 1 (0)             ; 1 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1                                                                                                                                                            ; work         ;
;             |shift_taps_a5m:auto_generated|                                                                           ; 1 (0)             ; 1 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated                                                                                                                              ; work         ;
;                |altsyncram_1d81:altsyncram2|                                                                          ; 0 (0)             ; 0 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2                                                                                                  ; work         ;
;                |cntr_rnf:cntr1|                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated|cntr_rnf:cntr1                                                                                                               ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;    |multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|                           ; 2504 (430)        ; 1843 (482)   ; 213108      ; 48           ; 0       ; 24        ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst                                                                                                                                                                                                                                                            ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|                                      ; 156 (22)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|                                      ; 162 (28)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|                                      ; 160 (26)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|                                      ; 162 (28)          ; 170 (22)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 67 (1)            ; 74 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 66 (0)            ; 58 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 66 (66)           ; 58 (58)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|                                      ; 319 (24)          ; 170 (22)     ; 26624       ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 147 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 146 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 146 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 80 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 80 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|                                      ; 324 (28)          ; 170 (22)     ; 26624       ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|                                      ; 322 (26)          ; 170 (22)     ; 26624       ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst                                                                                                                                                                                   ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
;       |sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|                                      ; 325 (28)          ; 171 (22)     ; 26740       ; 4            ; 0       ; 2         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst                                                                                                                                                                                   ; work         ;
;          |altshift_taps:a0_rtl_0|                                                                                     ; 1 (0)             ; 1 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0                                                                                                                                                            ; work         ;
;             |shift_taps_a5m:auto_generated|                                                                           ; 1 (0)             ; 1 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated                                                                                                                              ; work         ;
;                |altsyncram_1d81:altsyncram2|                                                                          ; 0 (0)             ; 0 (0)        ; 116         ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2                                                                                                  ; work         ;
;                |cntr_rnf:cntr1|                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated|cntr_rnf:cntr1                                                                                                               ; work         ;
;          |cosine_int:cos_0|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosine_int:cos_1|                                                                                           ; 148 (1)           ; 74 (16)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;             |dsp48_wrap:dsp_i|                                                                                        ; 147 (0)           ; 58 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;                |DSP48E1:DSP48E1_inst|                                                                                 ; 147 (66)          ; 58 (58)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                   |lpm_mult:Mult0|                                                                                    ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                      |mult_i211:auto_generated|                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated                                                                                    ; work         ;
;                         |alt_mac_mult:mac_mult3|                                                                      ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3                                                             ; work         ;
;                            |mac_mult_9sg1:auto_generated|                                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated                                ; work         ;
;                               |mult_1ol:mult1|                                                                        ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3|mac_mult_9sg1:auto_generated|mult_1ol:mult1                 ; work         ;
;          |cosrom_w_explicit_block_ram:cosrom_inst|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;             |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|                              ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;                |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_4i42:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |parallel_dds_test_signal_generation|multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 2            ; 58           ; 2            ; 58           ; 116   ; None                                  ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 2            ; 58           ; 2            ; 58           ; 116   ; None                                  ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 56          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 112         ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 56          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|raw_phase_accumulator[0]                                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|raw_ramp_plus1_accumulator[0]                                                                                                                            ; Stuck at GND due to stuck port clock_enable ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|phase_accumulator[0][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|ramp_plus1_accumulator[0][0]                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|phase_accumulator[2][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|ramp_plus1_accumulator[2][0]                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|phase_accumulator[4][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|ramp_plus1_accumulator[4][0]                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|phase_accumulator[6][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|ramp_plus1_accumulator[6][0]                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|raw_ramp_plus1_accumulator[1..2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|raw_phase_accumulator[1..2]                                                                                                                              ; Stuck at GND due to stuck port clock_enable ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in      ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 7880                                                                                                                                                                                                        ;                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                                                                                                                                          ; due to stuck port data_in ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                                                                                                                                          ;                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3910  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 4:1                ; 103 bits  ; 206 LEs       ; 206 LEs              ; 0 LEs                  ; Yes        ; |parallel_dds_test_signal_generation|generated_parallel_test_signal[1][88]~reg0 ;
; 4:1                ; 103 bits  ; 206 LEs       ; 206 LEs              ; 0 LEs                  ; Yes        ; |parallel_dds_test_signal_generation|generated_parallel_test_signal[0][52]~reg0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |parallel_dds_test_signal_generation|Mux210                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |parallel_dds_test_signal_generation|Mux42                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1|shift_taps_a5m:auto_generated|altsyncram_1d81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |parallel_dds_test_signal_generation ;
+------------------------------------------+-------+--------------------------------------------------+
; Parameter Name                           ; Value ; Type                                             ;
+------------------------------------------+-------+--------------------------------------------------+
; use_explicit_blockram                    ; 1     ; Signed Integer                                   ;
; TEST_SIGNAL_DDS_NUM_PHASE_BITS           ; 16    ; Signed Integer                                   ;
; ALLOW_SINE_COSINE_TEST_SIGNAL_GENERATION ; 1     ; Signed Integer                                   ;
; NUM_NET_OUTPUT_BITS_PER_CHANNEL          ; 14    ; Signed Integer                                   ;
; NUM_GROSS_OUTPUT_BITS_PER_CHANNEL        ; 16    ; Signed Integer                                   ;
; NUM_PARALLEL_CHANNELS_PER_TEST_CHANNEL   ; 8     ; Signed Integer                                   ;
; NUM_TEST_CHANNELS                        ; 2     ; Signed Integer                                   ;
; TOTAL_OUTPUT_BITS                        ; 128   ; Signed Integer                                   ;
; add_extra_pipelining                     ; 0     ; Signed Integer                                   ;
+------------------------------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                             ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
; num_phase_bits           ; 16    ; Signed Integer                                                                                   ;
; num_output_bits          ; 14    ; Signed Integer                                                                                   ;
; num_parallel_oscillators ; 8     ; Signed Integer                                                                                   ;
; use_explicit_blockram    ; 1     ; Signed Integer                                                                                   ;
; add_extra_pipelining     ; 0     ; Signed Integer                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                             ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
; num_phase_bits           ; 16    ; Signed Integer                                                                                   ;
; num_output_bits          ; 14    ; Signed Integer                                                                                   ;
; num_parallel_oscillators ; 8     ; Signed Integer                                                                                   ;
; use_explicit_blockram    ; 1     ; Signed Integer                                                                                   ;
; add_extra_pipelining     ; 0     ; Signed Integer                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                                                                                                                                                ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outwidth                  ; 15    ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                      ;
; NBD            ; 14    ; Signed Integer                                                                                                                                                                      ;
; SIN_EN         ; 1     ; Unsigned Binary                                                                                                                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                                                                                                                                               ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                                                                                                                                                       ;
; NBO            ; 14    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; NBB            ; 17    ; Signed Integer                                                                                                                                                                                                        ;
; NBP            ; 14    ; Signed Integer                                                                                                                                                                                                        ;
; NBC            ; 27    ; Signed Integer                                                                                                                                                                                                        ;
; S              ; 13    ; Signed Integer                                                                                                                                                                                                        ;
; USE_DPORT      ; TRUE  ; String                                                                                                                                                                                                                ;
; AREG           ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BREG           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ADREG              ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; AREG               ; 2                                                ; Signed Integer                                                                                                                                                                              ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                                                                                                                                                      ;
; A_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; BCASCREG           ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; BREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; B_INPUT            ; DIRECT                                           ; String                                                                                                                                                                                      ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; CREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; DREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; INMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                                                                                                                                             ;
; MREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                             ;
; PREG               ; 1                                                ; Signed Integer                                                                                                                                                                              ;
; SEL_MASK           ; MASK                                             ; String                                                                                                                                                                                      ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                                                                                                                                                      ;
; USE_DPORT          ; TRUE                                             ; String                                                                                                                                                                                      ;
; USE_MULT           ; MULTIPLY                                         ; String                                                                                                                                                                                      ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                                                                                                                                                      ;
; USE_SIMD           ; ONE48                                            ; String                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                               ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                               ;
; WIDTH          ; 58             ; Untyped                                                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_a5m ; Untyped                                                                                                                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                  ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                               ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                               ;
; WIDTH          ; 58             ; Untyped                                                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_a5m ; Untyped                                                                                                                                                                                               ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                          ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                                                                                                                                                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                                                                                                                                 ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                 ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_i211   ; Untyped                                                                                                                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                                                                                                                                                                                                                                    ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_WIDTH                  ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_WIDTH                  ; 14            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_ROUNDING               ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; USING_SATURATION             ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                                                                                                                                                                                                                                 ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER               ; mac_mult_9sg1 ; Untyped                                                                                                                                                                                                                                                                                 ;
+------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4 ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_WIDTH                   ; 19           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_ROUNDING                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_SATURATION              ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                ; mac_out_rq82 ; Untyped                                                                                                                                                                                                                                                                               ;
+-------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                      ;
; Entity Instance            ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                      ;
;     -- WIDTH               ; 58                                                                                                                                                                                     ;
; Entity Instance            ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                      ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                      ;
;     -- WIDTH               ; 58                                                                                                                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 32                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
; Entity Instance                       ; multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 37                                                                                                                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst"                   ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n                    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clken                      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_accumulator[0][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[1][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[2][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[3][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[4][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[5][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[6][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[7][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[7].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[6].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[5].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[4].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[3].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[2].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[1].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OVERFLOW       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; PATTERNDETECT  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; PATTERNBDETECT ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; UNDERFLOW      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; CARRYOUT       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; P[32..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; P[47]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
; ALUMODE[3..2]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; CARRYINSEL     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; INMODE[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; INMODE[4]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; INMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; OPMODE[6]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; OPMODE[3]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; OPMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; OPMODE[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; OPMODE[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; A[18..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; B[0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; C[19..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; CARRYIN        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; D[18..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; CARRYCASCOUT   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; MULTSIGNOUT    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; CARRYCASCIN    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; MULTSIGNIN     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; CEAD           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CEALUMODE      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CEC            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CECARRYIN      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CECTRL         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CED            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; CEINMODE       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; RSTA           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTALLCARRYIN  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTALUMODE     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTB           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTC           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTCTRL        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTD           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTINMODE      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTM           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; RSTP           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; ce2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; cem        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; cep        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; a[4]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[16..13]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; c[12..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; c[26]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; d          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; mode[3..2] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; mode[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; mode[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; acin       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; bcin       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; pcin       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; acout      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; bcout      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; pcout      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst"                   ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n                    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clken                      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; phase_accumulator[0][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[1][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[2][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[3][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[4][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[5][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[6][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phase_accumulator[7][1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 20 21:42:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_dds_test_signal_generation -c parallel_dds_test_signal_generation
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cosrom_generic.v
    Info: Found entity 1: cosrom
Info: Found 2 design units, including 2 entities, in source file ../rtl/advanced_dds/dsp_DSP48E1.v
    Info: Found entity 1: dsp48_wrap
    Info: Found entity 2: dsp48_wrap_f
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/DSP48E1.v
    Info: Found entity 1: DSP48E1
Info: Found 1 design units, including 1 entities, in source file ../rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v
    Info: Found entity 1: altera_cosrom_generic_megafunction
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cos_int.v
    Info: Found entity 1: cosine_int
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cosrom_w_explicit_block_ram.v
    Info: Found entity 1: cosrom_w_explicit_block_ram
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/sincos_w_block_ram_megacore.v
    Info: Found entity 1: sincos_w_block_ram_megacore
Info: Found 1 design units, including 1 entities, in source file ../rtl/parallel_dds_test_signal_generation.v
    Info: Found entity 1: parallel_dds_test_signal_generation
Info: Found 1 design units, including 1 entities, in source file ../rtl/multiple_parallel_advanced_dds.v
    Info: Found entity 1: multiple_parallel_advanced_dds
Warning (10236): Verilog HDL Implicit Net warning at DSP48E1.v(1087): created implicit net for "the_auto_reset_patdet"
Info: Elaborating entity "parallel_dds_test_signal_generation" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at parallel_dds_test_signal_generation.v(76): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at parallel_dds_test_signal_generation.v(77): truncated value with size 32 to match size of target (14)
Warning (10034): Output port "generated_parallel_test_signal[0][127]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][126]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][111]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][110]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][95]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][94]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][79]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][78]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][63]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][62]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][47]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][46]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][31]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][30]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][15]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[0][14]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][127]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][126]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][111]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][110]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][95]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][94]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][79]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][78]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][63]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][62]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][47]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][46]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][31]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][30]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][15]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "generated_parallel_test_signal[1][14]" at parallel_dds_test_signal_generation.v(20) has no driver
Warning (10034): Output port "ramp_plus1[0][127]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][126]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][111]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][110]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][95]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][94]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][79]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][78]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][63]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][62]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][47]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][46]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][31]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][30]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][15]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[0][14]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][127]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][126]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][111]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][110]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][95]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][94]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][79]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][78]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][63]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][62]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][47]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][46]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][31]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][30]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][15]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "ramp_plus1[1][14]" at parallel_dds_test_signal_generation.v(21) has no driver
Warning (10034): Output port "channel_index[0][127]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][126]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][111]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][110]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][95]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][94]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][79]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][78]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][63]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][62]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][47]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][46]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][31]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][30]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][15]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[0][14]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][127]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][126]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][111]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][110]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][95]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][94]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][79]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][78]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][63]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][62]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][47]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][46]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][31]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][30]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][15]" at parallel_dds_test_signal_generation.v(22) has no driver
Warning (10034): Output port "channel_index[1][14]" at parallel_dds_test_signal_generation.v(22) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_net_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_gross_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_sign_extended_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ramp_plus1_accumulator" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "test_dds_triangular_waveform_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sine_waveform_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cosine_waveform_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "test_dds_phase_accumulator" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oscillator_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_net_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_gross_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "generated_sign_extended_test_signal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ramp_plus1_accumulator" into its bus
Info: Elaborating entity "multiple_parallel_advanced_dds" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst"
Warning (10230): Verilog HDL assignment warning at multiple_parallel_advanced_dds.v(37): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at multiple_parallel_advanced_dds.v(52): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at multiple_parallel_advanced_dds.v(72): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at multiple_parallel_advanced_dds.v(84): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at multiple_parallel_advanced_dds.v(99): truncated value with size 32 to match size of target (14)
Warning: Using design file ../rtl/safely_discard_upper_sign_bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: safely_discard_upper_sign_bits
Info: Elaborating entity "safely_discard_upper_sign_bits" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|safely_discard_upper_sign_bits:generate_parallel_oscillators[0].safely_discard_upper_sign_bits_triangular_nco"
Info: Elaborating entity "sincos_w_block_ram_megacore" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst"
Warning (10175): Verilog HDL warning at sincos_w_block_ram_megacore.v(56): ignoring unsupported system task
Warning (10175): Verilog HDL warning at sincos_w_block_ram_megacore.v(57): ignoring unsupported system task
Info: Elaborating entity "cosrom_w_explicit_block_ram" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst"
Info: Elaborating entity "altera_cosrom_generic_megafunction" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst"
Info: Elaborating entity "altsyncram" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "../advanced_dds/cosrom_lut_values.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "35"
    Info: Parameter "width_b" = "35"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4i42.tdf
    Info: Found entity 1: altsyncram_4i42
Info: Elaborating entity "altsyncram_4i42" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated"
Info: Elaborating entity "cosine_int" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0"
Info: Elaborating entity "dsp48_wrap" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i"
Info: Elaborating entity "DSP48E1" for hierarchy "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "invalid_opmode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "ping_opmode_drc_check" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(950): object "mult_cout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(998): object "cout4" assigned a value but never read
Warning (10175): Verilog HDL warning at DSP48E1.v(247): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(248): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(244): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(257): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(258): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(267): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(268): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(295): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(296): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(292): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(306): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(307): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(334): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(335): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(344): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(345): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(354): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(355): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(365): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(366): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(375): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(376): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(372): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(399): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(400): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(396): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(409): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(410): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(406): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(419): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(420): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(416): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(429): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(430): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(439): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(440): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(450): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(451): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(478): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(479): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(488): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(489): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(498): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(499): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(508): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(509): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(885): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1057): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1058): ignoring unsupported system task
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|a0[0]~28"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 58
    Info: Inferred altshift_taps megafunction from the following design logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|a0[0]~28"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 58
Info: Inferred 32 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[3].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[2].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[1].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiple_parallel_advanced_dds:per_test_channel[0].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[0].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
Info: Elaborated megafunction instantiation "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0"
Info: Instantiated megafunction "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|altshift_taps:a0_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "58"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_a5m.tdf
    Info: Found entity 1: shift_taps_a5m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1d81.tdf
    Info: Found entity 1: altsyncram_1d81
Info: Found 1 design units, including 1 entities, in source file db/cntr_rnf.tdf
    Info: Found entity 1: cntr_rnf
Info: Elaborated megafunction instantiation "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0"
Info: Instantiated megafunction "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "23"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "37"
    Info: Parameter "LPM_WIDTHR" = "37"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_i211.tdf
    Info: Found entity 1: mult_i211
Info: Converted 8 DSP block slices
    Info: Used 64 DSP blocks before DSP block balancing
        Info: Used 64 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 64 DSP blocks
    Info: Converted the following 8 DSP block slices to logic elements
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
        Info: DSP block slice in "Simple Multiplier (18-bit)" mode with output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block output node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_out4"
            Info: DSP block multiplier node "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|mac_mult3"
    Info: Used 56 DSP blocks after DSP block balancing
        Info: Used 56 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 56 DSP blocks
Info: Elaborated megafunction instantiation "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3"
Info: Instantiated megafunction "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_mult:mac_mult3" with the following parameter:
    Info: Parameter "MULT_REPRESENTATION_A" = "UNSIGNED"
    Info: Parameter "MULT_REPRESENTATION_B" = "UNSIGNED"
    Info: Parameter "MULT_PIPELINE" = "0"
    Info: Parameter "MULT_CLOCK" = "NONE"
    Info: Parameter "MULT_CLEAR" = "NONE"
    Info: Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "dataa_width" = "5"
    Info: Parameter "datab_width" = "14"
    Info: Parameter "dataa_clock" = "NONE"
    Info: Parameter "datab_clock" = "NONE"
    Info: Parameter "signa_clock" = "NONE"
    Info: Parameter "signb_clock" = "NONE"
    Info: Parameter "output_clock" = "NONE"
    Info: Parameter "dataa_clear" = "NONE"
    Info: Parameter "datab_clear" = "NONE"
    Info: Parameter "signa_clear" = "NONE"
    Info: Parameter "signb_clear" = "NONE"
    Info: Parameter "output_clear" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/mac_mult_9sg1.tdf
    Info: Found entity 1: mac_mult_9sg1
Info: Found 1 design units, including 1 entities, in source file db/mult_1ol.tdf
    Info: Found entity 1: mult_1ol
Info: Elaborated megafunction instantiation "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4"
Info: Instantiated megafunction "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_i211:auto_generated|alt_mac_out:mac_out4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info: Parameter "dataa_width" = "19"
    Info: Parameter "datab_width" = "0"
    Info: Parameter "datac_width" = "0"
    Info: Parameter "datad_width" = "0"
    Info: Parameter "signa_clock" = "NONE"
    Info: Parameter "signb_clock" = "NONE"
    Info: Parameter "addnsub0_clock" = "NONE"
    Info: Parameter "addnsub1_clock" = "NONE"
    Info: Parameter "zeroacc_clock" = "NONE"
    Info: Parameter "first_adder0_clock" = "NONE"
    Info: Parameter "first_adder1_clock" = "NONE"
    Info: Parameter "output_clock" = "NONE"
    Info: Parameter "signa_clear" = "NONE"
    Info: Parameter "signb_clear" = "NONE"
    Info: Parameter "addnsub0_clear" = "NONE"
    Info: Parameter "addnsub1_clear" = "NONE"
    Info: Parameter "zeroacc_clear" = "NONE"
    Info: Parameter "first_adder0_clear" = "NONE"
    Info: Parameter "first_adder1_clear" = "NONE"
    Info: Parameter "output_clear" = "NONE"
    Info: Parameter "signa_pipeline_clock" = "NONE"
    Info: Parameter "signb_pipeline_clock" = "NONE"
    Info: Parameter "addnsub0_pipeline_clock" = "NONE"
    Info: Parameter "addnsub1_pipeline_clock" = "NONE"
    Info: Parameter "zeroacc_pipeline_clock" = "NONE"
    Info: Parameter "signa_pipeline_clear" = "NONE"
    Info: Parameter "signb_pipeline_clear" = "NONE"
    Info: Parameter "addnsub0_pipeline_clear" = "NONE"
    Info: Parameter "addnsub1_pipeline_clear" = "NONE"
    Info: Parameter "zeroacc_pipeline_clear" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/mac_out_rq82.tdf
    Info: Found entity 1: mac_out_rq82
Info: Ignored 1968 buffer(s)
    Info: Ignored 48 CARRY_SUM buffer(s)
    Info: Ignored 1920 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "generated_gross_test_signal[1][7][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][7][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][6][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][6][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][5][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][5][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][4][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][4][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][3][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][3][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][2][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][2][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][1][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][1][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][0][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[1][0][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][7][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][7][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][6][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][6][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][5][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][5][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][4][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][4][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][3][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][3][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][2][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][2][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][1][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][1][15]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][0][14]" is stuck at GND
    Warning (13410): Pin "generated_gross_test_signal[0][0][15]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][14]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][15]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][30]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][31]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][46]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][47]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][62]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][63]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][78]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][79]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][94]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][95]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][110]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][111]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][126]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[1][127]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][14]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][15]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][30]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][31]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][46]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][47]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][62]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][63]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][78]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][79]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][94]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][95]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][110]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][111]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][126]" is stuck at GND
    Warning (13410): Pin "generated_parallel_test_signal[0][127]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][14]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][15]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][16]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][17]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][18]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][30]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][31]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][32]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][33]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][34]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][46]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][47]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][48]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][49]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][50]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][62]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][63]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][64]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][65]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][66]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][78]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][79]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][80]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][81]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][82]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][94]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][95]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][96]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][97]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][98]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][110]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][111]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][112]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][113]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][114]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[1][126]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[1][127]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][14]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][15]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][16]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][17]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][18]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][30]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][31]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][32]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][33]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][34]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][46]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][47]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][48]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][49]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][50]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][62]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][63]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][64]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][65]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][66]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][78]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][79]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][80]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][81]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][82]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][94]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][95]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][96]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][97]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][98]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][110]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][111]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][112]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][113]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][114]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1[0][126]" is stuck at GND
    Warning (13410): Pin "ramp_plus1[0][127]" is stuck at GND
    Warning (13410): Pin "channel_index[1][0]" is stuck at GND
    Warning (13410): Pin "channel_index[1][1]" is stuck at GND
    Warning (13410): Pin "channel_index[1][2]" is stuck at GND
    Warning (13410): Pin "channel_index[1][3]" is stuck at GND
    Warning (13410): Pin "channel_index[1][4]" is stuck at GND
    Warning (13410): Pin "channel_index[1][5]" is stuck at GND
    Warning (13410): Pin "channel_index[1][6]" is stuck at GND
    Warning (13410): Pin "channel_index[1][7]" is stuck at GND
    Warning (13410): Pin "channel_index[1][8]" is stuck at GND
    Warning (13410): Pin "channel_index[1][9]" is stuck at GND
    Warning (13410): Pin "channel_index[1][10]" is stuck at GND
    Warning (13410): Pin "channel_index[1][11]" is stuck at GND
    Warning (13410): Pin "channel_index[1][12]" is stuck at GND
    Warning (13410): Pin "channel_index[1][13]" is stuck at GND
    Warning (13410): Pin "channel_index[1][14]" is stuck at GND
    Warning (13410): Pin "channel_index[1][15]" is stuck at GND
    Warning (13410): Pin "channel_index[1][16]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][17]" is stuck at GND
    Warning (13410): Pin "channel_index[1][18]" is stuck at GND
    Warning (13410): Pin "channel_index[1][19]" is stuck at GND
    Warning (13410): Pin "channel_index[1][20]" is stuck at GND
    Warning (13410): Pin "channel_index[1][21]" is stuck at GND
    Warning (13410): Pin "channel_index[1][22]" is stuck at GND
    Warning (13410): Pin "channel_index[1][23]" is stuck at GND
    Warning (13410): Pin "channel_index[1][24]" is stuck at GND
    Warning (13410): Pin "channel_index[1][25]" is stuck at GND
    Warning (13410): Pin "channel_index[1][26]" is stuck at GND
    Warning (13410): Pin "channel_index[1][27]" is stuck at GND
    Warning (13410): Pin "channel_index[1][28]" is stuck at GND
    Warning (13410): Pin "channel_index[1][29]" is stuck at GND
    Warning (13410): Pin "channel_index[1][30]" is stuck at GND
    Warning (13410): Pin "channel_index[1][31]" is stuck at GND
    Warning (13410): Pin "channel_index[1][32]" is stuck at GND
    Warning (13410): Pin "channel_index[1][33]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][34]" is stuck at GND
    Warning (13410): Pin "channel_index[1][35]" is stuck at GND
    Warning (13410): Pin "channel_index[1][36]" is stuck at GND
    Warning (13410): Pin "channel_index[1][37]" is stuck at GND
    Warning (13410): Pin "channel_index[1][38]" is stuck at GND
    Warning (13410): Pin "channel_index[1][39]" is stuck at GND
    Warning (13410): Pin "channel_index[1][40]" is stuck at GND
    Warning (13410): Pin "channel_index[1][41]" is stuck at GND
    Warning (13410): Pin "channel_index[1][42]" is stuck at GND
    Warning (13410): Pin "channel_index[1][43]" is stuck at GND
    Warning (13410): Pin "channel_index[1][44]" is stuck at GND
    Warning (13410): Pin "channel_index[1][45]" is stuck at GND
    Warning (13410): Pin "channel_index[1][46]" is stuck at GND
    Warning (13410): Pin "channel_index[1][47]" is stuck at GND
    Warning (13410): Pin "channel_index[1][48]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][49]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][50]" is stuck at GND
    Warning (13410): Pin "channel_index[1][51]" is stuck at GND
    Warning (13410): Pin "channel_index[1][52]" is stuck at GND
    Warning (13410): Pin "channel_index[1][53]" is stuck at GND
    Warning (13410): Pin "channel_index[1][54]" is stuck at GND
    Warning (13410): Pin "channel_index[1][55]" is stuck at GND
    Warning (13410): Pin "channel_index[1][56]" is stuck at GND
    Warning (13410): Pin "channel_index[1][57]" is stuck at GND
    Warning (13410): Pin "channel_index[1][58]" is stuck at GND
    Warning (13410): Pin "channel_index[1][59]" is stuck at GND
    Warning (13410): Pin "channel_index[1][60]" is stuck at GND
    Warning (13410): Pin "channel_index[1][61]" is stuck at GND
    Warning (13410): Pin "channel_index[1][62]" is stuck at GND
    Warning (13410): Pin "channel_index[1][63]" is stuck at GND
    Warning (13410): Pin "channel_index[1][64]" is stuck at GND
    Warning (13410): Pin "channel_index[1][65]" is stuck at GND
    Warning (13410): Pin "channel_index[1][66]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][67]" is stuck at GND
    Warning (13410): Pin "channel_index[1][68]" is stuck at GND
    Warning (13410): Pin "channel_index[1][69]" is stuck at GND
    Warning (13410): Pin "channel_index[1][70]" is stuck at GND
    Warning (13410): Pin "channel_index[1][71]" is stuck at GND
    Warning (13410): Pin "channel_index[1][72]" is stuck at GND
    Warning (13410): Pin "channel_index[1][73]" is stuck at GND
    Warning (13410): Pin "channel_index[1][74]" is stuck at GND
    Warning (13410): Pin "channel_index[1][75]" is stuck at GND
    Warning (13410): Pin "channel_index[1][76]" is stuck at GND
    Warning (13410): Pin "channel_index[1][77]" is stuck at GND
    Warning (13410): Pin "channel_index[1][78]" is stuck at GND
    Warning (13410): Pin "channel_index[1][79]" is stuck at GND
    Warning (13410): Pin "channel_index[1][80]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][81]" is stuck at GND
    Warning (13410): Pin "channel_index[1][82]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][83]" is stuck at GND
    Warning (13410): Pin "channel_index[1][84]" is stuck at GND
    Warning (13410): Pin "channel_index[1][85]" is stuck at GND
    Warning (13410): Pin "channel_index[1][86]" is stuck at GND
    Warning (13410): Pin "channel_index[1][87]" is stuck at GND
    Warning (13410): Pin "channel_index[1][88]" is stuck at GND
    Warning (13410): Pin "channel_index[1][89]" is stuck at GND
    Warning (13410): Pin "channel_index[1][90]" is stuck at GND
    Warning (13410): Pin "channel_index[1][91]" is stuck at GND
    Warning (13410): Pin "channel_index[1][92]" is stuck at GND
    Warning (13410): Pin "channel_index[1][93]" is stuck at GND
    Warning (13410): Pin "channel_index[1][94]" is stuck at GND
    Warning (13410): Pin "channel_index[1][95]" is stuck at GND
    Warning (13410): Pin "channel_index[1][96]" is stuck at GND
    Warning (13410): Pin "channel_index[1][97]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][98]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][99]" is stuck at GND
    Warning (13410): Pin "channel_index[1][100]" is stuck at GND
    Warning (13410): Pin "channel_index[1][101]" is stuck at GND
    Warning (13410): Pin "channel_index[1][102]" is stuck at GND
    Warning (13410): Pin "channel_index[1][103]" is stuck at GND
    Warning (13410): Pin "channel_index[1][104]" is stuck at GND
    Warning (13410): Pin "channel_index[1][105]" is stuck at GND
    Warning (13410): Pin "channel_index[1][106]" is stuck at GND
    Warning (13410): Pin "channel_index[1][107]" is stuck at GND
    Warning (13410): Pin "channel_index[1][108]" is stuck at GND
    Warning (13410): Pin "channel_index[1][109]" is stuck at GND
    Warning (13410): Pin "channel_index[1][110]" is stuck at GND
    Warning (13410): Pin "channel_index[1][111]" is stuck at GND
    Warning (13410): Pin "channel_index[1][112]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][113]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][114]" is stuck at VCC
    Warning (13410): Pin "channel_index[1][115]" is stuck at GND
    Warning (13410): Pin "channel_index[1][116]" is stuck at GND
    Warning (13410): Pin "channel_index[1][117]" is stuck at GND
    Warning (13410): Pin "channel_index[1][118]" is stuck at GND
    Warning (13410): Pin "channel_index[1][119]" is stuck at GND
    Warning (13410): Pin "channel_index[1][120]" is stuck at GND
    Warning (13410): Pin "channel_index[1][121]" is stuck at GND
    Warning (13410): Pin "channel_index[1][122]" is stuck at GND
    Warning (13410): Pin "channel_index[1][123]" is stuck at GND
    Warning (13410): Pin "channel_index[1][124]" is stuck at GND
    Warning (13410): Pin "channel_index[1][125]" is stuck at GND
    Warning (13410): Pin "channel_index[1][126]" is stuck at GND
    Warning (13410): Pin "channel_index[1][127]" is stuck at GND
    Warning (13410): Pin "channel_index[0][0]" is stuck at GND
    Warning (13410): Pin "channel_index[0][1]" is stuck at GND
    Warning (13410): Pin "channel_index[0][2]" is stuck at GND
    Warning (13410): Pin "channel_index[0][3]" is stuck at GND
    Warning (13410): Pin "channel_index[0][4]" is stuck at GND
    Warning (13410): Pin "channel_index[0][5]" is stuck at GND
    Warning (13410): Pin "channel_index[0][6]" is stuck at GND
    Warning (13410): Pin "channel_index[0][7]" is stuck at GND
    Warning (13410): Pin "channel_index[0][8]" is stuck at GND
    Warning (13410): Pin "channel_index[0][9]" is stuck at GND
    Warning (13410): Pin "channel_index[0][10]" is stuck at GND
    Warning (13410): Pin "channel_index[0][11]" is stuck at GND
    Warning (13410): Pin "channel_index[0][12]" is stuck at GND
    Warning (13410): Pin "channel_index[0][13]" is stuck at GND
    Warning (13410): Pin "channel_index[0][14]" is stuck at GND
    Warning (13410): Pin "channel_index[0][15]" is stuck at GND
    Warning (13410): Pin "channel_index[0][16]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][17]" is stuck at GND
    Warning (13410): Pin "channel_index[0][18]" is stuck at GND
    Warning (13410): Pin "channel_index[0][19]" is stuck at GND
    Warning (13410): Pin "channel_index[0][20]" is stuck at GND
    Warning (13410): Pin "channel_index[0][21]" is stuck at GND
    Warning (13410): Pin "channel_index[0][22]" is stuck at GND
    Warning (13410): Pin "channel_index[0][23]" is stuck at GND
    Warning (13410): Pin "channel_index[0][24]" is stuck at GND
    Warning (13410): Pin "channel_index[0][25]" is stuck at GND
    Warning (13410): Pin "channel_index[0][26]" is stuck at GND
    Warning (13410): Pin "channel_index[0][27]" is stuck at GND
    Warning (13410): Pin "channel_index[0][28]" is stuck at GND
    Warning (13410): Pin "channel_index[0][29]" is stuck at GND
    Warning (13410): Pin "channel_index[0][30]" is stuck at GND
    Warning (13410): Pin "channel_index[0][31]" is stuck at GND
    Warning (13410): Pin "channel_index[0][32]" is stuck at GND
    Warning (13410): Pin "channel_index[0][33]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][34]" is stuck at GND
    Warning (13410): Pin "channel_index[0][35]" is stuck at GND
    Warning (13410): Pin "channel_index[0][36]" is stuck at GND
    Warning (13410): Pin "channel_index[0][37]" is stuck at GND
    Warning (13410): Pin "channel_index[0][38]" is stuck at GND
    Warning (13410): Pin "channel_index[0][39]" is stuck at GND
    Warning (13410): Pin "channel_index[0][40]" is stuck at GND
    Warning (13410): Pin "channel_index[0][41]" is stuck at GND
    Warning (13410): Pin "channel_index[0][42]" is stuck at GND
    Warning (13410): Pin "channel_index[0][43]" is stuck at GND
    Warning (13410): Pin "channel_index[0][44]" is stuck at GND
    Warning (13410): Pin "channel_index[0][45]" is stuck at GND
    Warning (13410): Pin "channel_index[0][46]" is stuck at GND
    Warning (13410): Pin "channel_index[0][47]" is stuck at GND
    Warning (13410): Pin "channel_index[0][48]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][49]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][50]" is stuck at GND
    Warning (13410): Pin "channel_index[0][51]" is stuck at GND
    Warning (13410): Pin "channel_index[0][52]" is stuck at GND
    Warning (13410): Pin "channel_index[0][53]" is stuck at GND
    Warning (13410): Pin "channel_index[0][54]" is stuck at GND
    Warning (13410): Pin "channel_index[0][55]" is stuck at GND
    Warning (13410): Pin "channel_index[0][56]" is stuck at GND
    Warning (13410): Pin "channel_index[0][57]" is stuck at GND
    Warning (13410): Pin "channel_index[0][58]" is stuck at GND
    Warning (13410): Pin "channel_index[0][59]" is stuck at GND
    Warning (13410): Pin "channel_index[0][60]" is stuck at GND
    Warning (13410): Pin "channel_index[0][61]" is stuck at GND
    Warning (13410): Pin "channel_index[0][62]" is stuck at GND
    Warning (13410): Pin "channel_index[0][63]" is stuck at GND
    Warning (13410): Pin "channel_index[0][64]" is stuck at GND
    Warning (13410): Pin "channel_index[0][65]" is stuck at GND
    Warning (13410): Pin "channel_index[0][66]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][67]" is stuck at GND
    Warning (13410): Pin "channel_index[0][68]" is stuck at GND
    Warning (13410): Pin "channel_index[0][69]" is stuck at GND
    Warning (13410): Pin "channel_index[0][70]" is stuck at GND
    Warning (13410): Pin "channel_index[0][71]" is stuck at GND
    Warning (13410): Pin "channel_index[0][72]" is stuck at GND
    Warning (13410): Pin "channel_index[0][73]" is stuck at GND
    Warning (13410): Pin "channel_index[0][74]" is stuck at GND
    Warning (13410): Pin "channel_index[0][75]" is stuck at GND
    Warning (13410): Pin "channel_index[0][76]" is stuck at GND
    Warning (13410): Pin "channel_index[0][77]" is stuck at GND
    Warning (13410): Pin "channel_index[0][78]" is stuck at GND
    Warning (13410): Pin "channel_index[0][79]" is stuck at GND
    Warning (13410): Pin "channel_index[0][80]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][81]" is stuck at GND
    Warning (13410): Pin "channel_index[0][82]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][83]" is stuck at GND
    Warning (13410): Pin "channel_index[0][84]" is stuck at GND
    Warning (13410): Pin "channel_index[0][85]" is stuck at GND
    Warning (13410): Pin "channel_index[0][86]" is stuck at GND
    Warning (13410): Pin "channel_index[0][87]" is stuck at GND
    Warning (13410): Pin "channel_index[0][88]" is stuck at GND
    Warning (13410): Pin "channel_index[0][89]" is stuck at GND
    Warning (13410): Pin "channel_index[0][90]" is stuck at GND
    Warning (13410): Pin "channel_index[0][91]" is stuck at GND
    Warning (13410): Pin "channel_index[0][92]" is stuck at GND
    Warning (13410): Pin "channel_index[0][93]" is stuck at GND
    Warning (13410): Pin "channel_index[0][94]" is stuck at GND
    Warning (13410): Pin "channel_index[0][95]" is stuck at GND
    Warning (13410): Pin "channel_index[0][96]" is stuck at GND
    Warning (13410): Pin "channel_index[0][97]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][98]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][99]" is stuck at GND
    Warning (13410): Pin "channel_index[0][100]" is stuck at GND
    Warning (13410): Pin "channel_index[0][101]" is stuck at GND
    Warning (13410): Pin "channel_index[0][102]" is stuck at GND
    Warning (13410): Pin "channel_index[0][103]" is stuck at GND
    Warning (13410): Pin "channel_index[0][104]" is stuck at GND
    Warning (13410): Pin "channel_index[0][105]" is stuck at GND
    Warning (13410): Pin "channel_index[0][106]" is stuck at GND
    Warning (13410): Pin "channel_index[0][107]" is stuck at GND
    Warning (13410): Pin "channel_index[0][108]" is stuck at GND
    Warning (13410): Pin "channel_index[0][109]" is stuck at GND
    Warning (13410): Pin "channel_index[0][110]" is stuck at GND
    Warning (13410): Pin "channel_index[0][111]" is stuck at GND
    Warning (13410): Pin "channel_index[0][112]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][113]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][114]" is stuck at VCC
    Warning (13410): Pin "channel_index[0][115]" is stuck at GND
    Warning (13410): Pin "channel_index[0][116]" is stuck at GND
    Warning (13410): Pin "channel_index[0][117]" is stuck at GND
    Warning (13410): Pin "channel_index[0][118]" is stuck at GND
    Warning (13410): Pin "channel_index[0][119]" is stuck at GND
    Warning (13410): Pin "channel_index[0][120]" is stuck at GND
    Warning (13410): Pin "channel_index[0][121]" is stuck at GND
    Warning (13410): Pin "channel_index[0][122]" is stuck at GND
    Warning (13410): Pin "channel_index[0][123]" is stuck at GND
    Warning (13410): Pin "channel_index[0][124]" is stuck at GND
    Warning (13410): Pin "channel_index[0][125]" is stuck at GND
    Warning (13410): Pin "channel_index[0][126]" is stuck at GND
    Warning (13410): Pin "channel_index[0][127]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][7][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][7][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][7][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][6][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][6][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][6][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][5][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][5][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][5][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][4][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][4][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][4][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][3][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][3][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][3][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][2][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][2][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][2][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][1][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[1][1][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][1][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][0][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][0][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[1][0][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][7][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][7][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][7][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][6][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][6][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][6][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][5][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][5][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][5][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][4][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][4][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][4][2]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][3][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][3][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][3][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][2][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][2][1]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][2][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][1][0]" is stuck at VCC
    Warning (13410): Pin "ramp_plus1_accumulator[0][1][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][1][2]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][0][0]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][0][1]" is stuck at GND
    Warning (13410): Pin "ramp_plus1_accumulator[0][0][2]" is stuck at GND
Info: 1728 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[7].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[6].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[5].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "multiple_parallel_advanced_dds:per_test_channel[1].multiple_parallel_advanced_dds_inst|sincos_w_block_ram_megacore:generate_parallel_oscillators[4].sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 9276 device resources after synthesis - the final resource count might be different
    Info: Implemented 40 input pins
    Info: Implemented 1728 output pins
    Info: Implemented 6864 logic cells
    Info: Implemented 532 RAM segments
    Info: Implemented 112 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 755 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Sat Apr 20 21:43:02 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:25


