$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # cin $end
  $var wire 1 $ a $end
  $var wire 1 % b $end
  $var wire 1 & s $end
  $var wire 1 ' cout $end
  $scope module fullAdder $end
   $var wire 1 # cin $end
   $var wire 1 $ a $end
   $var wire 1 % b $end
   $var wire 1 & s $end
   $var wire 1 ' cout $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#1
1#
1&
#2
0#
1%
#3
1#
0&
1'
#4
0#
1$
0%
1&
0'
#5
1#
0&
1'
#6
0#
1%
#7
1#
1&
