* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 28 2024 17:12:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n31
T_17_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_4/in_3

T_17_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_0/in_3

End 

Net : n13
T_16_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_3

End 

Net : n30
T_17_21_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipCount_7
T_17_21_wire_logic_cluster/lc_4/out
T_18_21_sp12_h_l_0
T_18_21_lc_trk_g0_3
T_18_21_input_2_7
T_18_21_wire_logic_cluster/lc_7/in_2

T_17_21_wire_logic_cluster/lc_4/out
T_18_21_sp12_h_l_0
T_21_21_lc_trk_g0_0
T_21_21_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : n22_adj_1620
T_18_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_7/in_0

End 

Net : n16602
T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : n12047
T_19_15_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_47
T_17_18_sp4_h_l_3
T_21_18_sp4_h_l_6
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_0/cen

T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_20_17_sp4_h_l_6
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_4/cen

T_19_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_47
T_17_18_sp4_h_l_3
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

T_19_15_wire_logic_cluster/lc_7/out
T_19_10_sp12_v_t_22
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_6/cen

T_19_15_wire_logic_cluster/lc_7/out
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_5/cen

T_19_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_47
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_19_15_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_47
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_1/cen

End 

Net : n20_adj_1610
T_20_14_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g0_6
T_19_15_wire_logic_cluster/lc_7/in_3

End 

Net : comm_data_vld
T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_1/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_3/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_41
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_3/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_23_13_sp4_v_t_36
T_22_14_lc_trk_g2_4
T_22_14_wire_logic_cluster/lc_3/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_41
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_6/in_0

T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_5/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_23_13_sp4_v_t_36
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_7/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_23_9_sp4_v_t_39
T_22_11_lc_trk_g0_2
T_22_11_wire_logic_cluster/lc_5/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_8
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_1/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_37
T_20_15_sp4_h_l_6
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_37
T_20_15_sp4_h_l_6
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_2/in_3

End 

Net : n20596
T_19_13_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_5/in_3

T_19_13_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_45
T_18_15_lc_trk_g2_0
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

End 

Net : n14773
T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_20_16_sp4_h_l_0
T_16_16_sp4_h_l_8
T_19_16_sp4_v_t_36
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_18_16_sp4_v_t_40
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_16_sp4_v_t_41
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_43
T_20_16_sp4_h_l_0
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_21_17_sp4_h_l_4
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_5/s_r

End 

Net : n21092_cascade_
T_20_14_wire_logic_cluster/lc_5/ltout
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_dtrig_i
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : iac_raw_buf_N_737
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_7
T_16_18_sp4_v_t_42
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_7
T_21_18_sp4_h_l_3
T_20_18_sp4_v_t_38
T_19_19_lc_trk_g2_6
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_2/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_7
T_16_14_sp4_v_t_37
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_7
T_16_18_sp4_v_t_42
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_7/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_3/in_3

End 

Net : n19383
T_16_24_wire_logic_cluster/lc_5/cout
T_16_24_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_dtrig_v
T_17_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : n19382
T_16_24_wire_logic_cluster/lc_4/cout
T_16_24_wire_logic_cluster/lc_5/in_3

Net : n16_adj_1623
T_20_19_wire_logic_cluster/lc_2/out
T_18_19_sp4_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_20_19_wire_logic_cluster/lc_2/out
T_18_19_sp4_h_l_1
T_17_19_sp4_v_t_42
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_18_19_sp4_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_2/in_0

End 

Net : n30_adj_1641
T_20_20_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g1_4
T_20_19_wire_logic_cluster/lc_2/in_3

End 

Net : req_data_cnt_11
T_18_21_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

T_18_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_36
T_19_22_sp4_h_l_7
T_20_22_lc_trk_g3_7
T_20_22_input_2_2
T_20_22_wire_logic_cluster/lc_2/in_2

T_18_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : n23
T_19_21_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_4/in_0

End 

Net : n20568_cascade_
T_16_19_wire_logic_cluster/lc_3/ltout
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1569
T_17_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_1
T_16_15_sp4_v_t_43
T_16_19_lc_trk_g1_6
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : n19381
T_16_24_wire_logic_cluster/lc_3/cout
T_16_24_wire_logic_cluster/lc_4/in_3

Net : acadc_skipCount_12
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_16_21_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_36
T_17_20_sp4_h_l_6
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_2/in_3

End 

Net : n21
T_16_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_7/in_1

End 

Net : acadc_skipCount_2
T_19_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_18_21_sp4_h_l_0
T_21_17_sp4_v_t_43
T_21_18_lc_trk_g3_3
T_21_18_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : n19380
T_16_24_wire_logic_cluster/lc_2/cout
T_16_24_wire_logic_cluster/lc_3/in_3

Net : acadc_skipCount_10
T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_5
T_13_17_sp4_v_t_47
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : n23_adj_1624
T_16_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipCount_11
T_16_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g2_5
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_16_21_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_39
T_17_23_sp4_h_l_8
T_19_23_lc_trk_g2_5
T_19_23_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g2_5
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : n20621
T_19_13_wire_logic_cluster/lc_1/out
T_18_13_sp4_h_l_10
T_17_9_sp4_v_t_47
T_16_12_lc_trk_g3_7
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_6/in_1

End 

Net : n19006_cascade_
T_16_12_wire_logic_cluster/lc_6/ltout
T_16_12_wire_logic_cluster/lc_7/in_2

End 

Net : n12_adj_1639
T_16_12_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g3_7
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : n14794
T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_18_14_sp4_h_l_9
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

End 

Net : n12194_cascade_
T_17_13_wire_logic_cluster/lc_6/ltout
T_17_13_wire_logic_cluster/lc_7/in_2

End 

Net : n14801
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_sp4_v_t_44
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_sp4_v_t_44
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_sp4_v_t_44
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g0_4
T_16_11_wire_logic_cluster/lc_5/s_r

End 

Net : n19006
T_16_12_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : n12_adj_1615_cascade_
T_16_11_wire_logic_cluster/lc_0/ltout
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : n12236_cascade_
T_16_11_wire_logic_cluster/lc_1/ltout
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : n19379
T_16_24_wire_logic_cluster/lc_1/cout
T_16_24_wire_logic_cluster/lc_2/in_3

Net : acadc_skipCount_14
T_15_22_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_16_10_sp12_v_t_22
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_input_2_7
T_15_22_wire_logic_cluster/lc_7/in_2

End 

Net : n18_adj_1611
T_18_21_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_skipCount_4
T_21_20_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_38
T_18_21_sp4_h_l_8
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_18_sp4_v_t_43
T_18_18_sp4_h_l_0
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_7/in_3

End 

Net : n19378
T_16_24_wire_logic_cluster/lc_0/cout
T_16_24_wire_logic_cluster/lc_1/in_3

Net : n21_adj_1521
T_19_21_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_4/in_1

End 

Net : req_data_cnt_12
T_18_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_42
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_7/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : req_data_cnt_14
T_18_22_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_3/in_0

End 

Net : req_data_cnt_15
T_21_19_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_4/in_1

T_21_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_44
T_18_16_sp4_h_l_3
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g1_2
T_21_19_wire_logic_cluster/lc_2/in_3

End 

Net : req_data_cnt_10
T_18_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_5/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_37
T_18_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_4/in_3

End 

Net : n24
T_21_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_4/in_3

End 

Net : n17_adj_1612
T_16_21_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_7/in_1

End 

Net : acadc_skipCount_6
T_17_21_wire_logic_cluster/lc_2/out
T_12_21_sp12_h_l_0
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_45
T_18_14_sp4_v_t_46
T_18_16_lc_trk_g2_3
T_18_16_input_2_7
T_18_16_wire_logic_cluster/lc_7/in_2

T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_12_18_0_
T_16_24_wire_logic_cluster/carry_in_mux/cout
T_16_24_wire_logic_cluster/lc_0/in_3

Net : n16_adj_1599
T_18_15_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_6/in_3

End 

Net : n12110_cascade_
T_17_14_wire_logic_cluster/lc_6/ltout
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : n21102_cascade_
T_18_15_wire_logic_cluster/lc_6/ltout
T_18_15_wire_logic_cluster/lc_7/in_2

End 

Net : n14780
T_17_14_wire_logic_cluster/lc_7/out
T_15_14_sp4_h_l_11
T_18_10_sp4_v_t_40
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_15_14_sp4_h_l_11
T_18_10_sp4_v_t_40
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_15_13_sp4_h_l_4
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_5/s_r

End 

Net : req_data_cnt_9
T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_7/in_3

T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_5/in_0

End 

Net : n16594_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : n19368
T_19_20_wire_logic_cluster/lc_6/cout
T_19_20_wire_logic_cluster/lc_7/in_3

End 

Net : n13473
T_17_18_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_39
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_42
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_17_18_wire_logic_cluster/lc_5/out
T_16_18_sp4_h_l_2
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

End 

Net : tacadc_rst
T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_36
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_6/in_3

End 

Net : n14663
T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_18_sp4_v_t_41
T_16_18_sp4_h_l_4
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_18_sp4_v_t_41
T_16_18_sp4_h_l_4
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_17_19_sp4_h_l_0
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_14_sp12_v_t_23
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/s_r

End 

Net : acadc_rst_cascade_
T_17_18_wire_logic_cluster/lc_4/ltout
T_17_18_wire_logic_cluster/lc_5/in_2

End 

Net : n14766
T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_11
T_20_11_sp4_v_t_41
T_17_15_sp4_h_l_9
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_20_14_sp4_h_l_5
T_19_14_sp4_v_t_40
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_11
T_20_7_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_11
T_20_7_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp4_h_l_11
T_20_7_sp4_v_t_40
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_47
T_17_10_sp4_h_l_4
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_20_14_sp4_h_l_5
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_19_6_sp12_v_t_22
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

End 

Net : n25_adj_1619_cascade_
T_19_13_wire_logic_cluster/lc_2/ltout
T_19_13_wire_logic_cluster/lc_3/in_2

End 

Net : n20621_cascade_
T_19_13_wire_logic_cluster/lc_1/ltout
T_19_13_wire_logic_cluster/lc_2/in_2

End 

Net : n4_adj_1616
T_19_13_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_7/in_3

End 

Net : auxmode
T_17_17_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_4/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_17_10_sp4_v_t_46
T_17_6_sp4_v_t_46
T_16_7_lc_trk_g3_6
T_16_7_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_17_10_sp4_v_t_46
T_14_10_sp4_h_l_5
T_13_6_sp4_v_t_40
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_6/in_3

End 

Net : n11977
T_20_12_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_7/out
T_18_12_sp12_h_l_1
T_17_12_sp12_v_t_22
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_7_sp12_v_t_22
T_20_14_sp4_v_t_38
T_19_18_lc_trk_g1_3
T_19_18_wire_logic_cluster/lc_3/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_sp4_h_l_3
T_19_8_sp4_v_t_38
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_1/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_sp4_h_l_3
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

T_20_12_wire_logic_cluster/lc_7/out
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_0/cen

End 

Net : n29_adj_1635_cascade_
T_20_19_wire_logic_cluster/lc_1/ltout
T_20_19_wire_logic_cluster/lc_2/in_2

End 

Net : n17
T_21_17_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_1/in_0

End 

Net : req_data_cnt_0
T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_input_2_4
T_21_17_wire_logic_cluster/lc_4/in_2

T_21_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_3
T_19_17_lc_trk_g0_6
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : req_data_cnt_5
T_21_20_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_37
T_21_19_lc_trk_g1_0
T_21_19_input_2_7
T_21_19_wire_logic_cluster/lc_7/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_20_20_sp4_v_t_42
T_20_16_sp4_v_t_38
T_20_18_lc_trk_g3_3
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_sp4_h_l_1
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_6/in_3

End 

Net : n20_adj_1596
T_21_19_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipCount_1
T_18_19_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_47
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_47
T_19_17_sp4_h_l_10
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_1/in_3

End 

Net : n19367
T_19_20_wire_logic_cluster/lc_5/cout
T_19_20_wire_logic_cluster/lc_6/in_3

Net : req_data_cnt_7
T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_20_20_lc_trk_g0_1
T_20_20_input_2_3
T_20_20_wire_logic_cluster/lc_3/in_2

T_21_20_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_3/in_3

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_2/in_3

End 

Net : n22_adj_1568_cascade_
T_20_20_wire_logic_cluster/lc_3/ltout
T_20_20_wire_logic_cluster/lc_4/in_2

End 

Net : acadc_skipCount_13
T_18_19_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_7
T_15_19_sp4_v_t_36
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : n26_adj_1640_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : n14
T_18_20_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_6/in_3

End 

Net : n12194
T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

T_17_13_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_36
T_18_14_sp4_h_l_7
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_3/cen

End 

Net : req_data_cnt_6
T_21_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_4/in_3

T_21_17_wire_logic_cluster/lc_7/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_7/in_0

End 

Net : n12236
T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_15_11_sp4_v_t_42
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_7
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_7/cen

End 

Net : req_data_cnt_4
T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_4
T_21_19_lc_trk_g2_1
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_17_18_sp4_h_l_9
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_6/in_3

End 

Net : n24_adj_1537_cascade_
T_17_21_wire_logic_cluster/lc_6/ltout
T_17_21_wire_logic_cluster/lc_7/in_2

End 

Net : acadc_skipCount_15
T_18_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g3_5
T_17_21_input_2_6
T_17_21_wire_logic_cluster/lc_6/in_2

T_18_21_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_39
T_19_19_sp4_h_l_2
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_6/in_3

T_18_21_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_39
T_18_21_lc_trk_g3_2
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

End 

Net : n18
T_21_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : n19366
T_19_20_wire_logic_cluster/lc_4/cout
T_19_20_wire_logic_cluster/lc_5/in_3

Net : n19376
T_16_23_wire_logic_cluster/lc_6/cout
T_16_23_wire_logic_cluster/lc_7/in_3

Net : acadc_skipCount_9
T_17_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_18_22_sp4_h_l_11
T_20_22_lc_trk_g3_6
T_20_22_wire_logic_cluster/lc_0/in_3

T_17_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_3/in_0

End 

Net : n21099_cascade_
T_17_19_wire_logic_cluster/lc_2/ltout
T_17_19_wire_logic_cluster/lc_3/in_2

End 

Net : iac_raw_buf_N_735
T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_4
T_26_14_sp4_v_t_41
T_26_10_sp4_v_t_41
T_26_6_sp4_v_t_41
T_25_8_lc_trk_g0_4
T_25_8_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_4
T_26_14_sp4_v_t_41
T_26_10_sp4_v_t_41
T_25_12_lc_trk_g0_4
T_25_12_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_26_22_sp4_v_t_41
T_25_24_lc_trk_g0_4
T_25_24_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_22_14_sp4_v_t_45
T_22_10_sp4_v_t_41
T_23_10_sp4_h_l_9
T_25_10_lc_trk_g2_4
T_25_10_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_22_18_sp4_v_t_36
T_22_22_sp4_v_t_36
T_23_26_sp4_h_l_1
T_25_26_lc_trk_g2_4
T_25_26_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_10
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_36
T_8_8_lc_trk_g2_4
T_8_8_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_4
T_26_14_sp4_v_t_41
T_25_16_lc_trk_g0_4
T_25_16_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_4
T_26_18_sp4_v_t_41
T_25_20_lc_trk_g0_4
T_25_20_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_22_14_sp4_v_t_45
T_23_14_sp4_h_l_1
T_25_14_lc_trk_g2_4
T_25_14_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_22_18_sp4_v_t_36
T_23_22_sp4_h_l_1
T_25_22_lc_trk_g2_4
T_25_22_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_10
T_10_13_sp4_h_l_1
T_9_9_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_bram/ram/WE

T_17_17_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_45
T_19_18_sp4_h_l_8
T_23_18_sp4_h_l_8
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

End 

Net : n19365
T_19_20_wire_logic_cluster/lc_3/cout
T_19_20_wire_logic_cluster/lc_4/in_3

Net : n19375
T_16_23_wire_logic_cluster/lc_5/cout
T_16_23_wire_logic_cluster/lc_6/in_3

Net : n1272
T_21_13_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_1614
T_21_14_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g0_7
T_21_13_wire_logic_cluster/lc_6/in_3

End 

Net : n20551_cascade_
T_21_13_wire_logic_cluster/lc_6/ltout
T_21_13_wire_logic_cluster/lc_7/in_2

End 

Net : n20575
T_21_13_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_43
T_18_15_sp4_h_l_6
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_0/cen

End 

Net : acadc_rst
T_17_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_2/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_10_sp12_v_t_23
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_10_sp12_v_t_23
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_0/in_0

T_17_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_0/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_37
T_14_20_sp4_h_l_0
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_17_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_37
T_14_20_sp4_h_l_0
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_17_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_17_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_37
T_14_20_sp4_h_l_0
T_13_20_sp4_v_t_43
T_13_24_sp4_v_t_39
T_13_26_lc_trk_g3_2
T_13_26_wire_logic_cluster/lc_2/in_3

End 

Net : n12110
T_17_14_wire_logic_cluster/lc_6/out
T_15_14_sp4_h_l_9
T_18_10_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_17_14_wire_logic_cluster/lc_6/out
T_15_14_sp4_h_l_9
T_18_10_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_6/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/cen

End 

Net : acadc_skipCount_5
T_16_21_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_39
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_39
T_18_18_sp4_h_l_7
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g0_7
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : n20_adj_1617_cascade_
T_17_20_wire_logic_cluster/lc_5/ltout
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : n20573
T_21_13_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_0/cen

End 

Net : n20551
T_21_13_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g3_6
T_21_13_wire_logic_cluster/lc_2/in_3

End 

Net : n19364
T_19_20_wire_logic_cluster/lc_2/cout
T_19_20_wire_logic_cluster/lc_3/in_3

Net : req_data_cnt_3
T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_7/in_3

T_21_19_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_8
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_1/in_1

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_5/in_3

End 

Net : n19374
T_16_23_wire_logic_cluster/lc_4/cout
T_16_23_wire_logic_cluster/lc_5/in_3

Net : acadc_skipCount_0
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_39
T_17_17_sp4_h_l_7
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_0/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_1/in_0

End 

Net : req_data_cnt_2
T_20_19_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_3/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_7/in_3

End 

Net : req_data_cnt_1
T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_3/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_42
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_2/in_3

T_21_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_1/in_3

End 

Net : n16602_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : n20697
T_20_15_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : n19363
T_19_20_wire_logic_cluster/lc_1/cout
T_19_20_wire_logic_cluster/lc_2/in_3

Net : n19373
T_16_23_wire_logic_cluster/lc_3/cout
T_16_23_wire_logic_cluster/lc_4/in_3

Net : n20646
T_13_18_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_44
T_14_15_sp4_h_l_9
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_6/in_3

End 

Net : n8828
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_18_17_sp4_v_t_46
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_11_21_sp4_h_l_2
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_18_17_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_19_21_sp4_h_l_2
T_19_21_lc_trk_g1_7
T_19_21_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_11
T_18_17_sp4_v_t_46
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_2/in_0

End 

Net : comm_cmd_5
T_14_17_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : n8_adj_1567
T_18_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_3
T_19_19_sp4_v_t_38
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_3/in_1

End 

Net : n11354
T_14_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_37
T_15_17_sp4_h_l_0
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : data_index_9_N_216_1
T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1
T_25_7_upADDR_1
T_25_7_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_13_21_sp12_h_l_1
T_12_9_sp12_v_t_22
T_0_9_span12_horz_1
T_8_9_lc_trk_g1_1
T_8_9_input0_6
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_13_21_sp12_h_l_1
T_12_9_sp12_v_t_22
T_0_9_span12_horz_1
T_8_9_lc_trk_g1_1
T_8_9_input0_6
T_8_9_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_sp4_h_l_11
T_22_21_sp4_v_t_46
T_23_25_sp4_h_l_5
T_25_25_lc_trk_g2_0
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

End 

Net : comm_cmd_4
T_14_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : n12_adj_1602
T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_4/in_3

End 

Net : n21116_cascade_
T_18_13_wire_logic_cluster/lc_6/ltout
T_18_13_wire_logic_cluster/lc_7/in_2

End 

Net : n12152
T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_sp4_h_l_0
T_19_9_sp4_v_t_43
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_1/cen

End 

Net : comm_cmd_6
T_14_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_7/in_1

End 

Net : n19362
T_19_20_wire_logic_cluster/lc_0/cout
T_19_20_wire_logic_cluster/lc_1/in_3

Net : bfn_10_15_0_
T_14_21_wire_logic_cluster/carry_in_mux/cout
T_14_21_wire_logic_cluster/lc_0/in_3

Net : n10614
T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_14_21_lc_trk_g2_2
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_15_19_sp4_h_l_6
T_14_19_sp4_v_t_37
T_14_21_lc_trk_g3_0
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

T_14_19_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_47
T_16_20_sp4_h_l_10
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_2/in_3

End 

Net : comm_cmd_1
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_19_18_lc_trk_g1_2
T_19_18_input_2_7
T_19_18_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_sp4_v_t_39
T_20_23_lc_trk_g0_7
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_2
T_12_16_sp4_v_t_39
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_12_14_sp4_v_t_47
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_22_21_sp4_h_l_6
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_11_20_sp4_h_l_4
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_11_20_sp4_h_l_4
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_14_21_sp4_h_l_3
T_13_21_lc_trk_g0_3
T_13_21_input_2_3
T_13_21_wire_logic_cluster/lc_3/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_17_22_sp4_h_l_10
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_22_sp4_h_l_3
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_sp4_v_t_39
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_12_14_sp4_v_t_47
T_12_10_sp4_v_t_36
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_sp4_v_t_39
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_12_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_21_17_sp4_v_t_44
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_13_16_sp4_h_l_2
T_12_16_sp4_v_t_39
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_13_sp12_v_t_22
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_sp4_v_t_39
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_12_sp4_v_t_47
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_10_sp4_v_t_36
T_17_10_sp4_h_l_6
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_19_18_lc_trk_g1_2
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_14_16_sp4_v_t_41
T_14_20_sp4_v_t_41
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_10_sp4_v_t_47
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_6
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_17_12_sp4_h_l_2
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_42
T_13_13_sp4_h_l_1
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_12_sp4_v_t_39
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_10_sp4_v_t_36
T_17_10_sp4_h_l_6
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_6
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_6
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_42
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_20_14_sp4_v_t_42
T_20_18_lc_trk_g1_7
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_19_18_lc_trk_g2_4
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_21_17_sp4_v_t_44
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_12_sp4_v_t_39
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_10_sp4_v_t_36
T_17_10_sp4_h_l_6
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_6
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_17_12_sp4_h_l_2
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_20_sp4_v_t_39
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_39
T_17_12_sp4_h_l_2
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_20_12_sp4_v_t_39
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_16_sp4_h_l_2
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_17_17_sp4_v_t_44
T_18_21_sp4_h_l_3
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_1/in_0

End 

Net : n7_adj_1554
T_14_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_7/in_0

End 

Net : data_index_9_N_216_8
T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8
T_25_7_upADDR_8
T_25_7_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_15_9_sp12_v_t_23
T_4_9_sp12_h_l_0
T_8_9_lc_trk_g0_3
T_8_9_input2_7
T_8_9_wire_bram/ram/RADDR_8
T_8_7_upADDR_8
T_8_7_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

T_13_21_wire_logic_cluster/lc_6/out
T_4_21_sp12_h_l_0
T_15_9_sp12_v_t_23
T_4_9_sp12_h_l_0
T_8_9_lc_trk_g0_3
T_8_9_input2_7
T_8_9_wire_bram/ram/RADDR_8

End 

Net : comm_cmd_2
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_12_4_sp12_v_t_23
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_12_4_sp12_v_t_23
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_41
T_17_22_sp4_h_l_4
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_41
T_13_22_sp4_h_l_4
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_16_sp4_v_t_39
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_12_4_sp12_v_t_23
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_21_18_sp4_h_l_8
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_12_sp4_v_t_45
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_12_4_sp12_v_t_23
T_12_9_lc_trk_g2_7
T_12_9_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_45
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_14_12_sp4_v_t_45
T_14_8_sp4_v_t_45
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_41
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_37
T_16_8_sp4_v_t_37
T_15_9_lc_trk_g2_5
T_15_9_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_10_sp4_v_t_41
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_14_sp4_v_t_38
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_39
T_18_8_sp4_v_t_40
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_18_18_lc_trk_g0_4
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_21_18_sp4_h_l_8
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_39
T_18_8_sp4_v_t_40
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_18_16_sp4_v_t_36
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g1_7
T_20_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_39
T_18_8_sp4_v_t_40
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_12_sp12_v_t_23
T_17_12_sp12_h_l_0
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_17_lc_trk_g0_7
T_20_17_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_21_18_sp4_h_l_8
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_20_14_sp4_v_t_39
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_20_22_lc_trk_g1_2
T_20_22_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_39
T_17_14_lc_trk_g1_2
T_17_14_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_14_sp4_h_l_1
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_13_16_sp12_h_l_0
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_44
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_0/in_0

End 

Net : n10733
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_38
T_13_19_sp4_h_l_3
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_38
T_13_19_sp4_h_l_3
T_12_19_sp4_v_t_38
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipCount_3
T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_42
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_3

T_17_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : n19372
T_16_23_wire_logic_cluster/lc_2/cout
T_16_23_wire_logic_cluster/lc_3/in_3

Net : comm_cmd_0
T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_3/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_19_lc_trk_g2_4
T_14_19_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_9
T_23_12_sp4_v_t_44
T_23_8_sp4_v_t_40
T_24_8_sp4_h_l_10
T_24_8_lc_trk_g0_7
T_24_8_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_19_sp4_h_l_2
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_3
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_21_9_sp4_h_l_6
T_21_9_lc_trk_g1_3
T_21_9_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_12_16_sp4_h_l_1
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_12_16_sp4_h_l_4
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_sp4_v_t_36
T_16_24_sp4_h_l_1
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_9
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_3
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_11_sp4_v_t_40
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_19_sp4_h_l_2
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_5_10_sp12_h_l_0
T_12_10_lc_trk_g0_0
T_12_10_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_40
T_13_23_sp4_h_l_10
T_13_23_lc_trk_g0_7
T_13_23_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_9
T_23_16_sp4_v_t_39
T_22_20_lc_trk_g1_2
T_22_20_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_16_lc_trk_g3_4
T_19_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_21_19_sp4_h_l_0
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_sp4_v_t_44
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_13_sp4_h_l_6
T_20_9_sp4_v_t_43
T_20_5_sp4_v_t_39
T_20_8_lc_trk_g0_7
T_20_8_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_9
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_17_sp4_v_t_43
T_21_21_sp4_h_l_6
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_40
T_17_23_sp4_h_l_11
T_17_23_lc_trk_g0_6
T_17_23_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_17_22_sp12_h_l_0
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_12_16_sp4_h_l_4
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_9
T_12_18_sp4_v_t_38
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_12_20_sp4_h_l_1
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_17_22_sp12_h_l_0
T_17_22_lc_trk_g0_3
T_17_22_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_3
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_17_sp4_v_t_43
T_21_21_sp4_h_l_6
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_40
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_16_sp4_v_t_43
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_9
T_23_16_sp4_v_t_39
T_24_20_sp4_h_l_8
T_24_20_lc_trk_g1_5
T_24_20_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_20_16_sp4_h_l_9
T_23_16_sp4_v_t_39
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_9
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_13_15_sp4_h_l_3
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_13_9_sp4_h_l_4
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_11_sp4_v_t_40
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_17_22_sp12_h_l_0
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_9_sp4_v_t_41
T_13_9_sp4_h_l_10
T_13_9_lc_trk_g0_7
T_13_9_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_17_10_sp12_h_l_0
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_21_19_sp4_h_l_0
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_11_sp4_v_t_40
T_16_7_sp4_v_t_36
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_19_17_lc_trk_g3_4
T_19_17_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_10_sp4_v_t_37
T_13_10_sp4_h_l_0
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_21_17_sp4_h_l_1
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_13_18_sp4_h_l_9
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_11_sp4_v_t_40
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_16_10_sp4_v_t_37
T_15_11_lc_trk_g2_5
T_15_11_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_41
T_17_18_sp4_h_l_10
T_21_18_sp4_h_l_1
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_20_11_sp4_v_t_40
T_19_12_lc_trk_g3_0
T_19_12_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_16_sp4_v_t_43
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_44
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_37
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_17_sp4_v_t_43
T_21_21_sp4_h_l_6
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_17_sp4_v_t_43
T_21_21_sp4_h_l_6
T_21_21_lc_trk_g0_3
T_21_21_input_2_5
T_21_21_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_9
T_20_19_sp4_v_t_39
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_6/in_0

End 

Net : data_index_9_N_216_9
T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9
T_25_7_upADDR_9
T_25_7_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_12_13_sp12_v_t_23
T_12_13_sp4_v_t_45
T_12_9_sp4_v_t_45
T_9_9_sp4_h_l_8
T_8_9_lc_trk_g0_0
T_8_9_input2_6
T_8_9_wire_bram/ram/RADDR_9
T_8_7_upADDR_9
T_8_7_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_12_13_sp12_v_t_23
T_12_13_sp4_v_t_45
T_12_9_sp4_v_t_45
T_9_9_sp4_h_l_8
T_8_9_lc_trk_g0_0
T_8_9_input2_6
T_8_9_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9

T_14_25_wire_logic_cluster/lc_6/out
T_13_25_sp12_h_l_0
T_25_25_sp12_h_l_0
T_25_25_lc_trk_g1_3
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9

End 

Net : n7_adj_1552
T_14_21_wire_logic_cluster/lc_1/out
T_14_18_sp12_v_t_22
T_14_25_lc_trk_g3_2
T_14_25_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : n19392
T_14_21_wire_logic_cluster/lc_0/cout
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : n7_adj_1558
T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp4_h_l_4
T_17_20_sp4_h_l_4
T_20_16_sp4_v_t_47
T_20_20_sp4_v_t_47
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_sp4_h_l_4
T_17_20_sp4_h_l_4
T_20_16_sp4_v_t_47
T_20_20_sp4_v_t_47
T_19_21_lc_trk_g3_7
T_19_21_input_2_6
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : data_index_9_N_216_6
T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6
T_25_7_upADDR_6
T_25_7_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_13_9_sp12_v_t_23
T_2_9_sp12_h_l_0
T_8_9_lc_trk_g0_7
T_8_9_input0_1
T_8_9_wire_bram/ram/RADDR_6
T_8_7_upADDR_6
T_8_7_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_13_9_sp12_v_t_23
T_2_9_sp12_h_l_0
T_8_9_lc_trk_g0_7
T_8_9_input0_1
T_8_9_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6

T_19_21_wire_logic_cluster/lc_2/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

End 

Net : n19389
T_14_20_wire_logic_cluster/lc_5/cout
T_14_20_wire_logic_cluster/lc_6/in_3

Net : n14687
T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_17_23_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

End 

Net : n11670
T_17_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_5/in_3

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_47
T_17_22_sp4_v_t_43
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_2/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_14_24_sp4_h_l_7
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_17_22_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_39
T_16_22_lc_trk_g0_2
T_16_22_wire_logic_cluster/lc_3/cen

End 

Net : n22061
T_20_20_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_37
T_21_16_sp4_h_l_5
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_0/in_3

End 

Net : n22058
T_21_21_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_0/in_3

End 

Net : n20810_cascade_
T_21_21_wire_logic_cluster/lc_1/ltout
T_21_21_wire_logic_cluster/lc_2/in_2

End 

Net : n26_adj_1500_cascade_
T_21_21_wire_logic_cluster/lc_0/ltout
T_21_21_wire_logic_cluster/lc_1/in_2

End 

Net : data_cntvec_7
T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_20_21_sp4_h_l_6
T_21_21_lc_trk_g3_6
T_21_21_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_7/in_1

End 

Net : n20663_cascade_
T_14_19_wire_logic_cluster/lc_2/ltout
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : comm_state_0
T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_10
T_13_15_sp4_h_l_6
T_12_15_sp4_v_t_37
T_12_18_lc_trk_g0_5
T_12_18_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_11_sp4_v_t_36
T_23_12_lc_trk_g2_4
T_23_12_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_19_11_sp4_v_t_42
T_19_13_lc_trk_g3_7
T_19_13_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_19_15_sp4_v_t_36
T_19_19_sp4_v_t_41
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_11_sp4_v_t_42
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_10
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_21_11_sp4_h_l_2
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_11_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_21_11_sp4_h_l_2
T_21_11_lc_trk_g1_7
T_21_11_wire_logic_cluster/lc_1/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_47
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_11_sp4_v_t_42
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_21_11_sp4_h_l_2
T_21_11_lc_trk_g1_7
T_21_11_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_43
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_46
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_20_12_lc_trk_g2_7
T_20_12_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_39
T_21_11_sp4_h_l_2
T_21_11_lc_trk_g1_7
T_21_11_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_7
T_19_15_lc_trk_g1_7
T_19_15_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_15_14_0_
T_19_20_wire_logic_cluster/carry_in_mux/cout
T_19_20_wire_logic_cluster/lc_0/in_3

Net : n19371
T_16_23_wire_logic_cluster/lc_1/cout
T_16_23_wire_logic_cluster/lc_2/in_3

Net : n8_adj_1532
T_15_21_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_44
T_13_17_sp4_h_l_3
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : data_index_9_N_216_0
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0
T_25_7_upADDR_0
T_25_7_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_25_lc_trk_g2_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_11_13_sp4_h_l_6
T_10_9_sp4_v_t_46
T_7_9_sp4_h_l_5
T_8_9_lc_trk_g2_5
T_8_9_input0_7
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_43
T_11_13_sp4_h_l_6
T_10_9_sp4_v_t_46
T_7_9_sp4_h_l_5
T_8_9_lc_trk_g2_5
T_8_9_input0_7
T_8_9_wire_bram/ram/RADDR_0

End 

Net : n8828_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : n14787
T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

T_17_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/s_r

End 

Net : n12152_cascade_
T_17_13_wire_logic_cluster/lc_4/ltout
T_17_13_wire_logic_cluster/lc_5/in_2

End 

Net : n2369
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_43
T_21_11_lc_trk_g3_3
T_21_11_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_5/in_3

End 

Net : n19655
T_22_14_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_2/in_1

End 

Net : n17430
T_17_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : n11_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : n11760
T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_2/cen

End 

Net : comm_cmd_3
T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp12_v_t_23
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_21_18_sp4_v_t_42
T_21_21_lc_trk_g1_2
T_21_21_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_14_13_sp4_h_l_0
T_15_13_lc_trk_g2_0
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_21_18_sp4_v_t_42
T_20_21_lc_trk_g3_2
T_20_21_input_2_3
T_20_21_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_21_18_sp4_v_t_42
T_20_21_lc_trk_g3_2
T_20_21_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_18_sp4_v_t_41
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_5_sp12_v_t_23
T_13_7_sp4_v_t_43
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_14_9_sp4_h_l_5
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_21_18_sp4_v_t_42
T_20_20_lc_trk_g0_7
T_20_20_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_14_9_sp4_h_l_5
T_15_9_lc_trk_g3_5
T_15_9_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_14_9_sp4_h_l_5
T_14_9_lc_trk_g1_0
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_40
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_13_9_sp4_v_t_37
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_17_17_sp4_h_l_9
T_20_13_sp4_v_t_38
T_20_9_sp4_v_t_46
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_15_15_sp4_h_l_2
T_18_15_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_14_11_sp4_v_t_40
T_15_11_sp4_h_l_5
T_18_7_sp4_v_t_40
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_17_18_sp4_v_t_41
T_18_22_sp4_h_l_4
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_5
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_15_15_sp4_h_l_2
T_18_15_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_21_17_sp12_v_t_23
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_18_18_lc_trk_g0_7
T_18_18_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_14_18_sp4_h_l_11
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_5/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_21_17_sp12_v_t_23
T_21_21_lc_trk_g2_0
T_21_21_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_21_17_sp12_v_t_23
T_21_21_lc_trk_g2_0
T_21_21_input_2_4
T_21_21_wire_logic_cluster/lc_4/in_2

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_15_15_sp4_h_l_2
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_0/out
T_10_17_sp12_h_l_0
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : n19353
T_15_18_wire_logic_cluster/lc_0/cout
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : n19370
T_16_23_wire_logic_cluster/lc_0/cout
T_16_23_wire_logic_cluster/lc_1/in_3

Net : comm_state_1
T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_24_10_sp4_v_t_46
T_23_12_lc_trk_g0_0
T_23_12_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_20_12_lc_trk_g2_4
T_20_12_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_42
T_17_22_sp4_h_l_7
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_sp4_v_t_40
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g1_4
T_12_13_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_42
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_17_18_sp4_h_l_4
T_13_18_sp4_h_l_4
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_sp4_v_t_40
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_18_13_sp4_h_l_3
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_42
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_22_11_lc_trk_g3_2
T_22_11_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_11
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_11
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_21_17_sp4_v_t_46
T_21_20_lc_trk_g0_6
T_21_20_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_21_11_lc_trk_g3_2
T_21_11_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_22_11_lc_trk_g3_2
T_22_11_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_39
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_13_sp4_v_t_39
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_42
T_21_22_sp4_h_l_7
T_22_22_lc_trk_g3_7
T_22_22_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_21_11_lc_trk_g3_2
T_21_11_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_19_sp4_v_t_40
T_14_22_lc_trk_g0_0
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_5/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_14_15_sp4_h_l_7
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_21_14_lc_trk_g1_6
T_21_14_input_2_1
T_21_14_wire_logic_cluster/lc_1/in_2

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_16_10_sp4_v_t_42
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_14_sp4_v_t_44
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_46
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_7/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_46
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_14_sp4_v_t_44
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_21_11_lc_trk_g3_2
T_21_11_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_3/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_10_sp4_v_t_45
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_14_sp4_v_t_44
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_10_sp4_v_t_41
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_17_lc_trk_g1_6
T_20_17_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_46
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_18_14_sp4_v_t_44
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_42
T_19_10_sp4_h_l_7
T_18_10_lc_trk_g1_7
T_18_10_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_17_14_lc_trk_g1_6
T_17_14_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_15_14_sp12_h_l_1
T_17_14_lc_trk_g1_6
T_17_14_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_3/out
T_19_14_sp4_h_l_3
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : n7_adj_1560
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_18_20_sp4_v_t_45
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_15_20_sp4_h_l_8
T_18_20_sp4_v_t_45
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : n19387
T_14_20_wire_logic_cluster/lc_3/cout
T_14_20_wire_logic_cluster/lc_4/in_3

Net : data_index_9_N_216_4
T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4
T_25_7_upADDR_4
T_25_7_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_12_9_sp12_v_t_23
T_0_9_span12_horz_0
T_8_9_lc_trk_g1_0
T_8_9_input0_3
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_12_9_sp12_v_t_23
T_0_9_span12_horz_0
T_8_9_lc_trk_g1_0
T_8_9_input0_3
T_8_9_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_22_21_sp4_h_l_5
T_25_21_sp4_v_t_47
T_25_25_lc_trk_g1_2
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

End 

Net : comm_state_2
T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_3/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_1/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_5/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_5/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_6/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_10_22_sp12_h_l_1
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_7/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_4/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_6/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_2/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_18_sp4_v_t_38
T_11_18_sp4_h_l_3
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_6/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_2
T_12_11_sp4_v_t_39
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_5/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_19_sp4_v_t_36
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_2/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_7/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_6/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_20_15_sp4_v_t_39
T_17_19_sp4_h_l_2
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_7/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_21_15_sp4_h_l_5
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_19_sp4_v_t_36
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_18_sp4_v_t_38
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_1/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_17_11_sp4_h_l_2
T_16_11_sp4_v_t_45
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_0/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_5/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_6/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_22_14_sp4_v_t_39
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_2/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_22_14_sp4_v_t_39
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_6/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_4/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_4/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_5/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_19_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_4/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_sp4_h_l_11
T_20_11_sp4_v_t_46
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_2/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_6/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_sp12_v_t_22
T_21_15_lc_trk_g2_6
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_21_11_wire_logic_cluster/lc_3/out
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_3/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_0/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_39
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_2/in_3

End 

Net : acadc_skipCount_8
T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_37
T_18_18_sp4_h_l_5
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g2_4
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : n19_adj_1597_cascade_
T_20_19_wire_logic_cluster/lc_0/ltout
T_20_19_wire_logic_cluster/lc_1/in_2

End 

Net : req_data_cnt_13
T_21_20_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_3/out
T_15_20_sp12_h_l_1
T_3_20_sp12_h_l_1
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_7/in_3

T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_3

End 

Net : n8_adj_1555_cascade_
T_13_21_wire_logic_cluster/lc_5/ltout
T_13_21_wire_logic_cluster/lc_6/in_2

End 

Net : n7_adj_1566
T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_42
T_15_21_sp4_h_l_1
T_19_21_sp4_h_l_4
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp4_v_t_42
T_15_21_sp4_h_l_1
T_18_17_sp4_v_t_36
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_4/in_3

End 

Net : n19384
T_14_20_wire_logic_cluster/lc_0/cout
T_14_20_wire_logic_cluster/lc_1/in_3

Net : data_index_9_N_216_3
T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3
T_25_7_upADDR_3
T_25_7_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_41
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_1
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_41
T_8_9_lc_trk_g3_1
T_8_9_input0_4
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_41
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_1
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_41
T_8_9_lc_trk_g3_1
T_8_9_input0_4
T_8_9_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_1
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_43
T_25_25_lc_trk_g2_6
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

End 

Net : n19386
T_14_20_wire_logic_cluster/lc_2/cout
T_14_20_wire_logic_cluster/lc_3/in_3

Net : n7_adj_1562
T_14_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_15_20_sp4_h_l_6
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : n22169_cascade_
T_16_19_wire_logic_cluster/lc_1/ltout
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : n26_adj_1528_cascade_
T_16_19_wire_logic_cluster/lc_5/ltout
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : eis_end
T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : n22166
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : n30_adj_1529
T_16_19_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_40
T_17_11_sp4_v_t_40
T_18_11_sp4_h_l_5
T_20_11_lc_trk_g3_0
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_12_17_0_
T_16_23_wire_logic_cluster/carry_in_mux/cout
T_16_23_wire_logic_cluster/lc_0/in_3

Net : bfn_11_12_0_
T_15_18_wire_logic_cluster/carry_in_mux/cout
T_15_18_wire_logic_cluster/lc_0/in_3

Net : data_index_9_N_216_5
T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5
T_25_7_upADDR_5
T_25_7_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_11_21_sp12_h_l_1
T_10_9_sp12_v_t_22
T_0_9_span12_horz_5
T_8_9_lc_trk_g1_5
T_8_9_input0_2
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_11_21_sp12_h_l_1
T_10_9_sp12_v_t_22
T_0_9_span12_horz_5
T_8_9_lc_trk_g1_5
T_8_9_input0_2
T_8_9_wire_bram/ram/RADDR_5

T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_11
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

End 

Net : n17409
T_14_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_2/in_0

End 

Net : n19388
T_14_20_wire_logic_cluster/lc_4/cout
T_14_20_wire_logic_cluster/lc_5/in_3

Net : n8_adj_1563_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : n22235
T_20_21_wire_logic_cluster/lc_4/out
T_21_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_2/in_3

End 

Net : n20814
T_20_20_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_3/in_3

End 

Net : data_cntvec_9
T_19_20_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g1_1
T_20_20_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_4/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_1/in_1

End 

Net : req_data_cnt_8
T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_3/in_0

End 

Net : n22232_cascade_
T_20_21_wire_logic_cluster/lc_3/ltout
T_20_21_wire_logic_cluster/lc_4/in_2

End 

Net : n20812_cascade_
T_20_20_wire_logic_cluster/lc_5/ltout
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : n19385
T_14_20_wire_logic_cluster/lc_1/cout
T_14_20_wire_logic_cluster/lc_2/in_3

Net : data_index_9_N_216_2
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2
T_25_7_upADDR_2
T_25_7_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_12_21_sp12_h_l_1
T_11_9_sp12_v_t_22
T_0_9_span12_horz_2
T_8_9_lc_trk_g1_2
T_8_9_input0_5
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_12_21_sp12_h_l_1
T_11_9_sp12_v_t_22
T_0_9_span12_horz_2
T_8_9_lc_trk_g1_2
T_8_9_input0_5
T_8_9_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_11
T_22_21_sp4_h_l_7
T_25_21_sp4_v_t_37
T_25_25_lc_trk_g1_0
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

End 

Net : n7_adj_1564
T_14_20_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_45
T_16_21_sp4_h_l_8
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_7/in_1

End 

Net : n8_adj_1553
T_14_21_wire_logic_cluster/lc_6/out
T_14_15_sp12_v_t_23
T_14_25_lc_trk_g3_4
T_14_25_wire_logic_cluster/lc_6/in_1

End 

Net : n7_adj_1531
T_14_20_wire_logic_cluster/lc_0/out
T_14_16_sp4_v_t_37
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_4/in_3

End 

Net : n8_adj_1565
T_17_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_7
T_15_21_lc_trk_g1_2
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : n8_adj_1561
T_17_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g1_1
T_18_21_input_2_2
T_18_21_wire_logic_cluster/lc_2/in_2

T_17_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_1/in_3

End 

Net : n19360
T_19_19_wire_logic_cluster/lc_6/cout
T_19_19_wire_logic_cluster/lc_7/in_3

Net : n20663
T_14_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_9
T_17_19_sp4_v_t_39
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_6/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_21_15_sp4_v_t_43
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : n10713
T_17_23_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_37
T_18_16_sp4_v_t_38
T_18_12_sp4_v_t_46
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_7/in_3

T_17_23_wire_logic_cluster/lc_6/out
T_16_23_sp12_h_l_0
T_15_11_sp12_v_t_23
T_16_11_sp12_h_l_0
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_0/in_1

T_17_23_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_37
T_18_16_sp4_v_t_38
T_18_12_sp4_v_t_46
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : n19390
T_14_20_wire_logic_cluster/lc_6/cout
T_14_20_wire_logic_cluster/lc_7/in_3

Net : n7_adj_1556
T_14_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : data_index_9_N_216_7
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7
T_25_7_upADDR_7
T_25_7_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_6_21_sp12_h_l_1
T_17_9_sp12_v_t_22
T_6_9_sp12_h_l_1
T_8_9_lc_trk_g0_6
T_8_9_input0_0
T_8_9_wire_bram/ram/RADDR_7
T_8_7_upADDR_7
T_8_7_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_6_21_sp12_h_l_1
T_17_9_sp12_v_t_22
T_6_9_sp12_h_l_1
T_8_9_lc_trk_g0_6
T_8_9_input0_0
T_8_9_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_25_lc_trk_g3_1
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

End 

Net : n21204
T_24_8_wire_logic_cluster/lc_0/out
T_24_4_sp12_v_t_23
T_24_12_sp4_v_t_37
T_21_16_sp4_h_l_0
T_17_16_sp4_h_l_0
T_16_16_sp4_v_t_37
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : n11420
T_20_15_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_37
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_7/in_1

End 

Net : n19359
T_19_19_wire_logic_cluster/lc_5/cout
T_19_19_wire_logic_cluster/lc_6/in_3

Net : n12244
T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_13_15_sp4_h_l_9
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_3/in_0

T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_13_15_sp4_h_l_9
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_2/in_3

T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_3
T_23_13_sp4_v_t_38
T_22_15_lc_trk_g1_3
T_22_15_wire_logic_cluster/lc_7/in_3

T_20_13_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_4/in_3

T_20_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_3
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_6/in_0

T_20_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_3
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_3/in_3

T_20_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_0/in_0

End 

Net : n7_cascade_
T_20_13_wire_logic_cluster/lc_6/ltout
T_20_13_wire_logic_cluster/lc_7/in_2

End 

Net : n20789
T_17_22_wire_logic_cluster/lc_0/out
T_17_22_sp4_h_l_5
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_5/s_r

End 

Net : n8_adj_1559_cascade_
T_19_21_wire_logic_cluster/lc_1/ltout
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_23
T_25_7_wire_bram/ram/RDATA_13
T_24_8_lc_trk_g1_2
T_24_8_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VAC.n17_cascade_
T_7_15_wire_logic_cluster/lc_5/ltout
T_7_15_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_trig
T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_13_18_sp4_h_l_11
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_43
T_13_21_sp4_h_l_11
T_9_21_sp4_h_l_2
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_6_19_sp12_h_l_1
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_13_18_sp4_h_l_11
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_16_19_lc_trk_g3_6
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC.n12
T_7_15_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_2
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_44
T_8_14_sp4_h_l_2
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

End 

Net : n19358
T_19_19_wire_logic_cluster/lc_4/cout
T_19_19_wire_logic_cluster/lc_5/in_3

Net : n7_adj_1609
T_19_13_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_39
T_16_15_sp4_h_l_2
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : n11918
T_15_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_45
T_15_17_sp4_v_t_46
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_45
T_12_17_sp4_h_l_8
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_45
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_0/out
T_15_13_sp4_v_t_45
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_0/in_3

End 

Net : n19351
T_15_17_wire_logic_cluster/lc_6/cout
T_15_17_wire_logic_cluster/lc_7/in_3

Net : ADC_IAC.n20713
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_IAC.n20714
T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/cen

End 

Net : n17411_cascade_
T_15_21_wire_logic_cluster/lc_0/ltout
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : n9321
T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_13_sp4_v_t_37
T_14_17_lc_trk_g1_0
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_12_21_sp4_h_l_2
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_sp4_v_t_36
T_12_21_sp4_h_l_7
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_sp4_v_t_36
T_14_25_lc_trk_g1_1
T_14_25_input_2_6
T_14_25_wire_logic_cluster/lc_6/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_18_21_lc_trk_g3_4
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_18_lc_trk_g0_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_21_17_lc_trk_g2_2
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_23_lc_trk_g0_0
T_13_23_input_2_6
T_13_23_wire_logic_cluster/lc_6/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_11
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_40
T_12_22_lc_trk_g3_0
T_12_22_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_22_lc_trk_g3_5
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_19_sp4_v_t_40
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_11
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_18_23_sp4_h_l_10
T_21_19_sp4_v_t_41
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_15_13_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_sp4_v_t_36
T_12_21_sp4_h_l_7
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_17_lc_trk_g3_5
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_13_17_lc_trk_g3_5
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_4
T_10_15_sp4_h_l_0
T_13_15_sp4_v_t_40
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_23_sp4_v_t_43
T_17_24_lc_trk_g3_3
T_17_24_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_sp4_v_t_36
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_20_21_sp4_h_l_2
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_17_sp4_v_t_36
T_15_20_lc_trk_g0_4
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_sp4_v_t_36
T_15_22_lc_trk_g3_4
T_15_22_input_2_3
T_15_22_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_17_sp4_h_l_7
T_15_13_sp4_v_t_37
T_14_17_lc_trk_g1_0
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_17_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_16_lc_trk_g1_5
T_19_16_input_2_6
T_19_16_wire_logic_cluster/lc_6/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_12_21_sp4_h_l_2
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_12_21_sp4_h_l_2
T_13_21_lc_trk_g2_2
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_17_sp4_v_t_41
T_19_21_sp4_v_t_37
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_17_21_lc_trk_g2_1
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_18_21_lc_trk_g3_4
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_lc_trk_g1_1
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_16_21_lc_trk_g0_4
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_16_21_lc_trk_g0_4
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_15_sp4_v_t_42
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_1
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_21_11_sp4_v_t_47
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_21_11_sp4_v_t_47
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_18_15_sp4_h_l_10
T_14_15_sp4_h_l_6
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_1/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g0_1
T_19_16_wire_logic_cluster/lc_1/in_0

End 

Net : n26_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1486_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : n21998
T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : data_cntvec_0
T_19_19_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_40
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_19_17_sp4_v_t_45
T_20_17_sp4_h_l_8
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : n22001
T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : n19357
T_19_19_wire_logic_cluster/lc_3/cout
T_19_19_wire_logic_cluster/lc_4/in_3

Net : n19350
T_15_17_wire_logic_cluster/lc_5/cout
T_15_17_wire_logic_cluster/lc_6/in_3

Net : data_index_1
T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_15_19_sp4_h_l_4
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_15_19_sp4_h_l_4
T_14_19_sp4_v_t_47
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : n14_adj_1506
T_22_14_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_39
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_4/cen

End 

Net : n21129
T_22_15_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_5/in_1

End 

Net : n16763
T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_36
T_11_19_sp4_h_l_1
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_37
T_16_19_sp4_h_l_5
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_36
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_2/in_0

T_14_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_1/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_4/in_3

End 

Net : n20670
T_12_18_wire_logic_cluster/lc_7/out
T_12_15_sp4_v_t_38
T_13_15_sp4_h_l_8
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g0_1
T_17_15_input_2_7
T_17_15_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_13_sp12_v_t_22
T_12_22_lc_trk_g3_6
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_13_sp12_v_t_22
T_12_22_lc_trk_g3_6
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_sp4_h_l_3
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_0/in_3

End 

Net : n20672
T_17_15_wire_logic_cluster/lc_7/out
T_15_15_sp12_h_l_1
T_14_15_sp12_v_t_22
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_17_10_sp12_v_t_22
T_6_22_sp12_h_l_1
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : n11835_cascade_
T_14_22_wire_logic_cluster/lc_5/ltout
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : n19356
T_19_19_wire_logic_cluster/lc_2/cout
T_19_19_wire_logic_cluster/lc_3/in_3

Net : n21094
T_19_18_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_47
T_20_13_sp4_v_t_36
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_6/in_0

End 

Net : n22109
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_17_19_sp4_h_l_4
T_20_15_sp4_v_t_47
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_1/in_3

End 

Net : n22106
T_13_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_iac_21
T_25_9_wire_bram/ram/RDATA_13
T_25_0_span12_vert_20
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : n20876_cascade_
T_13_20_wire_logic_cluster/lc_3/ltout
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : n19349
T_15_17_wire_logic_cluster/lc_4/cout
T_15_17_wire_logic_cluster/lc_5/in_3

Net : n8_adj_1557_cascade_
T_14_21_wire_logic_cluster/lc_4/ltout
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : comm_clear
T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_40
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_23_18_sp4_h_l_0
T_24_18_lc_trk_g2_0
T_24_18_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_1/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_22_14_sp4_v_t_38
T_23_14_sp4_h_l_8
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_23_18_sp4_h_l_0
T_26_14_sp4_v_t_37
T_26_15_lc_trk_g2_5
T_26_15_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_2
T_24_20_lc_trk_g1_7
T_24_20_wire_logic_cluster/lc_1/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_7/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_5/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_3/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_0/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_5/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_3/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_23_18_sp4_h_l_0
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_23_18_sp4_h_l_0
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_20_sp4_v_t_44
T_19_21_lc_trk_g3_4
T_19_21_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_2
T_24_20_lc_trk_g1_7
T_24_20_wire_logic_cluster/lc_3/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_40
T_22_15_sp4_v_t_40
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_6/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_24_20_sp4_h_l_2
T_26_20_lc_trk_g2_7
T_26_20_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_1/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_6/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_41
T_23_15_sp4_v_t_37
T_23_16_lc_trk_g3_5
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_22_14_sp4_v_t_38
T_23_14_sp4_h_l_8
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_23_18_sp4_h_l_0
T_26_14_sp4_v_t_37
T_26_15_lc_trk_g2_5
T_26_15_wire_logic_cluster/lc_6/in_3

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_11_10_sp12_h_l_0
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_11_10_sp12_h_l_0
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_11_10_sp12_h_l_0
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_11_10_sp12_h_l_0
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

T_22_22_wire_logic_cluster/lc_0/out
T_23_20_sp4_v_t_44
T_20_20_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_12_sp4_v_t_44
T_19_8_sp4_v_t_40
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n14619
T_21_16_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_41
T_22_14_sp4_h_l_9
T_25_10_sp4_v_t_38
T_24_13_lc_trk_g2_6
T_24_13_wire_logic_cluster/lc_1/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_41
T_22_14_sp4_h_l_9
T_24_14_lc_trk_g3_4
T_24_14_wire_logic_cluster/lc_0/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_6/in_0

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_sp4_h_l_1
T_23_16_lc_trk_g3_4
T_23_16_wire_logic_cluster/lc_0/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_sp4_h_l_1
T_24_12_sp4_v_t_36
T_24_15_lc_trk_g1_4
T_24_15_wire_logic_cluster/lc_0/in_3

T_21_16_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_41
T_22_14_sp4_h_l_9
T_25_10_sp4_v_t_38
T_24_12_lc_trk_g1_3
T_24_12_wire_logic_cluster/lc_6/in_0

End 

Net : comm_state_3_N_436_2
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_18_12_sp4_v_t_40
T_19_12_sp4_h_l_5
T_20_12_lc_trk_g3_5
T_20_12_input_2_2
T_20_12_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_18_17_sp4_h_l_5
T_21_13_sp4_v_t_40
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_18_12_sp4_v_t_40
T_19_12_sp4_h_l_5
T_20_12_lc_trk_g3_5
T_20_12_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_18_12_sp4_v_t_40
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_45
T_15_13_sp4_h_l_1
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_18_17_sp4_h_l_5
T_21_13_sp4_v_t_40
T_21_9_sp4_v_t_45
T_21_11_lc_trk_g2_0
T_21_11_input_2_2
T_21_11_wire_logic_cluster/lc_2/in_2

End 

Net : n11869
T_20_12_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_37
T_22_15_sp4_h_l_6
T_22_15_lc_trk_g0_3
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : n14671
T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_5/s_r

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_5/s_r

End 

Net : n11876
T_22_15_wire_logic_cluster/lc_6/out
T_22_14_sp4_v_t_44
T_22_18_sp4_v_t_40
T_21_22_lc_trk_g1_5
T_21_22_wire_logic_cluster/lc_4/in_0

T_22_15_wire_logic_cluster/lc_6/out
T_22_14_sp4_v_t_44
T_22_18_sp4_v_t_40
T_19_22_sp4_h_l_5
T_20_22_lc_trk_g2_5
T_20_22_wire_logic_cluster/lc_6/in_1

T_22_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_41
T_22_17_sp4_v_t_42
T_19_21_sp4_h_l_7
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_22_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_41
T_22_17_sp4_v_t_42
T_19_21_sp4_h_l_7
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

End 

Net : ADC_VDC.cmd_rdadcbuf_35_N_1139_34
T_14_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19455
T_14_15_wire_logic_cluster/lc_1/cout
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_0_adj_1479
T_13_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_3/in_1

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

End 

Net : eis_stop
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_18_19_sp4_h_l_7
T_17_19_lc_trk_g0_7
T_17_19_wire_logic_cluster/lc_0/in_3

T_20_19_wire_logic_cluster/lc_5/out
T_20_12_sp12_v_t_22
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_1_0
T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_4
T_17_17_sp4_v_t_41
T_14_21_sp4_h_l_9
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_4/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_40
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_7/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_36
T_19_10_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_4
T_17_17_sp4_v_t_41
T_14_21_sp4_h_l_9
T_16_21_lc_trk_g3_4
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_40
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_40
T_17_19_sp4_h_l_10
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

End 

Net : data_index_4
T_18_21_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_47
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_47
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_4/in_0

T_18_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : n22127
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : n22124_cascade_
T_18_17_wire_logic_cluster/lc_2/ltout
T_18_17_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_3
T_19_19_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_43
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_3/out
T_19_19_sp4_h_l_11
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_7/in_1

T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : n26_adj_1514_cascade_
T_18_17_wire_logic_cluster/lc_4/ltout
T_18_17_wire_logic_cluster/lc_5/in_2

End 

Net : n20885
T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : n11835
T_14_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_10
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g3_7
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_15_18_sp4_h_l_3
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_15_22_sp4_h_l_10
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g3_5
T_13_22_wire_logic_cluster/lc_1/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g3_5
T_13_22_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g2_5
T_13_21_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_2/in_3

End 

Net : data_index_2
T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_14_17_sp4_v_t_38
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_14_17_sp4_v_t_38
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_1_adj_1478
T_13_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g1_0
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

T_13_11_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_0/in_3

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g1_0
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : n19355
T_19_19_wire_logic_cluster/lc_1/cout
T_19_19_wire_logic_cluster/lc_2/in_3

Net : n19348
T_15_17_wire_logic_cluster/lc_3/cout
T_15_17_wire_logic_cluster/lc_4/in_3

Net : n20717
T_19_13_wire_logic_cluster/lc_7/out
T_19_13_sp4_h_l_3
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : n9270
T_23_12_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_11
T_21_15_lc_trk_g2_3
T_21_15_input_2_7
T_21_15_wire_logic_cluster/lc_7/in_2

T_23_12_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_11
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_6/in_0

T_23_12_wire_logic_cluster/lc_7/out
T_23_11_sp4_v_t_46
T_20_15_sp4_h_l_11
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_4/in_1

End 

Net : n14815
T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_22_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_22_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_18_15_sp4_h_l_1
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_22_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_22_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_12_lc_trk_g3_5
T_21_12_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_14_11_sp4_h_l_3
T_17_11_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_22_11_sp4_h_l_8
T_21_11_sp4_v_t_45
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_19_7_sp4_v_t_45
T_19_11_sp4_v_t_41
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_20_13_sp4_h_l_0
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

End 

Net : n11503
T_21_15_wire_logic_cluster/lc_7/out
T_21_15_sp4_h_l_3
T_20_11_sp4_v_t_45
T_17_11_sp4_h_l_8
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_21_10_sp4_v_t_46
T_18_14_sp4_h_l_4
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_0/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_21_10_sp4_v_t_46
T_21_12_lc_trk_g3_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_15_sp4_h_l_3
T_20_11_sp4_v_t_38
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_0/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_15_sp4_h_l_3
T_17_15_sp4_h_l_3
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_18_13_sp4_h_l_6
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_7/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_0/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_1/cen

End 

Net : n23_adj_1536
T_15_20_wire_logic_cluster/lc_2/out
T_10_20_sp12_h_l_0
T_13_20_lc_trk_g1_0
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : n20875
T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_4/in_0

End 

Net : data_index_3
T_17_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_1
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_5
T_13_20_sp4_h_l_1
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_3/in_0

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g2_0
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_IAC.n17_cascade_
T_9_19_wire_logic_cluster/lc_3/ltout
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_IAC.n12
T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_10_18_sp4_h_l_5
T_9_18_sp4_v_t_46
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_10_18_sp4_h_l_5
T_9_18_sp4_v_t_46
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_0/cen

End 

Net : n21130_cascade_
T_22_14_wire_logic_cluster/lc_4/ltout
T_22_14_wire_logic_cluster/lc_5/in_2

End 

Net : n2369_cascade_
T_22_14_wire_logic_cluster/lc_3/ltout
T_22_14_wire_logic_cluster/lc_4/in_2

End 

Net : n12312
T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_18_sp12_v_t_23
T_18_22_sp4_v_t_41
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_10
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_0/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_18_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : data_index_6
T_19_21_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_45
T_17_20_sp4_h_l_8
T_13_20_sp4_h_l_11
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_45
T_17_20_sp4_h_l_2
T_13_20_sp4_h_l_5
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_1/in_1

End 

Net : n19354
T_19_19_wire_logic_cluster/lc_0/cout
T_19_19_wire_logic_cluster/lc_1/in_3

Net : eis_start
T_17_17_wire_logic_cluster/lc_5/out
T_18_16_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_16_17_sp4_h_l_2
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_5/in_0

End 

Net : n19347
T_15_17_wire_logic_cluster/lc_2/cout
T_15_17_wire_logic_cluster/lc_3/in_3

Net : comm_state_3
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_16_20_sp4_h_l_9
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_15_24_sp4_v_t_36
T_14_25_lc_trk_g2_4
T_14_25_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_12_21_sp4_v_t_43
T_12_22_lc_trk_g2_3
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_16_sp4_v_t_44
T_14_20_sp4_v_t_44
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_16_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_21_17_sp4_h_l_7
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_13_sp4_h_l_1
T_16_9_sp4_v_t_43
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_23_8_sp4_v_t_36
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_43
T_22_20_sp4_v_t_39
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_18_12_sp4_v_t_47
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_sp4_v_t_40
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_12_21_sp4_v_t_43
T_12_22_lc_trk_g2_3
T_12_22_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_16_sp4_v_t_44
T_14_20_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_16_20_sp4_h_l_9
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_5/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_15_12_sp4_h_l_6
T_14_12_sp4_v_t_43
T_14_16_sp4_v_t_44
T_14_20_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_13_21_lc_trk_g0_5
T_13_21_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_0
T_13_21_sp4_h_l_0
T_13_21_lc_trk_g0_5
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_20_16_sp4_h_l_1
T_16_16_sp4_h_l_9
T_15_16_sp4_v_t_44
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_4/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_16_sp4_v_t_43
T_22_20_sp4_v_t_43
T_22_22_lc_trk_g3_6
T_22_22_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_41
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_13_sp4_v_t_40
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_13_sp4_v_t_40
T_16_15_lc_trk_g2_5
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g0_5
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp12_v_t_22
T_20_21_sp12_v_t_22
T_20_22_lc_trk_g2_6
T_20_22_wire_logic_cluster/lc_5/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_17_17_sp4_h_l_0
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_2/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_sp4_v_t_41
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp12_v_t_22
T_20_18_sp4_v_t_36
T_17_22_sp4_h_l_1
T_17_22_lc_trk_g0_4
T_17_22_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_8_sp4_v_t_36
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_sp4_h_l_10
T_22_12_sp4_v_t_47
T_22_13_lc_trk_g3_7
T_22_13_input_2_6
T_22_13_wire_logic_cluster/lc_6/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_42
T_20_13_sp4_v_t_42
T_20_15_lc_trk_g3_7
T_20_15_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : n12242
T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_7/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_47
T_16_22_sp4_h_l_10
T_12_22_sp4_h_l_1
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_3/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_20_14_sp4_h_l_0
T_21_14_lc_trk_g3_0
T_21_14_input_2_7
T_21_14_wire_logic_cluster/lc_7/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_47
T_16_22_sp4_h_l_10
T_12_22_sp4_h_l_1
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_5/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_39
T_20_13_sp4_h_l_2
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_42
T_19_18_sp4_v_t_47
T_16_22_sp4_h_l_10
T_12_22_sp4_h_l_1
T_14_22_lc_trk_g3_4
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_15_15_lc_trk_g0_2
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_15_15_sp4_h_l_4
T_14_15_sp4_v_t_41
T_14_19_sp4_v_t_42
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_10
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_2/in_1

End 

Net : n20957
T_17_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_2/in_0

End 

Net : n22196
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : AMPV_POW
T_12_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_8
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_4/in_0

T_12_20_wire_logic_cluster/lc_4/out
T_5_20_sp12_h_l_0
T_4_8_sp12_v_t_23
T_4_6_sp4_v_t_47
T_0_6_span4_horz_10
T_0_6_lc_trk_g1_2
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : n22211_cascade_
T_21_18_wire_logic_cluster/lc_1/ltout
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : n26_adj_1517
T_21_18_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_0/in_3

End 

Net : n30_adj_1518_cascade_
T_21_18_wire_logic_cluster/lc_2/ltout
T_21_18_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_2
T_19_19_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_36
T_20_18_sp4_h_l_1
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_6/in_3

T_19_19_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_45
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_2/out
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_2/in_1

End 

Net : n22208_cascade_
T_21_18_wire_logic_cluster/lc_0/ltout
T_21_18_wire_logic_cluster/lc_1/in_2

End 

Net : data_index_0
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_0
T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.data_tx_7__N_767
T_22_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_6
T_24_13_sp4_v_t_37
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_6
T_24_17_sp4_v_t_46
T_25_17_sp4_h_l_4
T_24_17_lc_trk_g0_4
T_24_17_wire_logic_cluster/lc_5/s_r

T_22_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_6
T_24_17_sp4_v_t_46
T_25_17_sp4_h_l_4
T_24_17_sp4_v_t_47
T_24_13_sp4_v_t_36
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_5_adj_1474
T_13_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g0_5
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_5/in_0

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : n16598
T_17_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_45
T_16_20_lc_trk_g2_0
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_8
T_25_26_wire_bram/ram/RDATA_5
T_25_16_sp12_v_t_23
T_14_16_sp12_h_l_0
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_4/in_1

End 

Net : n20973
T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC.n20715_cascade_
T_7_15_wire_logic_cluster/lc_1/ltout
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : n19346
T_15_17_wire_logic_cluster/lc_1/cout
T_15_17_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC.n20716
T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/cen

End 

Net : comm_spi.data_tx_7__N_775
T_24_18_wire_logic_cluster/lc_7/out
T_24_16_sp4_v_t_43
T_24_12_sp4_v_t_44
T_24_13_lc_trk_g2_4
T_24_13_wire_logic_cluster/lc_5/s_r

T_24_18_wire_logic_cluster/lc_7/out
T_22_18_sp4_h_l_11
T_25_14_sp4_v_t_40
T_24_16_lc_trk_g1_5
T_24_16_wire_logic_cluster/lc_5/s_r

T_24_18_wire_logic_cluster/lc_7/out
T_24_16_sp4_v_t_43
T_24_12_sp4_v_t_44
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.cmd_rdadcbuf_1
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.n16669
T_12_15_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_1/in_3

End 

Net : comm_index_2
T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_21_17_sp4_v_t_40
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_17_9_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_22_13_lc_trk_g2_3
T_22_13_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_17_9_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_19_15_sp4_h_l_7
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_17_9_sp4_v_t_42
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_39
T_18_13_sp4_h_l_2
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_19_15_sp4_h_l_7
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g0_5
T_21_15_input_2_5
T_21_15_wire_logic_cluster/lc_5/in_2

T_21_15_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n12_adj_1397
T_12_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.adress_7_N_1340_7
T_11_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_8_16_sp4_h_l_9
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n11742
T_11_16_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_43
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_43
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_11_16_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_46
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_4/cen

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_0/cen

End 

Net : RTD.cfg_buf_1
T_11_14_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_tx_buf_7
T_21_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_47
T_22_18_sp4_h_l_4
T_24_18_lc_trk_g3_1
T_24_18_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_6/in_1

T_21_16_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_7/in_1

End 

Net : n17_adj_1525
T_12_19_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_44
T_12_14_sp4_v_t_44
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_6/in_3

End 

Net : n22079
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_1
T_15_15_sp4_v_t_43
T_16_19_sp4_h_l_0
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n11
T_11_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_6_adj_1473
T_13_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_input_2_6
T_14_11_wire_logic_cluster/lc_6/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_1/in_0

T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.cfg_buf_5
T_11_14_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : n22028
T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_0/in_1

End 

Net : n30_adj_1539_cascade_
T_19_12_wire_logic_cluster/lc_6/ltout
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : n22031
T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_6/in_1

End 

Net : n20984
T_21_9_wire_logic_cluster/lc_5/out
T_22_8_sp4_v_t_43
T_19_12_sp4_h_l_6
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_iac_20
T_25_10_wire_bram/ram/RDATA_5
T_25_9_sp4_v_t_36
T_22_9_sp4_h_l_7
T_21_9_lc_trk_g1_7
T_21_9_wire_logic_cluster/lc_5/in_1

End 

Net : comm_cmd_7
T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_3
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_3
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_3
T_20_9_sp4_v_t_38
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_3
T_20_9_sp4_v_t_38
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_47
T_16_15_lc_trk_g3_2
T_16_15_input_2_1
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_1_1
T_20_17_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_3/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_44
T_18_23_sp4_h_l_9
T_14_23_sp4_h_l_9
T_13_19_sp4_v_t_44
T_13_22_lc_trk_g0_4
T_13_22_input_2_4
T_13_22_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_36
T_21_19_sp4_v_t_44
T_18_19_sp4_h_l_9
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_44
T_21_9_sp4_v_t_44
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_3/in_3

End 

Net : n5
T_19_16_wire_logic_cluster/lc_0/out
T_19_4_sp12_v_t_23
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_5/in_1

End 

Net : n21506_cascade_
T_19_11_wire_logic_cluster/lc_5/ltout
T_19_11_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_2
T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_2/in_1

End 

Net : n4
T_21_21_wire_logic_cluster/lc_6/out
T_20_21_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_36
T_21_14_sp4_v_t_44
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : n20883
T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_14_sp4_v_t_45
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.cfg_buf_3
T_11_14_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_2_adj_1477
T_14_10_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g0_0
T_14_11_input_2_2
T_14_11_wire_logic_cluster/lc_2/in_2

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g1_0
T_14_10_wire_logic_cluster/lc_7/in_0

T_14_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g1_0
T_14_10_wire_logic_cluster/lc_0/in_1

End 

Net : n17_adj_1645
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_38
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_5/in_3

End 

Net : n15_cascade_
T_21_11_wire_logic_cluster/lc_2/ltout
T_21_11_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_7_adj_1472
T_13_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_input_2_7
T_14_11_wire_logic_cluster/lc_7/in_2

T_13_11_wire_logic_cluster/lc_1/out
T_13_9_sp4_v_t_47
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_5/in_1

T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : n20673
T_12_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g0_5
T_13_22_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_6/in_1

End 

Net : n12383
T_13_22_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_5
T_19_20_sp4_h_l_8
T_15_20_sp4_h_l_4
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_5
T_19_20_sp4_h_l_8
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_40
T_14_16_sp4_v_t_45
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_40
T_14_16_sp4_v_t_45
T_14_19_lc_trk_g0_5
T_14_19_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_12_22_sp12_h_l_0
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_36
T_10_19_sp4_h_l_1
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_40
T_15_24_sp4_h_l_11
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_4/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_4/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_sp4_h_l_1
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_3/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_sp4_h_l_1
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_3/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_4/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_4/in_1

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g0_6
T_13_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : n20681
T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_17_15_sp4_h_l_0
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g2_5
T_20_12_wire_logic_cluster/lc_7/in_0

T_20_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_14_lc_trk_g3_7
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

T_20_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_42
T_17_11_sp4_h_l_7
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_5/out
T_20_10_sp4_v_t_39
T_21_14_sp4_h_l_8
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_7
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : buf_cfgRTD_7
T_12_20_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_38
T_13_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_7/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_11_8_sp12_v_t_22
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_38
T_13_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_38
T_13_14_sp4_v_t_38
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : n20
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_5/in_0

End 

Net : n22076_cascade_
T_12_15_wire_logic_cluster/lc_5/ltout
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : comm_index_0
T_21_15_wire_logic_cluster/lc_2/out
T_21_13_sp12_v_t_23
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_20_11_sp4_v_t_44
T_19_13_lc_trk_g0_2
T_19_13_wire_logic_cluster/lc_3/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_20_11_sp4_v_t_44
T_17_11_sp4_h_l_3
T_16_11_lc_trk_g1_3
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_24_11_sp4_v_t_44
T_23_12_lc_trk_g3_4
T_23_12_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g2_1
T_21_12_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_43
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g3_1
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_1
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_2/out
T_21_11_sp4_v_t_41
T_21_12_lc_trk_g3_1
T_21_12_wire_logic_cluster/lc_7/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_9
T_21_15_lc_trk_g1_4
T_21_15_input_2_1
T_21_15_wire_logic_cluster/lc_1/in_2

T_21_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_3/in_3

End 

Net : n19345
T_15_17_wire_logic_cluster/lc_0/cout
T_15_17_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.cmd_rdadcbuf_3
T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_3/in_1

End 

Net : n21_adj_1600_cascade_
T_22_11_wire_logic_cluster/lc_5/ltout
T_22_11_wire_logic_cluster/lc_6/in_2

End 

Net : n18_adj_1633
T_22_11_wire_logic_cluster/lc_6/out
T_21_11_sp12_h_l_0
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_0/cen

End 

Net : cmd_rdadctmp_3_adj_1476
T_14_10_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g0_7
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

T_14_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_7/in_1

T_14_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g1_7
T_14_10_input_2_6
T_14_10_wire_logic_cluster/lc_6/in_2

End 

Net : n22130
T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_2/in_0

End 

Net : n30_adj_1499_cascade_
T_20_18_wire_logic_cluster/lc_3/ltout
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : n22133_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_iac_13
T_25_21_wire_bram/ram/RDATA_13
T_25_20_sp4_v_t_36
T_22_20_sp4_h_l_7
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_3/in_1

End 

Net : n21297
T_22_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_11
T_18_20_sp4_h_l_7
T_21_16_sp4_v_t_36
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_6/in_0

End 

Net : buf_dds0_15
T_13_22_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_42
T_13_17_sp4_v_t_42
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_5/out
T_14_18_sp4_v_t_46
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_5/in_0

T_13_22_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_6/in_3

End 

Net : n16_adj_1524
T_13_16_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_6/in_1

End 

Net : n22151_cascade_
T_17_15_wire_logic_cluster/lc_2/ltout
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_10
T_19_20_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_36
T_19_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_0/in_3

T_19_20_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_5/in_1

T_19_20_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_2/in_1

End 

Net : n20905_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : n20889_cascade_
T_17_15_wire_logic_cluster/lc_3/ltout
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : n22148_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_4
T_14_11_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_4_adj_1475
T_14_10_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g0_6
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g0_6
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_0_1
T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_6/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_6/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_41
T_13_15_sp4_v_t_37
T_13_18_lc_trk_g1_5
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_15_21_sp4_h_l_2
T_18_21_sp4_v_t_39
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_6/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_41
T_12_22_lc_trk_g3_1
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_13_15_sp4_v_t_36
T_13_19_sp4_v_t_41
T_13_22_lc_trk_g1_1
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_15_21_sp4_h_l_2
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_3/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_15_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_17_sp4_v_t_39
T_14_18_lc_trk_g2_7
T_14_18_wire_logic_cluster/lc_1/in_0

T_20_11_wire_logic_cluster/lc_2/out
T_20_1_sp12_v_t_23
T_20_13_sp12_v_t_23
T_20_19_lc_trk_g2_4
T_20_19_wire_logic_cluster/lc_5/in_1

T_20_11_wire_logic_cluster/lc_2/out
T_20_8_sp4_v_t_44
T_21_12_sp4_h_l_3
T_21_12_lc_trk_g0_6
T_21_12_wire_logic_cluster/lc_3/in_1

End 

Net : n12411
T_12_22_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_39
T_13_18_sp4_h_l_7
T_16_14_sp4_v_t_42
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_46
T_13_16_sp4_v_t_39
T_14_16_sp4_h_l_7
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_46
T_13_16_sp4_v_t_39
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_46
T_13_16_sp4_v_t_39
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_13_19_sp4_h_l_0
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_13_19_sp4_h_l_0
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_39
T_13_18_sp4_h_l_7
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_5/in_0

End 

Net : buf_adcdata_iac_22
T_11_19_wire_logic_cluster/lc_7/out
T_11_14_sp12_v_t_22
T_12_14_sp12_h_l_1
T_22_14_sp4_h_l_10
T_25_10_sp4_v_t_47
T_25_6_sp4_v_t_47
T_25_8_lc_trk_g3_2
T_25_8_wire_bram/ram/WDATA_5

T_11_19_wire_logic_cluster/lc_7/out
T_11_14_sp12_v_t_22
T_12_14_sp12_h_l_1
T_20_14_sp4_h_l_8
T_19_10_sp4_v_t_36
T_16_10_sp4_h_l_1
T_18_10_lc_trk_g3_4
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_5
T_15_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : n12242_cascade_
T_19_15_wire_logic_cluster/lc_5/ltout
T_19_15_wire_logic_cluster/lc_6/in_2

End 

Net : n12108_cascade_
T_20_12_wire_logic_cluster/lc_6/ltout
T_20_12_wire_logic_cluster/lc_7/in_2

End 

Net : n20599
T_19_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_37
T_21_12_sp4_h_l_0
T_20_12_lc_trk_g0_0
T_20_12_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_37
T_17_12_sp4_h_l_6
T_16_8_sp4_v_t_46
T_16_11_lc_trk_g0_6
T_16_11_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_44
T_16_14_sp4_h_l_9
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_10
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_5
T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data_iac_17
T_25_17_wire_bram/ram/RDATA_13
T_25_16_sp4_v_t_36
T_22_20_sp4_h_l_1
T_18_20_sp4_h_l_4
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vac_17
T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_17_21_sp12_h_l_1
T_21_21_sp4_h_l_4
T_24_17_sp4_v_t_41
T_25_17_sp4_h_l_9
T_25_17_lc_trk_g1_4
T_25_17_wire_bram/ram/WDATA_9

T_16_16_wire_logic_cluster/lc_5/out
T_16_9_sp12_v_t_22
T_17_21_sp12_h_l_1
T_20_21_lc_trk_g0_1
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_23
T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp12_v_t_22
T_13_8_sp12_h_l_1
T_19_8_sp4_h_l_6
T_23_8_sp4_h_l_2
T_26_4_sp4_v_t_39
T_25_7_lc_trk_g2_7
T_25_7_wire_bram/ram/WDATA_9

T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp12_v_t_22
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n9_cascade_
T_11_15_wire_logic_cluster/lc_1/ltout
T_11_15_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.cfg_buf_6
T_11_14_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/in_3

End 

Net : n22034
T_20_23_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_43
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_0/in_0

End 

Net : n22037
T_20_22_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_6
T_14_11_wire_logic_cluster/lc_6/out
T_14_11_lc_trk_g1_6
T_14_11_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_9_adj_1470
T_13_11_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_13_11_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_7/in_1

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n20587
T_11_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.adress_7_N_1340_7_cascade_
T_11_15_wire_logic_cluster/lc_2/ltout
T_11_15_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n15015
T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_5/s_r

End 

Net : RTD.n13228
T_11_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_11_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

End 

Net : VAC_FLT1
T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_17_sp12_v_t_23
T_0_29_span12_horz_0
T_2_29_sp4_h_l_3
T_0_29_span4_horz_43
T_0_25_span4_vert_t_15
T_0_28_lc_trk_g1_7
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : comm_length_2
T_20_22_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_6/in_0

T_20_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_6/in_3

End 

Net : RTD.cfg_buf_0
T_11_14_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_skipcnt_7
T_16_23_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_41
T_17_21_sp4_h_l_9
T_18_21_lc_trk_g2_1
T_18_21_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_iac_23
T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_5_19_sp12_h_l_0
T_16_7_sp12_v_t_23
T_17_7_sp12_h_l_0
T_25_7_lc_trk_g0_3
T_25_7_wire_bram/ram/WDATA_13

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : data_index_7
T_13_21_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_7
T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n19454
T_14_15_wire_logic_cluster/lc_0/cout
T_14_15_wire_logic_cluster/lc_1/in_3

Net : comm_length_0
T_21_21_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g0_4
T_21_21_input_2_6
T_21_21_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipcnt_2
T_16_23_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_47
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n62_cascade_
T_17_10_wire_logic_cluster/lc_6/ltout
T_17_10_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.n11
T_17_10_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_46
T_14_13_sp4_h_l_4
T_10_13_sp4_h_l_4
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n18466
T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_4
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.adc_state_0
T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_13_10_sp4_h_l_5
T_17_10_sp4_h_l_1
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_9_11_sp4_h_l_2
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_45
T_9_11_sp4_h_l_2
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_11_13_lc_trk_g1_5
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_9_14_sp4_h_l_10
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_8_13_sp4_h_l_5
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_9_14_sp4_h_l_10
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_7/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_9_14_sp4_h_l_10
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_15_13_sp4_v_t_47
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_3/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_40
T_9_14_sp4_h_l_10
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_0/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_5
T_11_9_sp4_v_t_40
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_1/in_0

T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : n20742
T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_7/in_3

End 

Net : n22184
T_13_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_4/in_3

End 

Net : n20849
T_13_18_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_6/in_0

End 

Net : n22103
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : n22100
T_12_19_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : comm_spi.n22670
T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_7/in_0

T_22_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g1_7
T_23_13_wire_logic_cluster/lc_2/in_0

T_22_13_wire_logic_cluster/lc_7/out
T_22_12_lc_trk_g1_7
T_22_12_wire_logic_cluster/lc_6/in_0

End 

Net : comm_spi.imosi_cascade_
T_22_13_wire_logic_cluster/lc_0/ltout
T_22_13_wire_logic_cluster/lc_1/in_2

End 

Net : comm_rx_buf_0
T_22_13_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_36
T_19_12_sp4_h_l_7
T_18_12_sp4_v_t_36
T_15_16_sp4_h_l_6
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_1

T_22_13_wire_logic_cluster/lc_2/out
T_22_11_sp12_v_t_23
T_11_11_sp12_h_l_0
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_3/in_0

T_22_13_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_36
T_19_12_sp4_h_l_7
T_18_12_sp4_v_t_36
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_47
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_36
T_19_12_sp4_h_l_7
T_18_12_sp4_v_t_36
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_1
T_19_13_sp4_v_t_42
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_2/out
T_22_12_sp4_v_t_36
T_19_12_sp4_h_l_7
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_1
T_19_9_sp4_v_t_36
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_6/in_3

End 

Net : n22022
T_13_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n22667_cascade_
T_22_13_wire_logic_cluster/lc_1/ltout
T_22_13_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n22667
T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_8_adj_1471
T_13_13_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g3_5
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_5/in_0

T_13_13_wire_logic_cluster/lc_5/out
T_14_9_sp4_v_t_46
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : n22025
T_13_21_wire_logic_cluster/lc_3/out
T_14_21_sp4_h_l_6
T_18_21_sp4_h_l_6
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_1_2
T_21_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_3
T_15_18_sp4_h_l_6
T_18_18_sp4_v_t_43
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_5/in_1

T_21_18_wire_logic_cluster/lc_3/out
T_21_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_21_lc_trk_g1_6
T_20_21_wire_logic_cluster/lc_2/in_1

T_21_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_3
T_15_18_sp4_h_l_6
T_18_18_sp4_v_t_43
T_15_22_sp4_h_l_6
T_14_22_sp4_v_t_43
T_13_23_lc_trk_g3_3
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

T_21_18_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_1/in_3

T_21_18_wire_logic_cluster/lc_3/out
T_21_9_sp12_v_t_22
T_10_21_sp12_h_l_1
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_4/in_0

T_21_18_wire_logic_cluster/lc_3/out
T_21_9_sp12_v_t_22
T_10_21_sp12_h_l_1
T_14_21_lc_trk_g1_2
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : n12397
T_13_18_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_8
T_18_16_sp4_h_l_8
T_19_16_lc_trk_g2_0
T_19_16_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_45
T_14_16_sp4_h_l_8
T_18_16_sp4_h_l_8
T_19_16_lc_trk_g2_0
T_19_16_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_45
T_10_20_sp4_h_l_8
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g1_0
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_1_5
T_20_18_wire_logic_cluster/lc_4/out
T_13_18_sp12_h_l_0
T_16_18_sp4_h_l_5
T_15_18_sp4_v_t_40
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_4/out
T_19_18_sp4_h_l_0
T_22_14_sp4_v_t_37
T_22_10_sp4_v_t_45
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_4/out
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_37
T_18_22_sp4_v_t_38
T_17_24_lc_trk_g1_3
T_17_24_input_2_4
T_17_24_wire_logic_cluster/lc_4/in_2

T_20_18_wire_logic_cluster/lc_4/out
T_20_17_sp4_v_t_40
T_17_21_sp4_h_l_5
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_10_9_0_
T_14_15_wire_logic_cluster/carry_in_mux/cout
T_14_15_wire_logic_cluster/lc_0/in_3

Net : n22226
T_14_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_43
T_16_21_sp4_h_l_0
T_20_21_sp4_h_l_8
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_5/in_3

End 

Net : n22229
T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g2_5
T_20_21_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_11
T_25_23_wire_bram/ram/RDATA_13
T_26_20_sp4_v_t_45
T_23_20_sp4_h_l_2
T_19_20_sp4_h_l_10
T_15_20_sp4_h_l_10
T_18_16_sp4_v_t_41
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_0_0
T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_15_18_sp4_h_l_1
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_5/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_15_18_sp4_h_l_1
T_11_18_sp4_h_l_9
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_18_18_sp4_v_t_42
T_15_22_sp4_h_l_0
T_14_18_sp4_v_t_37
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_7/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_18_10_sp4_v_t_39
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_18_18_sp4_v_t_42
T_15_22_sp4_h_l_0
T_14_18_sp4_v_t_37
T_13_22_lc_trk_g1_0
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_18_14_sp4_v_t_43
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_18_18_sp4_v_t_42
T_17_20_lc_trk_g0_7
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : n11866
T_14_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_47
T_16_19_sp4_h_l_10
T_19_15_sp4_v_t_47
T_20_15_sp4_h_l_3
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_47
T_16_19_sp4_h_l_10
T_19_15_sp4_v_t_47
T_20_15_sp4_h_l_3
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

T_14_22_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_47
T_16_19_sp4_h_l_10
T_19_15_sp4_v_t_47
T_20_15_sp4_h_l_3
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_0/cen

End 

Net : n21965_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : n21962_cascade_
T_18_16_wire_logic_cluster/lc_2/ltout
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1505_cascade_
T_18_16_wire_logic_cluster/lc_0/ltout
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : n20930_cascade_
T_18_16_wire_logic_cluster/lc_1/ltout
T_18_16_wire_logic_cluster/lc_2/in_2

End 

Net : data_cntvec_6
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_18_15_sp4_v_t_36
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_22_15_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_6/in_1

End 

Net : n22202
T_13_18_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_47
T_13_10_sp4_v_t_43
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_4/in_0

End 

Net : n22205
T_12_11_wire_logic_cluster/lc_4/out
T_13_11_sp12_h_l_0
T_16_11_sp4_h_l_5
T_19_11_sp4_v_t_40
T_19_12_lc_trk_g2_0
T_19_12_wire_logic_cluster/lc_5/in_3

End 

Net : n20844_cascade_
T_19_12_wire_logic_cluster/lc_5/ltout
T_19_12_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n13192
T_12_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : buf_dds1_15
T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_13_19_sp4_v_t_39
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : data_index_8
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_sp4_h_l_3
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g0_7
T_14_21_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_sp4_h_l_3
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : n12467
T_21_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_4
T_21_17_sp4_v_t_41
T_22_21_sp4_h_l_10
T_18_21_sp4_h_l_10
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_4/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_4
T_21_17_sp4_v_t_41
T_22_21_sp4_h_l_10
T_18_21_sp4_h_l_10
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_37
T_19_20_sp4_h_l_5
T_18_20_sp4_v_t_46
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_22_16_sp4_v_t_37
T_19_20_sp4_h_l_5
T_18_20_sp4_v_t_46
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_4
T_21_17_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_4
T_21_17_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_22_17_sp4_h_l_4
T_21_17_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_1/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_15_sp12_v_t_23
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_5/in_3

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_7/in_3

End 

Net : n26_adj_1498_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : n9
T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_22_16_sp4_h_l_9
T_21_16_sp4_v_t_38
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_37
T_11_18_sp4_h_l_0
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_0/in_0

End 

Net : data_cntvec_5
T_19_19_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_sp12_h_l_1
T_21_19_lc_trk_g1_6
T_21_19_wire_logic_cluster/lc_7/in_0

T_19_19_wire_logic_cluster/lc_5/out
T_19_19_sp12_h_l_1
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_5/in_1

End 

Net : n21067
T_17_24_wire_logic_cluster/lc_7/out
T_15_24_sp12_h_l_1
T_14_12_sp12_v_t_22
T_15_12_sp12_h_l_1
T_19_12_lc_trk_g0_2
T_19_12_wire_logic_cluster/lc_0/in_0

End 

Net : n19_adj_1526_cascade_
T_12_15_wire_logic_cluster/lc_4/ltout
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : acadc_skipcnt_12
T_16_24_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_43
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_0/in_0

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_3/in_1

End 

Net : IAC_OSR1
T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_11_20_sp4_h_l_3
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_10_18_sp12_h_l_1
T_9_18_sp12_v_t_22
T_10_30_sp12_h_l_1
T_16_30_sp4_h_l_6
T_19_30_sp4_v_t_43
T_19_33_lc_trk_g0_3
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n30_adj_1511_cascade_
T_18_18_wire_logic_cluster/lc_2/ltout
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22121
T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_38
T_15_15_sp4_h_l_8
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_3/in_1

End 

Net : n22181_cascade_
T_18_18_wire_logic_cluster/lc_1/ltout
T_18_18_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_12
T_25_22_wire_bram/ram/RDATA_5
T_25_19_sp4_v_t_44
T_22_19_sp4_h_l_9
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_2/in_1

End 

Net : n20834
T_13_17_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_36
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_3/in_0

End 

Net : n21230
T_22_19_wire_logic_cluster/lc_2/out
T_23_18_sp4_v_t_37
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_3
T_18_18_lc_trk_g2_6
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_8
T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : n22178_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : n22118
T_13_15_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : n30_adj_1535_cascade_
T_18_10_wire_logic_cluster/lc_6/ltout
T_18_10_wire_logic_cluster/lc_7/in_2

End 

Net : n22160
T_15_13_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_47
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : n22163
T_16_15_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_36
T_16_10_sp4_v_t_44
T_17_10_sp4_h_l_9
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : n8_adj_1563
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : n20856
T_18_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_1_4
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_18_sp4_v_t_40
T_17_21_lc_trk_g1_0
T_17_21_wire_logic_cluster/lc_1/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_19_18_sp4_h_l_6
T_22_14_sp4_v_t_43
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_17_14_sp4_v_t_41
T_17_10_sp4_v_t_37
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_22_lc_trk_g1_2
T_12_22_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_21_lc_trk_g1_7
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_21_18_sp4_v_t_46
T_21_20_lc_trk_g2_3
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : n10_adj_1613
T_18_22_wire_logic_cluster/lc_7/out
T_8_22_sp12_h_l_1
T_14_22_lc_trk_g0_6
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : acadc_skipcnt_10
T_16_24_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_39
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g3_1
T_16_24_wire_logic_cluster/lc_1/in_1

End 

Net : n22241_cascade_
T_21_14_wire_logic_cluster/lc_2/ltout
T_21_14_wire_logic_cluster/lc_3/in_2

End 

Net : n2_adj_1575_cascade_
T_21_14_wire_logic_cluster/lc_1/ltout
T_21_14_wire_logic_cluster/lc_2/in_2

End 

Net : n20797
T_20_23_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_36
T_21_20_sp4_h_l_6
T_20_20_lc_trk_g0_6
T_20_20_input_2_0
T_20_20_wire_logic_cluster/lc_0/in_2

End 

Net : n16_adj_1503
T_20_22_wire_logic_cluster/lc_1/out
T_20_23_lc_trk_g0_1
T_20_23_wire_logic_cluster/lc_6/in_1

End 

Net : acadc_skipcnt_14
T_16_24_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_46
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_3/in_0

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_lc_trk_g3_5
T_16_24_wire_logic_cluster/lc_5/in_1

End 

Net : n26_adj_1510
T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : data_cntvec_4
T_19_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/in_3

T_19_19_wire_logic_cluster/lc_4/out
T_20_19_sp4_h_l_8
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_15
T_25_19_wire_bram/ram/RDATA_13
T_23_19_sp4_h_l_1
T_22_19_sp4_v_t_42
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_1/in_1

End 

Net : n21959
T_21_17_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_39
T_21_18_lc_trk_g0_7
T_21_18_wire_logic_cluster/lc_2/in_1

End 

Net : n19_adj_1516
T_15_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_42
T_16_18_sp4_h_l_0
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_4/in_0

End 

Net : n21956
T_21_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_5/in_0

End 

Net : n11931
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_sp4_h_l_1
T_17_18_sp4_v_t_36
T_18_22_sp4_h_l_7
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_sp4_h_l_1
T_17_18_sp4_v_t_36
T_18_22_sp4_h_l_7
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_44
T_15_21_sp4_h_l_9
T_19_21_sp4_h_l_0
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_sp4_h_l_1
T_13_18_sp4_v_t_36
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_sp4_h_l_1
T_13_18_sp4_v_t_36
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_40
T_16_20_sp4_h_l_11
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_40
T_16_20_sp4_h_l_11
T_18_20_lc_trk_g2_6
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

End 

Net : n20962
T_16_15_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_2
T_21_14_sp4_h_l_5
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_0/in_0

End 

Net : n22238
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g2_0
T_21_14_wire_logic_cluster/lc_2/in_0

End 

Net : acadc_skipcnt_11
T_16_24_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_3/in_1

T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_9
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : n8_adj_1559
T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_iac_21
T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_12_12_sp12_h_l_1
T_22_12_sp4_h_l_10
T_25_8_sp4_v_t_41
T_25_9_lc_trk_g2_1
T_25_9_wire_bram/ram/WDATA_13

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_iac_17
T_12_19_wire_logic_cluster/lc_1/out
T_8_19_sp12_h_l_1
T_20_19_sp12_h_l_1
T_22_19_sp4_h_l_2
T_25_15_sp4_v_t_45
T_25_17_lc_trk_g3_0
T_25_17_wire_bram/ram/WDATA_13

T_12_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vac_20
T_10_11_wire_logic_cluster/lc_0/out
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_25_7_sp4_v_t_40
T_25_10_lc_trk_g1_0
T_25_10_wire_bram/ram/WDATA_1

T_10_11_wire_logic_cluster/lc_0/out
T_7_11_sp12_h_l_0
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_4/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g1_0
T_10_11_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_iac_16
T_11_20_wire_logic_cluster/lc_1/out
T_7_20_sp12_h_l_1
T_19_20_sp12_h_l_1
T_23_20_sp4_h_l_4
T_26_16_sp4_v_t_41
T_25_18_lc_trk_g1_4
T_25_18_wire_bram/ram/WDATA_5

T_11_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g1_1
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vac_8
T_15_19_wire_logic_cluster/lc_0/out
T_15_15_sp12_v_t_23
T_16_27_sp12_h_l_0
T_23_27_sp4_h_l_9
T_26_23_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_wire_bram/ram/WDATA_1

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_vac_21
T_12_10_wire_logic_cluster/lc_2/out
T_12_8_sp12_v_t_23
T_13_8_sp12_h_l_0
T_22_8_sp4_h_l_11
T_25_8_sp4_v_t_46
T_25_9_lc_trk_g3_6
T_25_9_wire_bram/ram/WDATA_9

T_12_10_wire_logic_cluster/lc_2/out
T_10_10_sp4_h_l_1
T_13_10_sp4_v_t_36
T_13_14_sp4_v_t_44
T_13_18_lc_trk_g0_1
T_13_18_wire_logic_cluster/lc_4/in_1

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_iac_20
T_11_9_wire_logic_cluster/lc_2/out
T_6_9_sp12_h_l_0
T_18_9_sp12_h_l_0
T_23_9_sp4_h_l_7
T_26_9_sp4_v_t_42
T_25_10_lc_trk_g3_2
T_25_10_wire_bram/ram/WDATA_5

T_11_9_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_37
T_13_12_sp4_h_l_0
T_17_12_sp4_h_l_0
T_19_12_lc_trk_g2_5
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_iac_18
T_11_20_wire_logic_cluster/lc_7/out
T_11_15_sp12_v_t_22
T_12_15_sp12_h_l_1
T_22_15_sp4_h_l_10
T_25_15_sp4_v_t_47
T_25_16_lc_trk_g2_7
T_25_16_wire_bram/ram/WDATA_5

T_11_20_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_39
T_13_17_sp4_h_l_2
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g0_7
T_11_20_input_2_7
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : comm_buf_1_7
T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_21_17_sp4_v_t_42
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_21_17_sp4_v_t_37
T_21_20_lc_trk_g0_5
T_21_20_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_21_17_sp4_v_t_42
T_18_21_sp4_h_l_7
T_17_21_sp4_v_t_42
T_17_22_lc_trk_g3_2
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

T_20_16_wire_logic_cluster/lc_0/out
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_5
T_15_16_sp4_v_t_46
T_15_20_sp4_v_t_46
T_15_22_lc_trk_g3_3
T_15_22_input_2_2
T_15_22_wire_logic_cluster/lc_2/in_2

T_20_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_0/out
T_21_13_sp4_v_t_41
T_21_17_sp4_v_t_42
T_18_21_sp4_h_l_7
T_17_21_lc_trk_g1_7
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19452
T_14_14_wire_logic_cluster/lc_6/cout
T_14_14_wire_logic_cluster/lc_7/in_3

Net : n21046
T_19_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_11
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : n19_adj_1631
T_12_10_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_2/in_0

End 

Net : n22193_cascade_
T_20_17_wire_logic_cluster/lc_2/ltout
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_iac_9
T_25_25_wire_bram/ram/RDATA_13
T_25_21_sp4_v_t_41
T_25_17_sp4_v_t_42
T_22_17_sp4_h_l_1
T_21_17_lc_trk_g1_1
T_21_17_wire_logic_cluster/lc_1/in_1

End 

Net : n21270
T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : n30_adj_1523_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1634
T_14_9_wire_logic_cluster/lc_7/out
T_13_9_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_2/in_3

End 

Net : n22190_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : comm_index_1
T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_17_9_sp4_v_t_44
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_42
T_18_16_sp4_h_l_0
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_17_15_sp12_h_l_1
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_22_13_sp4_h_l_3
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_17_9_sp4_v_t_44
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_17_15_sp12_h_l_1
T_18_15_lc_trk_g0_5
T_18_15_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_22_13_sp4_h_l_10
T_21_13_lc_trk_g1_2
T_21_13_input_2_5
T_21_13_wire_logic_cluster/lc_5/in_2

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_39
T_21_12_lc_trk_g3_7
T_21_12_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_39
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_13_sp4_h_l_4
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_39
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_11_sp4_v_t_39
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_6/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_1/in_3

End 

Net : n22_adj_1632
T_12_9_wire_logic_cluster/lc_2/out
T_12_9_sp4_h_l_9
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_7/in_1

End 

Net : n21_adj_1618
T_17_16_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_12_adj_1467
T_13_12_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_46
T_14_12_lc_trk_g3_3
T_14_12_input_2_4
T_14_12_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g3_1
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n21145_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n18479
T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.avg_cnt_1
T_9_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_2
T_13_11_sp4_v_t_42
T_13_14_lc_trk_g1_2
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n21
T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.cmd_rdadcbuf_10
T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : n26_adj_1541_cascade_
T_19_14_wire_logic_cluster/lc_2/ltout
T_19_14_wire_logic_cluster/lc_3/in_2

End 

Net : n22097_cascade_
T_19_14_wire_logic_cluster/lc_5/ltout
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : n20837_cascade_
T_19_14_wire_logic_cluster/lc_3/ltout
T_19_14_wire_logic_cluster/lc_4/in_2

End 

Net : n22094_cascade_
T_19_14_wire_logic_cluster/lc_4/ltout
T_19_14_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_11
T_19_20_wire_logic_cluster/lc_3/out
T_19_11_sp12_v_t_22
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_2/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.avg_cnt_2
T_9_11_wire_logic_cluster/lc_2/out
T_10_10_sp4_v_t_37
T_11_14_sp4_h_l_6
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_2/in_1

End 

Net : n20824
T_13_23_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_44
T_13_16_sp4_v_t_44
T_14_16_sp4_h_l_2
T_14_16_lc_trk_g0_7
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : n20798
T_17_18_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_43
T_18_20_sp4_h_l_0
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_0/in_0

End 

Net : n19_adj_1502
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_vac_15
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_7
T_19_16_sp4_h_l_3
T_23_16_sp4_h_l_11
T_26_16_sp4_v_t_46
T_25_19_lc_trk_g3_6
T_25_19_wire_bram/ram/WDATA_9

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_1/in_0

End 

Net : buf_cfgRTD_6
T_15_15_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_47
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_5/out
T_7_15_sp12_h_l_1
T_11_15_lc_trk_g1_2
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

T_15_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_7
T_12_11_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_15_15_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_47
T_12_15_sp4_h_l_3
T_11_15_sp4_v_t_44
T_11_17_lc_trk_g2_1
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : adc_state_3
T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_4/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_13_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_5/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_43
T_12_11_lc_trk_g2_3
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g0_6
T_14_10_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_6/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g1_6
T_14_10_input_2_1
T_14_10_wire_logic_cluster/lc_1/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_10_sp12_v_t_22
T_12_10_sp12_h_l_1
T_14_10_lc_trk_g1_6
T_14_10_input_2_7
T_14_10_wire_logic_cluster/lc_7/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_13_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_47
T_11_12_lc_trk_g3_7
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_14_9_sp4_v_t_36
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_1/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_1/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_sp4_h_l_7
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n19451
T_14_14_wire_logic_cluster/lc_5/cout
T_14_14_wire_logic_cluster/lc_6/in_3

Net : n21320
T_24_20_wire_logic_cluster/lc_4/out
T_24_18_sp4_v_t_37
T_21_18_sp4_h_l_0
T_21_18_lc_trk_g1_5
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data_iac_10
T_25_24_wire_bram/ram/RDATA_5
T_25_20_sp4_v_t_41
T_22_20_sp4_h_l_4
T_24_20_lc_trk_g2_1
T_24_20_wire_logic_cluster/lc_4/in_1

End 

Net : n20668
T_21_15_wire_logic_cluster/lc_0/out
T_21_3_sp12_v_t_23
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_21_3_sp12_v_t_23
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_4/in_1

End 

Net : n17738
T_21_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_rdadctmp_10_adj_1469
T_13_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g3_7
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

End 

Net : n8_adj_1555
T_13_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.avg_cnt_6
T_9_11_wire_logic_cluster/lc_6/out
T_10_10_sp4_v_t_45
T_11_14_sp4_h_l_2
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : n20809
T_21_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_2/in_0

End 

Net : acadc_skipcnt_15
T_16_24_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_36
T_17_21_sp4_h_l_1
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_6/in_0

T_16_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g3_6
T_16_24_wire_logic_cluster/lc_6/in_1

End 

Net : n12235
T_22_14_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g0_0
T_22_15_input_2_6
T_22_15_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data_iac_22
T_25_8_wire_bram/ram/RDATA_5
T_20_8_sp12_h_l_0
T_20_8_lc_trk_g0_3
T_20_8_wire_logic_cluster/lc_2/in_1

End 

Net : n21038
T_20_8_wire_logic_cluster/lc_2/out
T_20_8_sp4_h_l_9
T_19_8_sp4_v_t_44
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_4/in_1

End 

Net : n20983
T_19_16_wire_logic_cluster/lc_5/out
T_19_9_sp12_v_t_22
T_19_12_lc_trk_g2_2
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadcbuf_11
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_39
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_5/in_3

End 

Net : n22070_cascade_
T_18_10_wire_logic_cluster/lc_4/ltout
T_18_10_wire_logic_cluster/lc_5/in_2

End 

Net : n22073_cascade_
T_18_10_wire_logic_cluster/lc_5/ltout
T_18_10_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipcnt_13
T_16_24_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_45
T_17_20_sp4_h_l_1
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_7/in_1

T_16_24_wire_logic_cluster/lc_4/out
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_1_3
T_18_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_45
T_18_19_sp4_v_t_45
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_37
T_15_13_sp4_h_l_0
T_11_13_sp4_h_l_3
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_1/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_45
T_18_19_sp4_v_t_45
T_15_19_sp4_h_l_8
T_11_19_sp4_h_l_8
T_12_19_lc_trk_g2_0
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_18_17_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_18_15_sp4_v_t_45
T_18_19_sp4_v_t_45
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_3/in_3

End 

Net : n12_adj_1649
T_21_11_wire_logic_cluster/lc_4/out
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_3/in_1

End 

Net : data_index_9
T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_6/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : n20599_cascade_
T_19_15_wire_logic_cluster/lc_6/ltout
T_19_15_wire_logic_cluster/lc_7/in_2

End 

Net : data_cntvec_15
T_19_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_3
T_21_20_lc_trk_g2_6
T_21_20_input_2_4
T_21_20_wire_logic_cluster/lc_4/in_2

T_19_20_wire_logic_cluster/lc_7/out
T_19_20_sp4_h_l_3
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n19450
T_14_14_wire_logic_cluster/lc_4/cout
T_14_14_wire_logic_cluster/lc_5/in_3

Net : buf_cfgRTD_1
T_13_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_44
T_10_17_sp4_h_l_3
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_44
T_13_13_sp4_v_t_44
T_12_15_lc_trk_g2_1
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_1
T_12_14_sp4_v_t_43
T_9_14_sp4_h_l_0
T_11_14_lc_trk_g3_5
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_vac_9
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_9
T_18_19_sp4_v_t_44
T_19_23_sp4_h_l_9
T_23_23_sp4_h_l_5
T_26_23_sp4_v_t_40
T_25_25_lc_trk_g0_5
T_25_25_wire_bram/ram/WDATA_9

T_15_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_vac_10
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp12_h_l_0
T_23_19_sp4_h_l_9
T_26_19_sp4_v_t_39
T_26_23_sp4_v_t_39
T_25_24_lc_trk_g2_7
T_25_24_wire_bram/ram/WDATA_1

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_11_adj_1468
T_13_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g1_0
T_14_12_input_2_3
T_14_12_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : buf_cfgRTD_4
T_13_19_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_16_lc_trk_g3_5
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_13_11_sp4_v_t_46
T_13_15_lc_trk_g1_3
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_36
T_11_17_sp4_h_l_7
T_11_17_lc_trk_g1_2
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.cmd_rdadctmp_23
T_16_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_8
T_11_14_sp4_h_l_4
T_14_10_sp4_v_t_41
T_14_13_lc_trk_g0_1
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g0_0
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

End 

Net : n22223_cascade_
T_19_18_wire_logic_cluster/lc_5/ltout
T_19_18_wire_logic_cluster/lc_6/in_2

End 

Net : n22040
T_12_20_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_44
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds1_7
T_15_22_wire_logic_cluster/lc_2/out
T_10_22_sp12_h_l_0
T_20_22_lc_trk_g0_7
T_20_22_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_2/out
T_10_22_sp12_h_l_0
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_2/in_0

End 

Net : n22112
T_18_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g0_3
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : n22115_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : n22043
T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_14_18_sp12_h_l_0
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadcbuf_12
T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_7_12_sp12_h_l_0
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n20555
T_10_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_9
T_11_10_sp4_v_t_38
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : ADC_VDC.n10
T_9_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g1_0
T_10_13_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.n31_cascade_
T_10_14_wire_logic_cluster/lc_5/ltout
T_10_14_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n20562
T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n21224_cascade_
T_10_14_wire_logic_cluster/lc_4/ltout
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.bit_cnt_0
T_10_12_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_8
T_19_20_wire_logic_cluster/lc_0/out
T_19_17_sp4_v_t_40
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_2/in_3

T_19_20_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_0/in_1

End 

Net : n20917_cascade_
T_19_18_wire_logic_cluster/lc_2/ltout
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1522_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : data_cntvec_1
T_19_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_43
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_1/out
T_18_19_sp4_h_l_10
T_22_19_sp4_h_l_1
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_1/in_1

End 

Net : n22220_cascade_
T_19_18_wire_logic_cluster/lc_4/ltout
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : n20919_cascade_
T_19_18_wire_logic_cluster/lc_3/ltout
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : acadc_skipcnt_1
T_16_23_wire_logic_cluster/lc_0/out
T_16_21_sp4_v_t_45
T_17_21_sp4_h_l_8
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_0/in_1

End 

Net : n23_adj_1527
T_21_19_wire_logic_cluster/lc_6/out
T_12_19_sp12_h_l_0
T_16_19_lc_trk_g0_3
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n19449
T_14_14_wire_logic_cluster/lc_3/cout
T_14_14_wire_logic_cluster/lc_4/in_3

Net : buf_dds0_7
T_17_22_wire_logic_cluster/lc_3/out
T_11_22_sp12_h_l_1
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_3/out
T_15_22_sp4_h_l_3
T_14_22_sp4_v_t_44
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_1/in_3

T_17_22_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_19
T_13_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_9
T_17_19_sp4_h_l_5
T_21_19_sp4_h_l_5
T_24_15_sp4_v_t_46
T_25_15_sp4_h_l_11
T_25_15_lc_trk_g1_6
T_25_15_wire_bram/ram/WDATA_13

T_13_19_wire_logic_cluster/lc_2/out
T_8_19_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_14_lc_trk_g2_3
T_19_14_input_2_1
T_19_14_wire_logic_cluster/lc_1/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_3

End 

Net : n16_adj_1515
T_14_21_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_41
T_15_17_sp4_h_l_9
T_19_17_sp4_h_l_0
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_0
T_14_18_wire_logic_cluster/lc_7/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_46
T_16_14_sp4_h_l_11
T_20_14_sp4_h_l_2
T_24_14_sp4_h_l_2
T_25_14_lc_trk_g3_2
T_25_14_wire_bram/ram/WDATA_5

T_14_18_wire_logic_cluster/lc_7/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_46
T_16_14_sp4_h_l_11
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.bit_cnt_2
T_10_12_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_2/in_1

End 

Net : acadc_skipcnt_4
T_16_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_11
T_19_19_sp4_v_t_46
T_18_21_lc_trk_g0_0
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : data_cntvec_14
T_19_20_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_6/in_1

End 

Net : n22016
T_13_18_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_43
T_14_16_sp4_h_l_6
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : n22019
T_15_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_19_16_sp4_v_t_45
T_19_18_lc_trk_g2_0
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.bit_cnt_1
T_10_12_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g1_1
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_1/in_1

End 

Net : comm_length_1
T_21_21_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_42
T_21_16_sp4_v_t_47
T_18_16_sp4_h_l_10
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_42
T_21_16_sp4_v_t_47
T_21_12_sp4_v_t_47
T_21_15_lc_trk_g1_7
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

End 

Net : RTD.n10
T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_4
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.cfg_buf_4
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_4/in_3

End 

Net : eis_state_1
T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_17_18_sp4_h_l_2
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_43
T_17_15_sp4_v_t_44
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_47
T_17_16_sp4_h_l_10
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_17_22_sp4_h_l_8
T_17_22_lc_trk_g0_5
T_17_22_input_2_5
T_17_22_wire_logic_cluster/lc_5/in_2

T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_17_22_sp4_h_l_8
T_17_22_lc_trk_g0_5
T_17_22_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_43
T_17_15_sp4_v_t_44
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_3/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g3_7
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_15_adj_1464
T_13_13_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g2_3
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : n20906
T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : data_cntvec_12
T_19_20_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_5/in_0

T_19_20_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_18
T_25_16_wire_bram/ram/RDATA_5
T_25_15_sp4_v_t_36
T_22_15_sp4_h_l_7
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_5/in_1

End 

Net : n30_adj_1648
T_15_9_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_43
T_16_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data_iac_2
T_25_12_wire_bram/ram/RDATA_5
T_26_9_sp4_v_t_45
T_23_9_sp4_h_l_2
T_19_9_sp4_h_l_5
T_15_9_sp4_h_l_1
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n20750_cascade_
T_11_11_wire_logic_cluster/lc_6/ltout
T_11_11_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.n7_adj_1411
T_10_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_6/in_3

T_10_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.n72
T_11_11_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n47
T_11_12_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_36
T_12_13_sp4_h_l_7
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/cen

End 

Net : ADC_VDC.bit_cnt_5
T_10_12_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n11766
T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

T_17_10_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_39
T_14_12_sp4_h_l_7
T_10_12_sp4_h_l_7
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VDC.n62
T_17_10_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g1_6
T_17_10_input_2_5
T_17_10_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadcbuf_13
T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g0_5
T_14_12_input_2_5
T_14_12_wire_logic_cluster/lc_5/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_43
T_12_11_sp4_h_l_0
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : VAC_OSR1
T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp12_v_t_22
T_0_30_span12_horz_1
T_0_30_lc_trk_g1_1
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : acadc_skipcnt_9
T_16_24_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_36
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_6/in_1

T_16_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g3_0
T_16_24_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata_iac_15
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_14_19_sp4_v_t_46
T_15_23_sp4_h_l_5
T_19_23_sp4_h_l_5
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_5_19_sp12_h_l_1
T_17_19_sp12_h_l_1
T_25_19_lc_trk_g1_2
T_25_19_wire_bram/ram/WDATA_13

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n19448
T_14_14_wire_logic_cluster/lc_2/cout
T_14_14_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_13_adj_1466
T_13_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.cfg_buf_2
T_13_16_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : n20836
T_20_22_wire_logic_cluster/lc_2/out
T_20_12_sp12_v_t_23
T_20_12_sp4_v_t_45
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_4/in_0

End 

Net : data_idxvec_13
T_16_18_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_39
T_13_20_sp4_h_l_2
T_13_20_lc_trk_g0_7
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : n23_adj_1540
T_19_23_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_vac_0
T_13_9_wire_logic_cluster/lc_7/out
T_13_4_sp12_v_t_22
T_14_4_sp12_h_l_1
T_25_4_sp12_v_t_22
T_25_14_lc_trk_g2_5
T_25_14_wire_bram/ram/WDATA_1

T_13_9_wire_logic_cluster/lc_7/out
T_13_8_sp4_v_t_46
T_14_12_sp4_h_l_11
T_17_12_sp4_v_t_41
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_1

T_13_9_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g2_7
T_13_9_input_2_7
T_13_9_wire_logic_cluster/lc_7/in_2

End 

Net : n30_adj_1627
T_13_9_wire_logic_cluster/lc_4/out
T_13_1_sp12_v_t_23
T_14_13_sp12_h_l_0
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data_iac_7
T_8_7_wire_bram/ram/RDATA_13
T_8_0_span12_vert_16
T_9_9_sp12_h_l_0
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_4/in_1

End 

Net : buf_cfgRTD_5
T_14_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_40
T_12_18_sp4_h_l_10
T_11_14_sp4_v_t_47
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_40
T_12_18_sp4_h_l_10
T_11_14_sp4_v_t_47
T_11_15_lc_trk_g2_7
T_11_15_input_2_5
T_11_15_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_11_14_lc_trk_g0_5
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : n20695_cascade_
T_20_15_wire_logic_cluster/lc_2/ltout
T_20_15_wire_logic_cluster/lc_3/in_2

End 

Net : data_idxvec_12
T_16_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.adc_state_1
T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_7/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_10_11_lc_trk_g2_7
T_10_11_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_10_11_lc_trk_g2_7
T_10_11_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_10_11_lc_trk_g2_7
T_10_11_wire_logic_cluster/lc_4/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_17_2_sp12_v_t_22
T_17_10_lc_trk_g3_1
T_17_10_wire_logic_cluster/lc_5/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_42
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_11_12_sp4_h_l_3
T_13_12_lc_trk_g3_6
T_13_12_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_6/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_5/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_42
T_11_11_sp4_h_l_0
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_42
T_11_11_sp4_h_l_0
T_11_11_lc_trk_g1_5
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_11_12_sp4_h_l_3
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_11_12_sp4_h_l_3
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_0/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_3/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_11_12_sp4_h_l_3
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_4/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_10_sp4_v_t_39
T_11_10_sp4_h_l_7
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_2/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_6_14_sp12_h_l_1
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_0/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_1/in_3

End 

Net : n14_adj_1572
T_12_13_wire_logic_cluster/lc_4/out
T_5_13_sp12_h_l_0
T_16_13_sp12_v_t_23
T_16_17_sp4_v_t_41
T_13_21_sp4_h_l_4
T_17_21_sp4_h_l_7
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_6/in_0

T_12_13_wire_logic_cluster/lc_4/out
T_5_13_sp12_h_l_0
T_16_13_sp12_v_t_23
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_1_6
T_18_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_41
T_19_19_sp4_v_t_37
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_1/in_0

T_18_16_wire_logic_cluster/lc_4/out
T_11_16_sp12_h_l_0
T_18_16_sp4_h_l_9
T_21_12_sp4_v_t_38
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_4/out
T_19_16_sp4_h_l_8
T_22_16_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_41
T_19_19_sp4_v_t_37
T_16_23_sp4_h_l_5
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_41
T_19_19_sp4_v_t_37
T_16_23_sp4_h_l_5
T_15_19_sp4_v_t_40
T_15_22_lc_trk_g0_0
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_18_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_40
T_18_19_sp4_v_t_40
T_17_21_lc_trk_g1_5
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : n22067
T_20_17_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_3/in_1

End 

Net : n19_adj_1520
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_6
T_18_20_sp4_h_l_6
T_21_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_5/in_0

End 

Net : n22064_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadcbuf_14
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_input_2_6
T_14_12_wire_logic_cluster/lc_6/in_2

T_14_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : n12441
T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_sp4_h_l_5
T_21_19_sp4_v_t_40
T_21_20_lc_trk_g2_0
T_21_20_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_17_19_sp4_h_l_8
T_16_19_sp4_v_t_45
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_19_17_sp4_v_t_44
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_17_sp4_v_t_45
T_17_21_lc_trk_g2_0
T_17_21_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : n8_adj_1557
T_14_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g2_4
T_13_21_wire_logic_cluster/lc_0/in_0

End 

Net : n9_adj_1415
T_18_22_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_45
T_16_19_sp4_h_l_8
T_18_19_lc_trk_g3_5
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

End 

Net : n8_adj_1576
T_21_13_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : n1272_cascade_
T_21_13_wire_logic_cluster/lc_3/ltout
T_21_13_wire_logic_cluster/lc_4/in_2

End 

Net : n21037
T_17_23_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_42
T_18_11_sp4_v_t_42
T_18_7_sp4_v_t_42
T_18_10_lc_trk_g0_2
T_18_10_input_2_4
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19447
T_14_14_wire_logic_cluster/lc_1/cout
T_14_14_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadctmp_14_adj_1465
T_13_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n14617
T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_22_13_lc_trk_g3_0
T_22_13_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_11_sp4_v_t_37
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.avg_cnt_11
T_9_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_6
T_13_12_sp4_v_t_46
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_vac_22
T_12_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_10
T_17_11_sp4_h_l_1
T_16_11_sp4_v_t_42
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_sp12_h_l_1
T_22_11_sp4_h_l_10
T_25_7_sp4_v_t_47
T_25_8_lc_trk_g2_7
T_25_8_wire_bram/ram/WDATA_1

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_sp12_h_l_1
T_12_11_lc_trk_g1_2
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

End 

Net : n9_adj_1416
T_14_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_44
T_12_18_sp4_h_l_2
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : buf_cfgRTD_0
T_13_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_5
T_12_15_sp4_v_t_40
T_11_17_lc_trk_g0_5
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_5
T_12_15_sp4_v_t_40
T_9_15_sp4_h_l_11
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_sp4_h_l_5
T_12_15_sp4_v_t_40
T_12_11_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : n8_adj_1567_cascade_
T_18_19_wire_logic_cluster/lc_3/ltout
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : n17411
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n20750
T_11_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n12823
T_11_11_wire_logic_cluster/lc_5/out
T_11_10_sp4_v_t_42
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/cen

End 

Net : RTD.cfg_buf_7
T_13_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g2_7
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : n11401
T_14_22_wire_logic_cluster/lc_1/out
T_14_22_sp4_h_l_7
T_14_22_lc_trk_g0_2
T_14_22_wire_logic_cluster/lc_2/cen

End 

Net : n4_adj_1598_cascade_
T_21_13_wire_logic_cluster/lc_1/ltout
T_21_13_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadcbuf_15
T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_6
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : n24_adj_1622_cascade_
T_17_16_wire_logic_cluster/lc_6/ltout
T_17_16_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadcbuf_16
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g1_0
T_14_13_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_0/out
T_13_13_sp4_h_l_8
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data_iac_6
T_8_8_wire_bram/ram/RDATA_5
T_8_0_span12_vert_19
T_9_10_sp12_h_l_0
T_13_10_lc_trk_g0_3
T_13_10_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1630
T_13_10_wire_logic_cluster/lc_4/out
T_13_9_sp4_v_t_40
T_14_13_sp4_h_l_11
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : n30_adj_1638
T_12_9_wire_logic_cluster/lc_6/out
T_12_9_sp4_h_l_1
T_15_9_sp4_v_t_36
T_16_13_sp4_h_l_7
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_4
T_8_10_wire_bram/ram/RDATA_5
T_9_9_sp4_v_t_37
T_10_9_sp4_h_l_5
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : n8_adj_1530
T_21_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_40
T_19_13_sp4_h_l_5
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_skipcnt_3
T_16_23_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_5/in_1

T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_16_adj_1463
T_13_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g0_6
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : buf_cfgRTD_2
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g0_4
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_11_17_lc_trk_g1_0
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_45
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.n19446
T_14_14_wire_logic_cluster/lc_0/cout
T_14_14_wire_logic_cluster/lc_1/in_3

Net : data_count_2
T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2
T_25_8_upADDR_2
T_25_8_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_23_31_sp4_h_l_9
T_26_27_sp4_v_t_38
T_26_23_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_4_7_sp12_h_l_0
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_input0_5
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_7_sp12_v_t_23
T_4_7_sp12_h_l_0
T_9_7_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_input0_5
T_8_10_wire_bram/ram/WADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : adc_state_2
T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_15_10_sp4_h_l_0
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_15_10_sp4_h_l_0
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_15_10_sp4_h_l_0
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_6/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_13_12_lc_trk_g0_2
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_5/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_15_14_sp4_h_l_2
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_11_14_sp4_h_l_7
T_7_14_sp4_h_l_10
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_6/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_0/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_13_13_sp4_h_l_6
T_16_13_sp4_v_t_43
T_15_14_lc_trk_g3_3
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_0/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_14_10_sp4_v_t_39
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_3/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_13_13_sp4_h_l_6
T_12_13_lc_trk_g0_6
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_37
T_11_13_lc_trk_g1_0
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : acadc_skipcnt_6
T_16_23_wire_logic_cluster/lc_5/out
T_17_19_sp4_v_t_46
T_16_21_lc_trk_g0_0
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_16_23_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_5/in_1

End 

Net : n16_adj_1508
T_12_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_42
T_14_18_sp4_h_l_7
T_18_18_sp4_h_l_10
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_7/in_3

End 

Net : n16_adj_1519
T_13_20_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_36
T_14_17_sp4_h_l_1
T_18_17_sp4_h_l_1
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_3

End 

Net : n22013
T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.bit_cnt_0
T_17_13_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.adc_state_3_N_1368_1
T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : n16_adj_1496
T_17_22_wire_logic_cluster/lc_6/out
T_15_22_sp4_h_l_9
T_18_18_sp4_v_t_44
T_19_18_sp4_h_l_2
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n21275
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n21276_cascade_
T_12_17_wire_logic_cluster/lc_3/ltout
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.bit_cnt_1
T_17_13_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : n22145
T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n17720
T_16_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_6/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_13_16_sp4_v_t_46
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_46
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_11
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n12
T_10_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.n17
T_11_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_0/cen

End 

Net : eis_state_0
T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_5/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_18_17_sp4_h_l_11
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_17_21_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_17_17_sp4_v_t_43
T_17_13_sp4_v_t_39
T_17_17_lc_trk_g1_2
T_17_17_input_2_3
T_17_17_wire_logic_cluster/lc_3/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : n20828
T_13_13_wire_logic_cluster/lc_2/out
T_8_13_sp12_h_l_0
T_19_13_sp12_v_t_23
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_5/in_3

End 

Net : n22214
T_13_15_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_47
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.bit_cnt_2
T_17_13_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_2/in_3

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadcbuf_17
T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_10
T_12_9_sp4_v_t_47
T_12_12_lc_trk_g0_7
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : data_idxvec_7
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_sp4_h_l_3
T_19_17_sp4_v_t_38
T_20_21_sp4_h_l_3
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g2_7
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : n13181
T_10_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_42
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_0/cen

T_10_16_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_42
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_0/cen

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g1_7
T_10_17_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n19_cascade_
T_10_16_wire_logic_cluster/lc_6/ltout
T_10_16_wire_logic_cluster/lc_7/in_2

End 

Net : buf_data_iac_3
T_25_11_wire_bram/ram/RDATA_13
T_23_11_sp4_h_l_1
T_19_11_sp4_h_l_4
T_15_11_sp4_h_l_4
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : n30_adj_1644
T_15_11_wire_logic_cluster/lc_2/out
T_13_11_sp4_h_l_1
T_16_11_sp4_v_t_43
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : n12383_cascade_
T_13_22_wire_logic_cluster/lc_6/ltout
T_13_22_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_10_8_0_
T_14_14_wire_logic_cluster/carry_in_mux/cout
T_14_14_wire_logic_cluster/lc_0/in_3

Net : cmd_rdadctmp_17_adj_1462
T_13_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_input_2_1
T_14_13_wire_logic_cluster/lc_1/in_2

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n20
T_9_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : n11412_cascade_
T_13_23_wire_logic_cluster/lc_6/ltout
T_13_23_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.avg_cnt_4
T_9_11_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_40
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : n10534
T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_18_19_sp4_h_l_4
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_6/in_1

End 

Net : comm_state_3_N_420_3
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_19_13_sp4_h_l_7
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_15_12_sp12_v_t_22
T_16_12_sp12_h_l_1
T_20_12_lc_trk_g1_2
T_20_12_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds1_13
T_15_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_4
T_13_17_sp4_v_t_41
T_12_21_lc_trk_g1_4
T_12_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_14_21_sp4_h_l_4
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : buf_dds1_1
T_18_19_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_37
T_16_20_sp4_h_l_5
T_12_20_sp4_h_l_5
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_6/in_0

End 

Net : data_idxvec_9
T_16_18_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_46
T_18_20_sp4_h_l_11
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : n20681_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_0_3
T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_13_sp4_h_l_3
T_12_13_sp4_h_l_11
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_4/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_9
T_15_17_sp4_v_t_44
T_16_21_sp4_h_l_3
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_5/in_0

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_12_17_sp4_h_l_2
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_2/in_0

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_13_sp4_h_l_3
T_15_13_sp4_v_t_44
T_15_17_sp4_v_t_40
T_15_21_lc_trk_g0_5
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_9
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_7/in_0

T_19_14_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_44
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_0/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_19_16_sp4_v_t_42
T_18_20_lc_trk_g1_7
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_19_14_wire_logic_cluster/lc_6/out
T_20_13_sp4_v_t_45
T_20_17_sp4_v_t_41
T_20_21_lc_trk_g0_4
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_20_16_sp4_h_l_10
T_19_16_lc_trk_g1_2
T_19_16_input_2_1
T_19_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_control_7
T_22_16_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_36
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.avg_cnt_7
T_9_11_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_46
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : data_idxvec_14
T_16_18_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_45
T_17_21_sp4_v_t_41
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g2_6
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n4
T_11_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_8
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_5/s_r

End 

Net : n16
T_15_22_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_45
T_16_20_sp4_h_l_8
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : n20953
T_18_20_wire_logic_cluster/lc_1/out
T_18_9_sp12_v_t_22
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : n3
T_22_14_wire_logic_cluster/lc_6/out
T_22_12_sp4_v_t_41
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.avg_cnt_3
T_9_11_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_38
T_9_13_lc_trk_g1_6
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_3/in_1

End 

Net : adc_state_1_adj_1483
T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_13_17_sp4_h_l_8
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_7/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_3/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_4/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_13_16_lc_trk_g2_6
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_10_16_lc_trk_g1_3
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_11_16_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_46
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_7/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_5/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_4/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n15081
T_12_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_39
T_10_13_sp4_h_l_2
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/s_r

T_12_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_39
T_10_13_sp4_h_l_2
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/s_r

T_12_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_39
T_10_13_sp4_h_l_2
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/s_r

T_12_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_39
T_10_13_sp4_h_l_2
T_14_13_sp4_h_l_5
T_18_13_sp4_h_l_5
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadcbuf_18
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_13_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_37
T_12_12_sp4_h_l_6
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_7/in_3

End 

Net : n14_adj_1579
T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_36
T_13_19_sp4_h_l_7
T_17_19_sp4_h_l_3
T_16_15_sp4_v_t_45
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_3/in_0

T_12_13_wire_logic_cluster/lc_1/out
T_12_11_sp4_v_t_47
T_12_15_sp4_v_t_36
T_13_19_sp4_h_l_7
T_17_19_sp4_h_l_3
T_21_19_sp4_h_l_6
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_1/out
T_12_10_sp4_v_t_42
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g3_3
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14616
T_23_14_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_0/in_0

T_23_14_wire_logic_cluster/lc_0/out
T_23_13_lc_trk_g1_0
T_23_13_wire_logic_cluster/lc_2/in_1

T_23_14_wire_logic_cluster/lc_0/out
T_23_11_sp4_v_t_40
T_22_12_lc_trk_g3_0
T_22_12_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n18482
T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n18479_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n16669_cascade_
T_12_15_wire_logic_cluster/lc_1/ltout
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : n35_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : n11377
T_14_22_wire_logic_cluster/lc_7/out
T_14_22_sp4_h_l_3
T_18_22_sp4_h_l_3
T_22_22_sp4_h_l_6
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_6/cen

End 

Net : buf_adcdata_vac_5
T_12_11_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_7/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_9_11_sp12_h_l_0
T_8_0_span12_vert_20
T_8_9_lc_trk_g3_4
T_8_9_wire_bram/ram/WDATA_9

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_vac_11
T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_41
T_19_23_sp4_h_l_10
T_23_23_sp4_h_l_6
T_25_23_lc_trk_g2_3
T_25_23_wire_bram/ram/WDATA_9

T_17_16_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_36
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_7/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vac_12
T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_3
T_22_19_sp4_h_l_3
T_25_19_sp4_v_t_38
T_25_22_lc_trk_g1_6
T_25_22_wire_bram/ram/WDATA_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_vac_2
T_15_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_7
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_11
T_26_9_sp4_v_t_46
T_25_12_lc_trk_g3_6
T_25_12_wire_bram/ram/WDATA_1

T_15_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vac_16
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_sp4_h_l_3
T_19_16_sp4_h_l_6
T_23_16_sp4_h_l_2
T_26_16_sp4_v_t_42
T_25_18_lc_trk_g0_7
T_25_18_wire_bram/ram/WDATA_1

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_7/in_0

End 

Net : buf_adcdata_vac_13
T_17_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_37
T_19_19_sp4_h_l_0
T_23_19_sp4_h_l_3
T_26_19_sp4_v_t_45
T_25_21_lc_trk_g0_3
T_25_21_wire_bram/ram/WDATA_9

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_37
T_19_19_sp4_h_l_0
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g3_2
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_vac_14
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_20_16_sp4_h_l_3
T_23_16_sp4_v_t_38
T_24_20_sp4_h_l_9
T_25_20_lc_trk_g2_1
T_25_20_wire_bram/ram/WDATA_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_18_adj_1461
T_13_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g1_7
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_wire_logic_cluster/lc_7/in_1

End 

Net : n14_adj_1570
T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_13_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_3
T_18_22_lc_trk_g2_3
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_13_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.n6_adj_1410
T_9_13_wire_logic_cluster/lc_2/out
T_10_12_sp4_v_t_37
T_11_12_sp4_h_l_0
T_11_12_lc_trk_g0_5
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n10132_cascade_
T_11_11_wire_logic_cluster/lc_4/ltout
T_11_11_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n15
T_11_12_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.avg_cnt_5
T_9_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_42
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/in_1

End 

Net : buf_cfgRTD_3
T_13_17_wire_logic_cluster/lc_2/out
T_13_7_sp12_v_t_23
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_5/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_1
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_12_13_sp4_v_t_44
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_9
T_12_13_sp4_v_t_44
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : buf_dds1_10
T_13_22_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_2/in_0

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_13_22_lc_trk_g1_2
T_13_22_wire_logic_cluster/lc_1/in_0

T_13_22_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_0/in_3

End 

Net : n23_adj_1538
T_18_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_45
T_18_12_sp4_v_t_41
T_19_12_sp4_h_l_4
T_19_12_lc_trk_g1_1
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

End 

Net : eis_end_N_725
T_17_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_38
T_17_14_sp4_v_t_46
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_39
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_0/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_38
T_17_14_sp4_v_t_46
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_39
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_0/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_sp4_v_t_46
T_16_20_lc_trk_g2_6
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_sp4_v_t_46
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_1/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_iac_2
T_14_9_wire_logic_cluster/lc_4/out
T_15_9_sp12_h_l_0
T_22_9_sp4_h_l_9
T_25_9_sp4_v_t_44
T_25_12_lc_trk_g1_4
T_25_12_wire_bram/ram/WDATA_5

T_14_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_skipcnt_5
T_16_23_wire_logic_cluster/lc_4/out
T_17_19_sp4_v_t_44
T_17_20_lc_trk_g3_4
T_17_20_wire_logic_cluster/lc_5/in_0

T_16_23_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g3_4
T_16_23_wire_logic_cluster/lc_4/in_1

End 

Net : n23_adj_1534
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_1
T_15_10_sp4_v_t_43
T_16_10_sp4_h_l_6
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_5/in_1

End 

Net : buf_control_6
T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_14_sp4_v_t_42
T_15_14_sp4_h_l_7
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_19_23_sp12_h_l_1
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_5/in_3

End 

Net : buf_dds0_2
T_13_23_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_44
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_2/in_1

T_13_23_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_4/in_3

T_13_23_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g2_4
T_14_24_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.bit_cnt_3
T_10_12_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g0_3
T_10_13_input_2_7
T_10_13_wire_logic_cluster/lc_7/in_2

T_10_12_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_38
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds0_10
T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_2/in_1

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_5/in_0

T_13_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_2/in_3

End 

Net : acadc_skipcnt_8
T_16_23_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_38
T_17_20_sp4_h_l_3
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g3_7
T_16_23_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.n20656
T_13_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : VAC_FLT0
T_13_18_wire_logic_cluster/lc_1/out
T_13_14_sp4_v_t_39
T_14_14_sp4_h_l_7
T_17_10_sp4_v_t_42
T_18_10_sp4_h_l_0
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_2_15_sp12_h_l_1
T_1_15_sp12_v_t_22
T_1_24_sp4_v_t_36
T_0_28_span4_horz_36
T_0_28_lc_trk_g1_4
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : n21199_cascade_
T_20_12_wire_logic_cluster/lc_0/ltout
T_20_12_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadcbuf_19
T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_8_13_sp12_h_l_1
T_10_13_lc_trk_g1_6
T_10_13_wire_logic_cluster/lc_5/in_0

End 

Net : SELIRNG1
T_20_21_wire_logic_cluster/lc_0/out
T_20_19_sp4_v_t_45
T_19_23_lc_trk_g2_0
T_19_23_wire_logic_cluster/lc_4/in_0

T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_wire_logic_cluster/lc_0/in_3

T_20_21_wire_logic_cluster/lc_0/out
T_20_17_sp12_v_t_23
T_20_29_sp12_v_t_23
T_20_33_lc_trk_g1_0
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : acadc_skipcnt_0
T_16_22_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g0_0
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data_iac_5
T_8_9_wire_bram/ram/RDATA_13
T_8_9_sp4_h_l_9
T_12_9_sp4_h_l_0
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : buf_adcdata_iac_14
T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_17_20_sp4_h_l_10
T_21_20_sp4_h_l_10
T_25_20_sp4_h_l_10
T_25_20_lc_trk_g0_7
T_25_20_wire_bram/ram/WDATA_5

T_15_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_7
T_17_20_sp4_h_l_10
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_iac_12
T_15_20_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_45
T_16_22_sp4_h_l_2
T_20_22_sp4_h_l_2
T_24_22_sp4_h_l_10
T_25_22_lc_trk_g3_2
T_25_22_wire_bram/ram/WDATA_5

T_15_20_wire_logic_cluster/lc_0/out
T_16_20_sp4_h_l_0
T_20_20_sp4_h_l_3
T_19_16_sp4_v_t_38
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n19_adj_1413_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : n20615_cascade_
T_7_17_wire_logic_cluster/lc_4/ltout
T_7_17_wire_logic_cluster/lc_5/in_2

End 

Net : adc_state_1
T_7_14_wire_logic_cluster/lc_1/out
T_7_11_sp12_v_t_22
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_46
T_9_16_sp4_h_l_5
T_13_16_sp4_h_l_5
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_6_14_sp4_h_l_10
T_10_14_sp4_h_l_6
T_14_14_sp4_h_l_9
T_17_14_sp4_v_t_39
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_11_sp12_v_t_22
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_11_sp12_v_t_22
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19444
T_14_13_wire_logic_cluster/lc_6/cout
T_14_13_wire_logic_cluster/lc_7/in_3

Net : n12534
T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_12_5_sp4_v_t_42
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_13_9_sp4_h_l_0
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_13_9_sp4_h_l_0
T_14_9_lc_trk_g3_0
T_14_9_input_2_3
T_14_9_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_13_9_sp4_h_l_0
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_12_10_sp4_h_l_4
T_15_6_sp4_v_t_41
T_14_8_lc_trk_g1_4
T_14_8_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_39
T_15_11_lc_trk_g1_7
T_15_11_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_39
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_42
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_15_16_sp4_v_t_37
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_sp12_h_l_1
T_13_17_sp4_h_l_6
T_16_13_sp4_v_t_37
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_15_16_sp4_v_t_37
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_16_16_sp4_h_l_0
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_16_16_sp4_h_l_0
T_16_16_lc_trk_g0_5
T_16_16_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_16_16_sp4_h_l_0
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_42
T_8_16_sp4_h_l_0
T_12_16_sp4_h_l_0
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_8_10_sp12_h_l_1
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_7_13_lc_trk_g3_2
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_5/out
T_7_10_sp12_v_t_22
T_7_12_lc_trk_g2_5
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : n20878
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_10
T_17_17_sp4_h_l_6
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : buf_dds0_13
T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_13_23_sp4_h_l_11
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_3/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_3/in_1

End 

Net : DTRIG_N_919
T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp12_v_t_23
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_0
T_12_14_sp4_h_l_3
T_15_14_sp4_v_t_38
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_11_14_sp4_h_l_5
T_15_14_sp4_h_l_5
T_18_14_sp4_v_t_47
T_17_17_lc_trk_g3_7
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp12_v_t_23
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_10_sp12_v_t_23
T_7_16_lc_trk_g2_4
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_7_14_lc_trk_g0_0
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : n20881
T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_20_10_sp4_v_t_36
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_6/in_0

End 

Net : n16_adj_1512_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n13038
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_9_sp4_v_t_39
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_14_9_sp4_v_t_42
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_13_sp4_v_t_38
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_11_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_14_13_sp4_v_t_38
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_0
T_10_9_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_0
T_10_9_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_0
T_10_9_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_7_13_sp4_h_l_0
T_10_9_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_40
T_13_13_sp4_h_l_11
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_45
T_13_14_sp4_h_l_2
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_10_9_sp4_v_t_39
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

End 

Net : DDS_RNG_0
T_18_22_wire_logic_cluster/lc_6/out
T_16_22_sp4_h_l_9
T_20_22_sp4_h_l_5
T_20_22_lc_trk_g0_0
T_20_22_input_2_0
T_20_22_wire_logic_cluster/lc_0/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g2_6
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

T_18_22_wire_logic_cluster/lc_6/out
T_18_16_sp12_v_t_23
T_19_28_sp12_h_l_0
T_26_28_sp4_h_l_9
T_29_28_sp4_v_t_44
T_29_32_sp4_v_t_44
T_29_33_lc_trk_g1_4
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n14_adj_1545
T_12_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_20_18_sp4_v_t_40
T_20_22_lc_trk_g0_5
T_20_22_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_20_18_sp4_v_t_47
T_20_19_lc_trk_g2_7
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_47
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_0/in_0

End 

Net : n20833_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n11756
T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_1
T_13_13_sp4_h_l_4
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_1
T_13_13_sp4_h_l_4
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_1
T_13_13_sp4_h_l_4
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

T_12_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_1
T_13_13_sp4_h_l_4
T_17_13_sp4_h_l_7
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/cen

End 

Net : n14_adj_1574
T_12_13_wire_logic_cluster/lc_6/out
T_11_13_sp12_h_l_0
T_22_13_sp12_v_t_23
T_22_17_sp4_v_t_41
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_41
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_rdadcbuf_20
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g3_4
T_14_13_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n13038_cascade_
T_11_13_wire_logic_cluster/lc_2/ltout
T_11_13_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n14931
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_9_sp4_v_t_41
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_13_12_sp4_h_l_4
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_6
T_8_13_sp4_h_l_6
T_12_13_sp4_h_l_9
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_39
T_9_12_sp4_h_l_8
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_14_13_sp4_v_t_41
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_47
T_13_14_sp4_h_l_4
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_11_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

End 

Net : n21992
T_19_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_0/in_0

End 

Net : n21995
T_19_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_4/in_1

End 

Net : n14545
T_20_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_47
T_17_11_sp4_h_l_10
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_47
T_21_11_sp4_h_l_3
T_21_11_lc_trk_g0_6
T_21_11_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g3_5
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

End 

Net : n11935
T_22_15_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_47
T_22_15_sp4_v_t_43
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

End 

Net : n20772_cascade_
T_14_22_wire_logic_cluster/lc_4/ltout
T_14_22_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n19443
T_14_13_wire_logic_cluster/lc_5/cout
T_14_13_wire_logic_cluster/lc_6/in_3

Net : IAC_OSR0
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_0/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_18_sp12_v_t_23
T_12_26_sp4_v_t_37
T_13_30_sp4_h_l_6
T_17_30_sp4_h_l_2
T_20_30_sp4_v_t_42
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n14_adj_1573
T_12_13_wire_logic_cluster/lc_5/out
T_11_13_sp4_h_l_2
T_14_13_sp4_v_t_39
T_15_17_sp4_h_l_2
T_18_17_sp4_v_t_39
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_4/in_0

T_12_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_42
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n11703
T_12_14_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_36
T_12_15_sp4_v_t_44
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_1/cen

End 

Net : n12663
T_9_20_wire_logic_cluster/lc_4/out
T_9_12_sp12_v_t_23
T_10_12_sp12_h_l_0
T_13_12_sp4_h_l_5
T_16_8_sp4_v_t_40
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_12_sp12_v_t_23
T_10_12_sp12_h_l_0
T_13_12_sp4_h_l_5
T_16_8_sp4_v_t_40
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_12_sp12_v_t_23
T_10_12_sp12_h_l_0
T_9_12_sp4_h_l_1
T_13_12_sp4_h_l_9
T_16_12_sp4_v_t_44
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_23_20_sp4_h_l_11
T_22_16_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_23_20_sp4_h_l_11
T_22_16_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_23_20_sp4_h_l_11
T_22_16_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_23_20_sp4_h_l_11
T_22_16_sp4_v_t_46
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_12_sp12_v_t_23
T_10_12_sp12_h_l_0
T_9_12_sp4_h_l_1
T_13_12_sp4_h_l_9
T_16_12_sp4_v_t_44
T_13_16_sp4_h_l_9
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_13_8_sp12_v_t_23
T_13_16_sp4_v_t_37
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_15_20_sp4_h_l_3
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_13_8_sp12_v_t_23
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_13_8_sp12_v_t_23
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_13_8_sp12_v_t_23
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_14_20_sp12_h_l_0
T_13_8_sp12_v_t_23
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_10_19_sp4_h_l_10
T_14_19_sp4_h_l_10
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_2_20_sp12_h_l_0
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_41
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_5/in_3

End 

Net : adc_state_1_adj_1417
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_18_sp12_v_t_23
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_1/in_3

End 

Net : n20612_cascade_
T_9_20_wire_logic_cluster/lc_3/ltout
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : DTRIG_N_919_adj_1451
T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g0_1
T_9_19_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_46
T_11_18_sp4_h_l_4
T_15_18_sp4_h_l_4
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_1/out
T_9_18_sp4_v_t_47
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_input_2_2
T_9_20_wire_logic_cluster/lc_2/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_5/in_3

End 

Net : n22004
T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n6
T_17_10_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_44
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.n28_adj_1407
T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_1/in_0

End 

Net : n19_adj_1487
T_15_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_46
T_17_17_sp4_h_l_4
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_14
T_17_12_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g2_6
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.n21205
T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_17_10_lc_trk_g1_7
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_2/in_3

End 

Net : n22007_cascade_
T_19_17_wire_logic_cluster/lc_4/ltout
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n20534
T_10_13_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g2_1
T_10_13_wire_logic_cluster/lc_0/in_3

End 

Net : n20825
T_14_17_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n11281_cascade_
T_11_12_wire_logic_cluster/lc_3/ltout
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.bit_cnt_6
T_10_12_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_6/in_1

End 

Net : n12397_cascade_
T_13_18_wire_logic_cluster/lc_0/ltout
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds1_3
T_14_18_wire_logic_cluster/lc_4/out
T_7_18_sp12_h_l_0
T_12_18_lc_trk_g1_4
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_11_21_sp4_h_l_10
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_6/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_22_adj_1457
T_14_10_wire_logic_cluster/lc_1/out
T_14_7_sp12_v_t_22
T_14_13_lc_trk_g3_5
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_14_10_wire_logic_cluster/lc_1/out
T_14_7_sp12_v_t_22
T_14_14_sp4_v_t_38
T_15_14_sp4_h_l_3
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_0/in_0

T_14_10_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_0_6
T_18_10_wire_logic_cluster/lc_7/out
T_18_10_sp4_h_l_3
T_14_10_sp4_h_l_6
T_13_10_sp4_v_t_37
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_2/in_3

T_18_10_wire_logic_cluster/lc_7/out
T_16_10_sp12_h_l_1
T_27_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_16_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_15_14_sp4_v_t_45
T_15_15_lc_trk_g2_5
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_18_10_wire_logic_cluster/lc_7/out
T_16_10_sp12_h_l_1
T_27_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_16_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_46
T_19_13_sp4_h_l_11
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_5/in_0

T_18_10_wire_logic_cluster/lc_7/out
T_18_10_sp4_h_l_3
T_14_10_sp4_h_l_6
T_13_10_sp4_v_t_37
T_13_14_sp4_v_t_45
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_7/out
T_16_10_sp12_h_l_1
T_27_10_sp12_v_t_22
T_16_22_sp12_h_l_1
T_15_22_lc_trk_g1_1
T_15_22_wire_logic_cluster/lc_7/in_3

T_18_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_46
T_18_13_sp4_v_t_46
T_18_17_sp4_v_t_42
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_3/in_0

T_18_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_46
T_18_13_sp4_v_t_46
T_15_17_sp4_h_l_11
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : n22_adj_1637_cascade_
T_12_9_wire_logic_cluster/lc_5/ltout
T_12_9_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.t0off_2
T_16_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_input_2_2
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.n21206
T_17_9_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g0_1
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.n27
T_15_9_wire_logic_cluster/lc_2/out
T_15_9_sp4_h_l_9
T_17_9_lc_trk_g2_4
T_17_9_wire_logic_cluster/lc_1/in_1

End 

Net : n19_adj_1636_cascade_
T_12_9_wire_logic_cluster/lc_4/ltout
T_12_9_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_21_adj_1458
T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_14_13_lc_trk_g0_5
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n26_adj_1408
T_18_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : n14545_cascade_
T_20_15_wire_logic_cluster/lc_5/ltout
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.t0on_9
T_17_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_13
T_17_12_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds1_2
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_3
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadcbuf_21
T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_5/in_1

T_14_13_wire_logic_cluster/lc_5/out
T_14_12_sp4_v_t_42
T_11_12_sp4_h_l_1
T_12_12_lc_trk_g2_1
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.bit_cnt_7
T_10_12_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g1_7
T_10_12_wire_logic_cluster/lc_7/in_1

End 

Net : n8_adj_1553_cascade_
T_14_21_wire_logic_cluster/lc_6/ltout
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.t0on_15
T_17_12_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g2_7
T_18_11_input_2_3
T_18_11_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.genclk.t0off_12
T_16_10_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g3_4
T_15_9_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : n20584
T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_10_8_sp12_v_t_22
T_10_9_sp4_v_t_44
T_11_9_sp4_h_l_9
T_15_9_sp4_h_l_0
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_10_8_sp12_v_t_22
T_10_9_sp4_v_t_44
T_11_9_sp4_h_l_9
T_15_9_sp4_h_l_0
T_14_9_lc_trk_g0_0
T_14_9_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_43
T_13_7_sp4_v_t_39
T_13_10_lc_trk_g0_7
T_13_10_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_43
T_13_7_sp4_v_t_39
T_13_9_lc_trk_g3_2
T_13_9_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_13_15_sp4_v_t_47
T_13_11_sp4_v_t_43
T_14_11_sp4_h_l_11
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_5
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_38
T_12_8_sp4_v_t_38
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_38
T_12_8_sp4_v_t_43
T_12_9_lc_trk_g2_3
T_12_9_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_13_20_sp4_h_l_3
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_13_15_sp4_v_t_47
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_43
T_10_18_sp4_h_l_6
T_14_18_sp4_h_l_9
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_19_sp4_v_t_46
T_10_19_sp4_h_l_4
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_13_20_sp4_h_l_6
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_13_20_sp4_h_l_6
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_13_20_sp4_h_l_6
T_15_20_lc_trk_g3_3
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_3
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_7/in_0

End 

Net : dds_state_2_adj_1452
T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g2_1
T_11_22_input_2_7
T_11_22_wire_logic_cluster/lc_7/in_2

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_7_19_lc_trk_g0_4
T_7_19_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_6_13_sp4_v_t_36
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_11_21_sp4_h_l_6
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g3_1
T_11_22_input_2_4
T_11_22_wire_logic_cluster/lc_4/in_2

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_13_sp4_v_t_36
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_10_17_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g2_6
T_7_17_wire_logic_cluster/lc_6/in_0

End 

Net : CLK_DDS.n12800
T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_10_17_sp4_v_t_36
T_7_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_7_13_sp4_h_l_7
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_10_17_sp4_v_t_36
T_7_17_sp4_h_l_7
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_6/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_36
T_7_21_sp4_h_l_7
T_11_21_sp4_h_l_3
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_1/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_10_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0on_3
T_17_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.t0off_7
T_16_9_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g3_7
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

T_16_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g3_7
T_16_9_wire_logic_cluster/lc_7/in_1

End 

Net : n19_adj_1513
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_6/in_0

End 

Net : n20879
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n21718
T_14_10_wire_logic_cluster/lc_3/out
T_12_10_sp4_h_l_3
T_8_10_sp4_h_l_11
T_11_10_sp4_v_t_46
T_11_12_lc_trk_g3_3
T_11_12_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19442
T_14_13_wire_logic_cluster/lc_4/cout
T_14_13_wire_logic_cluster/lc_5/in_3

Net : buf_dds1_9
T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19_adj_1412_cascade_
T_9_14_wire_logic_cluster/lc_2/ltout
T_9_14_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1480_cascade_
T_15_13_wire_logic_cluster/lc_2/ltout
T_15_13_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0on_5
T_17_11_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g1_5
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.avg_cnt_0
T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp12_v_t_23
T_9_14_lc_trk_g2_3
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_iac_14
T_25_20_wire_bram/ram/RDATA_5
T_25_16_sp4_v_t_41
T_22_16_sp4_h_l_10
T_18_16_sp4_h_l_1
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.n7333
T_11_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_8
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data_iac_19
T_25_15_wire_bram/ram/RDATA_13
T_25_14_sp4_v_t_36
T_22_14_sp4_h_l_7
T_18_14_sp4_h_l_10
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n12
T_10_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n21309_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : n21048
T_18_22_wire_logic_cluster/lc_4/out
T_18_14_sp12_v_t_23
T_18_2_sp12_v_t_23
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.t0on_11
T_17_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_vac_18
T_15_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_10
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_4_sp12_v_t_22
T_16_16_sp12_h_l_1
T_25_16_lc_trk_g0_5
T_25_16_wire_bram/ram/WDATA_1

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.n27_adj_1409
T_18_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.t0on_12
T_17_12_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g2_4
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : buf_dds0_5
T_17_24_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_45
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_6/in_1

T_17_24_wire_logic_cluster/lc_4/out
T_10_24_sp12_h_l_0
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_2/in_3

T_17_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g1_4
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds0_1
T_13_22_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_45
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_41
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_4/in_3

End 

Net : buf_dds0_4
T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_13_24_sp4_h_l_6
T_14_24_lc_trk_g2_6
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.t0off_10
T_16_10_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_2/in_1

End 

Net : n22_adj_1626_cascade_
T_13_9_wire_logic_cluster/lc_3/ltout
T_13_9_wire_logic_cluster/lc_4/in_2

End 

Net : n19_adj_1625_cascade_
T_13_9_wire_logic_cluster/lc_2/ltout
T_13_9_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n26
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.genclk.t0on_8
T_17_12_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g0_0
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.genclk.t0on_2
T_17_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n1
T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_4
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadcbuf_22
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_19_adj_1460
T_13_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g2_5
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_6/in_1

End 

Net : dds_state_0_adj_1454
T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_9_22_sp4_h_l_10
T_10_22_lc_trk_g3_2
T_10_22_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_9_22_sp4_h_l_10
T_8_18_sp4_v_t_47
T_7_19_lc_trk_g3_7
T_7_19_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_9_22_sp4_h_l_10
T_11_22_lc_trk_g3_7
T_11_22_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_9_22_sp4_h_l_10
T_11_22_lc_trk_g3_7
T_11_22_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_8_17_sp12_h_l_1
T_7_17_lc_trk_g1_1
T_7_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_42
T_12_18_sp4_v_t_47
T_9_18_sp4_h_l_4
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_9_23_sp4_h_l_10
T_9_23_lc_trk_g0_7
T_9_23_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_47
T_9_15_sp4_h_l_10
T_9_15_lc_trk_g0_7
T_9_15_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : data_count_4
T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4
T_25_8_upADDR_4
T_25_8_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_17_sp12_h_l_0
T_23_17_sp4_h_l_9
T_26_17_sp4_v_t_39
T_26_21_sp4_v_t_39
T_26_25_sp4_v_t_40
T_25_26_lc_trk_g3_0
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_44
T_13_13_sp4_h_l_9
T_9_13_sp4_h_l_5
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_input0_3
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_44
T_13_13_sp4_h_l_9
T_9_13_sp4_h_l_5
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_input0_3
T_8_10_wire_bram/ram/WADDR_4

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.t0on_7
T_17_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g1_7
T_18_11_input_2_4
T_18_11_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_7/in_1

End 

Net : data_idxvec_15
T_16_18_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : n22142_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : n19_adj_1497
T_21_19_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19441
T_14_13_wire_logic_cluster/lc_3/cout
T_14_13_wire_logic_cluster/lc_4/in_3

Net : comm_rx_buf_0_cascade_
T_22_13_wire_logic_cluster/lc_2/ltout
T_22_13_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds0_9
T_12_22_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_3/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_37
T_14_23_sp4_h_l_6
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_13_20_sp4_v_t_40
T_12_22_lc_trk_g0_5
T_12_22_wire_logic_cluster/lc_6/in_3

End 

Net : n19530
T_18_26_wire_logic_cluster/lc_5/cout
T_18_26_wire_logic_cluster/lc_6/in_3

End 

Net : secclk_cnt_0
T_18_24_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_0/in_1

T_18_24_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g0_0
T_17_25_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_10
T_17_12_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n20748
T_10_11_wire_logic_cluster/lc_5/out
T_10_10_sp4_v_t_42
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_6/in_0

End 

Net : n14_adj_1549
T_20_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_9
T_23_17_sp4_v_t_44
T_20_17_sp4_h_l_9
T_16_17_sp4_h_l_0
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_2/in_0

T_20_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_1
T_21_17_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_7/in_0

End 

Net : comm_buf_0_2
T_17_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_36
T_15_13_sp4_h_l_7
T_11_13_sp4_h_l_10
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_41
T_15_14_sp4_h_l_4
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_13_19_sp4_v_t_43
T_13_15_sp4_v_t_39
T_13_19_lc_trk_g1_2
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_13_19_sp4_v_t_43
T_13_15_sp4_v_t_39
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_13_19_sp4_v_t_43
T_12_20_lc_trk_g3_3
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_41
T_15_18_sp4_h_l_9
T_14_18_sp4_v_t_44
T_14_22_sp4_v_t_40
T_13_23_lc_trk_g3_0
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_41
T_15_18_sp4_h_l_9
T_14_18_sp4_v_t_44
T_11_22_sp4_h_l_2
T_13_22_lc_trk_g2_7
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_15_sp4_v_t_37
T_17_19_sp4_v_t_38
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_4/out
T_17_7_sp12_v_t_23
T_17_15_sp4_v_t_37
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_6/in_0

End 

Net : n22_adj_1647_cascade_
T_15_9_wire_logic_cluster/lc_4/ltout
T_15_9_wire_logic_cluster/lc_5/in_2

End 

Net : buf_dds1_6
T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_12_22_sp4_h_l_8
T_11_22_lc_trk_g0_0
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_4/in_0

End 

Net : n19_adj_1646_cascade_
T_15_9_wire_logic_cluster/lc_3/ltout
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_iac_11
T_22_18_wire_logic_cluster/lc_7/out
T_12_18_sp12_h_l_1
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_4/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_23_21_sp4_h_l_5
T_26_21_sp4_v_t_40
T_25_23_lc_trk_g0_5
T_25_23_wire_bram/ram/WDATA_13

T_22_18_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g1_7
T_22_18_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_iac_3
T_15_11_wire_logic_cluster/lc_3/out
T_9_11_sp12_h_l_1
T_21_11_sp12_h_l_1
T_25_11_lc_trk_g1_2
T_25_11_wire_bram/ram/WDATA_13

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_vac_3
T_15_11_wire_logic_cluster/lc_4/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_25_11_lc_trk_g1_4
T_25_11_wire_bram/ram/WDATA_9

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g1_4
T_15_11_wire_logic_cluster/lc_4/in_3

End 

Net : buf_adcdata_iac_10
T_22_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_25_18_sp12_v_t_22
T_25_24_lc_trk_g2_5
T_25_24_wire_bram/ram/WDATA_5

T_22_18_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g2_5
T_21_17_input_2_5
T_21_17_wire_logic_cluster/lc_5/in_2

T_22_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g0_5
T_22_18_input_2_5
T_22_18_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_iac_13
T_15_20_wire_logic_cluster/lc_1/out
T_15_9_sp12_v_t_22
T_16_21_sp12_h_l_1
T_25_21_lc_trk_g0_5
T_25_21_wire_bram/ram/WDATA_13

T_15_20_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_47
T_16_18_sp4_h_l_10
T_20_18_sp4_h_l_6
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_iac_1
T_15_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_18_13_sp12_h_l_0
T_25_13_lc_trk_g1_0
T_25_13_wire_bram/ram/WDATA_13

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vac_19
T_15_15_wire_logic_cluster/lc_6/out
T_6_15_sp12_h_l_0
T_18_15_sp12_h_l_0
T_25_15_lc_trk_g1_0
T_25_15_wire_bram/ram/WDATA_9

T_15_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_41
T_12_13_sp4_h_l_4
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : n14753
T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

End 

Net : n14_adj_1533
T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_9
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_0/in_0

T_14_19_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_43
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_9
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_20_adj_1459
T_13_12_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_37
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadcbuf_23
T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_10_sp4_v_t_38
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : n8
T_17_15_wire_logic_cluster/lc_6/out
T_17_9_sp12_v_t_23
T_17_17_lc_trk_g2_0
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n20746_cascade_
T_11_12_wire_logic_cluster/lc_5/ltout
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n15_cascade_
T_11_12_wire_logic_cluster/lc_4/ltout
T_11_12_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_iac_9
T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_22_21_sp4_v_t_45
T_23_25_sp4_h_l_8
T_25_25_lc_trk_g2_5
T_25_25_wire_bram/ram/WDATA_13

T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_19_17_sp4_h_l_8
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_6/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g1_0
T_22_19_wire_logic_cluster/lc_0/in_3

End 

Net : n19407
T_16_18_wire_logic_cluster/lc_6/cout
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.t0off_14
T_16_10_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g1_6
T_16_10_wire_logic_cluster/lc_6/in_1

End 

Net : buf_dds0_6
T_15_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_3/out
T_15_22_lc_trk_g0_3
T_15_22_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g0_3
T_14_23_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.n28
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_1/in_0

End 

Net : n20839
T_12_18_wire_logic_cluster/lc_5/out
T_11_18_sp4_h_l_2
T_15_18_sp4_h_l_5
T_18_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_0_5
T_20_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_46
T_21_13_sp4_v_t_42
T_21_17_lc_trk_g0_7
T_21_17_wire_logic_cluster/lc_6/in_1

T_20_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_46
T_21_13_sp4_v_t_42
T_18_17_sp4_h_l_0
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_13_21_sp4_v_t_39
T_12_22_lc_trk_g2_7
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_19_11_sp4_v_t_36
T_16_15_sp4_h_l_6
T_19_15_sp4_v_t_46
T_16_19_sp4_h_l_11
T_12_19_sp4_h_l_2
T_12_19_lc_trk_g0_7
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_46
T_21_13_sp4_v_t_42
T_18_17_sp4_h_l_0
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_19_11_sp4_v_t_36
T_16_15_sp4_h_l_6
T_19_15_sp4_v_t_46
T_18_19_lc_trk_g2_3
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

T_20_11_wire_logic_cluster/lc_1/out
T_20_11_sp4_h_l_7
T_19_11_sp4_v_t_36
T_16_15_sp4_h_l_6
T_15_15_sp4_v_t_37
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_6/in_3

T_20_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_46
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : n14_adj_1577
T_21_17_wire_logic_cluster/lc_6/out
T_20_17_sp12_h_l_0
T_21_17_sp4_h_l_3
T_17_17_sp4_h_l_3
T_16_17_sp4_v_t_38
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_6/out
T_20_17_sp12_h_l_0
T_21_17_sp4_h_l_3
T_17_17_sp4_h_l_3
T_16_17_sp4_v_t_38
T_15_21_lc_trk_g1_3
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

T_21_17_wire_logic_cluster/lc_6/out
T_21_11_sp12_v_t_23
T_21_20_lc_trk_g2_7
T_21_20_wire_logic_cluster/lc_3/in_0

End 

Net : IAC_FLT0
T_13_19_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_46
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_sp12_h_l_1
T_12_19_sp12_v_t_22
T_12_26_sp4_v_t_38
T_12_30_sp4_v_t_43
T_8_33_span4_horz_r_3
T_11_33_lc_trk_g0_7
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n19440
T_14_13_wire_logic_cluster/lc_2/cout
T_14_13_wire_logic_cluster/lc_3/in_3

Net : RTD.n21325_cascade_
T_12_16_wire_logic_cluster/lc_3/ltout
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC.n14822
T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_13_wire_logic_cluster/lc_7/out
T_5_13_sp4_h_l_11
T_0_13_span4_horz_2
T_5_13_sp4_h_l_5
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC.n12489
T_7_15_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_38
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_7/in_3

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_4_13_sp4_h_l_6
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_9
T_16_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : n19529
T_18_26_wire_logic_cluster/lc_4/cout
T_18_26_wire_logic_cluster/lc_5/in_3

Net : secclk_cnt_1
T_18_24_wire_logic_cluster/lc_1/out
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_1/in_1

T_18_24_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g2_1
T_17_24_input_2_3
T_17_24_wire_logic_cluster/lc_3/in_2

End 

Net : n19_adj_1628_cascade_
T_13_10_wire_logic_cluster/lc_2/ltout
T_13_10_wire_logic_cluster/lc_3/in_2

End 

Net : VDC_RNG0
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_15_20_sp12_h_l_0
T_14_8_sp12_v_t_23
T_3_8_sp12_h_l_0
T_4_8_sp4_h_l_3
T_0_8_span4_horz_19
T_0_8_span4_vert_t_15
T_0_11_lc_trk_g0_7
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : adc_state_0_adj_1418
T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_4/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_20_17_sp4_h_l_4
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_14_9_sp4_h_l_11
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_11_sp4_v_t_38
T_14_11_sp4_h_l_8
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_14_9_sp4_h_l_11
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_14_9_sp4_h_l_11
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_4/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_10_9_sp4_h_l_0
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_10_9_sp4_h_l_0
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_11_sp4_v_t_38
T_14_11_sp4_h_l_8
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_11_sp4_v_t_38
T_14_11_sp4_h_l_8
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_47
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_13_sp4_v_t_43
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g2_3
T_13_10_input_2_1
T_13_10_wire_logic_cluster/lc_1/in_2

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_15_17_sp4_v_t_38
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_16_21_sp4_h_l_10
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_14_19_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_18_lc_trk_g1_2
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_7/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_14_13_sp4_h_l_3
T_15_13_lc_trk_g2_3
T_15_13_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_5/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_3/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_2/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_13_15_sp4_v_t_42
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_12_21_sp4_h_l_10
T_15_17_sp4_v_t_47
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_0/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_6/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_8_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_3/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_10_19_lc_trk_g0_2
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_9_21_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_39
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_6/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_sp4_v_t_43
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_7/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_4/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_4/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_1/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g1_5
T_9_22_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_0/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_2/in_0

T_9_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_1

T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_2/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_3/in_3

T_9_21_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : adc_state_0
T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_7_sp4_v_t_47
T_13_9_lc_trk_g2_2
T_13_9_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_7_sp4_v_t_47
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_7_sp4_v_t_47
T_13_9_lc_trk_g2_2
T_13_9_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_43
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_7_sp4_v_t_47
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_7_sp4_v_t_47
T_14_8_lc_trk_g2_7
T_14_8_wire_logic_cluster/lc_2/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_36
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_1
T_16_8_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g2_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_13_12_sp4_h_l_1
T_12_8_sp4_v_t_36
T_12_9_lc_trk_g2_4
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_10
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_12_18_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_6/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_1
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_7_10_sp4_v_t_46
T_8_10_sp4_h_l_4
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_7_10_sp4_v_t_46
T_8_10_sp4_h_l_4
T_10_10_lc_trk_g2_1
T_10_10_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_8_sp4_v_t_41
T_12_11_lc_trk_g1_1
T_12_11_wire_logic_cluster/lc_7/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_0_15_span12_horz_1
T_12_3_sp12_v_t_22
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_7/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_47
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_8_11_sp4_h_l_6
T_10_11_lc_trk_g2_3
T_10_11_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_38
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_1/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_6/in_3

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_1/in_3

End 

Net : n22_adj_1629_cascade_
T_13_10_wire_logic_cluster/lc_3/ltout
T_13_10_wire_logic_cluster/lc_4/in_2

End 

Net : data_count_0
T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0
T_25_8_upADDR_0
T_25_8_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_input0_7
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_4_13_sp12_h_l_0
T_9_13_sp4_h_l_7
T_8_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_input0_7
T_8_10_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_16_25_sp12_h_l_0
T_23_25_sp4_h_l_9
T_26_25_sp4_v_t_39
T_25_26_lc_trk_g2_7
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : data_count_3
T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3
T_25_8_upADDR_3
T_25_8_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_16_sp12_v_t_22
T_16_28_sp12_h_l_1
T_22_28_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_3/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_10_lc_trk_g2_6
T_8_10_input0_4
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3

T_15_17_wire_logic_cluster/lc_3/out
T_9_17_sp12_h_l_1
T_8_5_sp12_v_t_22
T_8_10_lc_trk_g2_6
T_8_10_input0_4
T_8_10_wire_bram/ram/WADDR_3

End 

Net : data_count_9
T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9
T_25_8_upADDR_9
T_25_8_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_25_23_sp4_v_t_47
T_25_26_lc_trk_g1_7
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_7_sp12_v_t_22
T_15_10_sp4_v_t_42
T_12_10_sp4_h_l_1
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_input2_6
T_8_10_wire_bram/ram/WADDR_9
T_8_8_upADDR_9
T_8_8_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_7_sp12_v_t_22
T_15_10_sp4_v_t_42
T_12_10_sp4_h_l_1
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_input2_6
T_8_10_wire_bram/ram/WADDR_9

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0off_15
T_16_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g3_7
T_17_9_input_2_4
T_17_9_wire_logic_cluster/lc_4/in_2

T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_7/in_0

End 

Net : n12467_cascade_
T_21_17_wire_logic_cluster/lc_2/ltout
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.n21211_cascade_
T_18_11_wire_logic_cluster/lc_0/ltout
T_18_11_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.t0on_4
T_17_11_wire_logic_cluster/lc_4/out
T_18_7_sp4_v_t_44
T_18_11_lc_trk_g1_1
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g2_4
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vac_1
T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_4
T_23_13_sp4_h_l_4
T_25_13_lc_trk_g2_1
T_25_13_wire_bram/ram/WDATA_9

T_17_16_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_10
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_iac_5
T_14_9_wire_logic_cluster/lc_5/out
T_13_9_sp4_h_l_2
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_2/in_1

T_14_9_wire_logic_cluster/lc_5/out
T_13_9_sp4_h_l_2
T_9_9_sp4_h_l_5
T_8_9_lc_trk_g0_5
T_8_9_wire_bram/ram/WDATA_13

T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_5/in_3

End 

Net : adc_state_3_adj_1481
T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_11_14_lc_trk_g0_4
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_2
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_13_16_sp4_h_l_8
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_8
T_10_14_sp4_v_t_45
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g3_5
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g2_5
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_16_lc_trk_g2_4
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_10_16_lc_trk_g2_0
T_10_16_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_11_18_sp4_h_l_8
T_10_18_lc_trk_g0_0
T_10_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_14_sp12_v_t_23
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_9_16_sp4_h_l_8
T_11_16_lc_trk_g2_5
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_41
T_12_14_lc_trk_g2_4
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_iac_8
T_22_18_wire_logic_cluster/lc_0/out
T_22_14_sp12_v_t_23
T_23_26_sp12_h_l_0
T_25_26_lc_trk_g0_7
T_25_26_wire_bram/ram/WDATA_5

T_22_18_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_44
T_20_20_sp4_h_l_2
T_19_16_sp4_v_t_39
T_19_17_lc_trk_g3_7
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_0/in_3

End 

Net : data_count_7
T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7
T_25_8_upADDR_7
T_25_8_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_12_5_sp12_v_t_22
T_12_6_sp4_v_t_44
T_9_10_sp4_h_l_9
T_8_10_lc_trk_g1_1
T_8_10_input0_0
T_8_10_wire_bram/ram/WADDR_7
T_8_8_upADDR_7
T_8_8_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_12_5_sp12_v_t_22
T_12_6_sp4_v_t_44
T_9_10_sp4_h_l_9
T_8_10_lc_trk_g1_1
T_8_10_input0_0
T_8_10_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_24_17_sp12_v_t_22
T_24_22_sp4_v_t_40
T_25_26_sp4_h_l_11
T_25_26_lc_trk_g0_6
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds1_5
T_17_22_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g3_1
T_17_22_wire_logic_cluster/lc_6/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_13_22_sp12_h_l_1
T_12_10_sp12_v_t_22
T_12_19_sp4_v_t_36
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_1/in_3

T_17_22_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g0_1
T_17_22_wire_logic_cluster/lc_1/in_0

End 

Net : data_count_1
T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1
T_25_8_upADDR_1
T_25_8_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_10_5_sp12_v_t_22
T_10_10_sp4_v_t_40
T_7_10_sp4_h_l_5
T_8_10_lc_trk_g3_5
T_8_10_input0_6
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_10_5_sp12_v_t_22
T_10_10_sp4_v_t_40
T_7_10_sp4_h_l_5
T_8_10_lc_trk_g3_5
T_8_10_input0_6
T_8_10_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g2_0
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : data_idxvec_4
T_16_17_wire_logic_cluster/lc_4/out
T_17_17_sp12_h_l_0
T_20_17_sp4_h_l_5
T_19_17_sp4_v_t_46
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

End 

Net : n19406
T_16_18_wire_logic_cluster/lc_5/cout
T_16_18_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.t0off_11
T_16_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g2_3
T_17_9_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0off_6
T_16_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g2_6
T_16_9_input_2_6
T_16_9_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.n21208
T_17_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds0_3
T_12_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_12_20_sp4_v_t_36
T_13_24_sp4_h_l_7
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_13
T_19_20_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g3_5
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_19_20_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n19439
T_14_13_wire_logic_cluster/lc_1/cout
T_14_13_wire_logic_cluster/lc_2/in_3

Net : n11730
T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_36
T_12_15_sp4_h_l_7
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_11_sp4_v_t_36
T_12_15_sp4_h_l_7
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_8_sp12_v_t_23
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_6/out
T_11_8_sp12_v_t_23
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_1/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_8_sp12_v_t_23
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_8_sp12_v_t_23
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_3/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_11_16_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_11_16_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_44
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_44
T_10_17_lc_trk_g2_1
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_44
T_10_17_lc_trk_g2_1
T_10_17_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g1_6
T_10_15_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g1_6
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : n22085
T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_5/in_1

End 

Net : n22082
T_19_14_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_0/in_3

End 

Net : data_idxvec_0
T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g2_0
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

End 

Net : n19528
T_18_26_wire_logic_cluster/lc_3/cout
T_18_26_wire_logic_cluster/lc_4/in_3

Net : secclk_cnt_2
T_18_24_wire_logic_cluster/lc_2/out
T_18_24_lc_trk_g1_2
T_18_24_wire_logic_cluster/lc_2/in_1

T_18_24_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.t0off_0
T_16_9_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g0_0
T_17_9_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_8
T_25_26_wire_bram/ram/RDATA_1
T_24_26_sp12_h_l_0
T_23_14_sp12_v_t_23
T_12_14_sp12_h_l_0
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.genclk.t0off_4
T_16_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_16_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g0_4
T_16_9_input_2_4
T_16_9_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_iac_6
T_13_10_wire_logic_cluster/lc_1/out
T_9_10_sp12_h_l_1
T_8_0_span12_vert_18
T_8_8_lc_trk_g2_5
T_8_8_wire_bram/ram/WDATA_5

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g3_1
T_13_10_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g3_1
T_13_10_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.bit_cnt_3
T_17_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_5
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_11
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_5
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_11
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_7/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_5
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_11
T_12_13_sp4_v_t_41
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds1_4
T_13_21_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_0
T_11_21_lc_trk_g0_0
T_11_21_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_4/in_0

End 

Net : n14_adj_1571
T_20_21_wire_logic_cluster/lc_1/out
T_20_18_sp12_v_t_22
T_9_18_sp12_h_l_1
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_4/in_0

T_20_21_wire_logic_cluster/lc_1/out
T_20_21_sp4_h_l_7
T_19_21_sp4_v_t_42
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data_vac_11
T_25_23_wire_bram/ram/RDATA_9
T_26_20_sp4_v_t_37
T_23_20_sp4_h_l_0
T_19_20_sp4_h_l_0
T_18_16_sp4_v_t_37
T_18_12_sp4_v_t_45
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data_vac_10
T_25_24_wire_bram/ram/RDATA_1
T_25_22_sp4_v_t_41
T_25_18_sp4_v_t_37
T_25_14_sp4_v_t_37
T_22_14_sp4_h_l_0
T_18_14_sp4_h_l_3
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_6/in_3

End 

Net : buf_data_vac_9
T_25_25_wire_bram/ram/RDATA_9
T_26_22_sp4_v_t_37
T_26_18_sp4_v_t_37
T_26_14_sp4_v_t_38
T_23_14_sp4_h_l_3
T_19_14_sp4_h_l_6
T_18_14_lc_trk_g0_6
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : n20590
T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_44
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_37
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_37
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_41
T_12_14_sp4_h_l_10
T_11_10_sp4_v_t_47
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_37
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_13_12_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_10_sp12_v_t_23
T_15_0_span12_vert_19
T_15_9_lc_trk_g2_3
T_15_9_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp4_h_l_4
T_18_16_sp4_h_l_7
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_10_sp12_v_t_23
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_44
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : n14_adj_1550
T_18_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_6
T_16_15_sp4_v_t_46
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_1/in_0

T_18_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_6
T_21_19_sp4_h_l_9
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadcbuf_24
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : n19405
T_16_18_wire_logic_cluster/lc_4/cout
T_16_18_wire_logic_cluster/lc_5/in_3

Net : buf_data_iac_16
T_25_18_wire_bram/ram/RDATA_5
T_20_18_sp12_h_l_0
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_iac_7
T_13_9_wire_logic_cluster/lc_1/out
T_9_9_sp12_h_l_1
T_8_0_span12_vert_17
T_8_7_lc_trk_g2_5
T_8_7_wire_bram/ram/WDATA_13

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_3/in_1

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n13_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_0_4
T_19_12_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_39
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_1/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_16_sp4_v_t_44
T_14_16_sp4_h_l_9
T_13_16_sp4_v_t_38
T_13_19_lc_trk_g0_6
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_16_sp4_v_t_44
T_14_20_sp4_h_l_2
T_18_20_sp4_h_l_2
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_17_12_sp4_h_l_11
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_39
T_20_13_sp4_v_t_39
T_20_17_sp4_v_t_39
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_16_sp4_v_t_44
T_14_20_sp4_h_l_9
T_13_20_lc_trk_g0_1
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_6
T_17_12_sp4_v_t_43
T_17_16_sp4_v_t_44
T_14_20_sp4_h_l_9
T_15_20_lc_trk_g3_1
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_19_12_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_39
T_20_13_sp4_v_t_39
T_19_16_lc_trk_g2_7
T_19_16_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.t0off_1
T_16_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g1_1
T_17_9_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_1/in_1

End 

Net : n13309
T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_12_17_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_12_17_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_4/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_36
T_10_16_sp4_h_l_6
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_12_17_sp4_v_t_45
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_11_14_sp4_h_l_0
T_10_14_sp4_v_t_43
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_11_14_sp4_h_l_0
T_10_14_sp4_v_t_43
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_11_14_sp4_h_l_0
T_10_14_sp4_v_t_43
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_6/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_40
T_9_17_sp4_h_l_10
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19438
T_14_13_wire_logic_cluster/lc_0/cout
T_14_13_wire_logic_cluster/lc_1/in_3

Net : n16_adj_1488
T_14_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_4
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_4/in_0

End 

Net : RTD.n7333_cascade_
T_11_16_wire_logic_cluster/lc_0/ltout
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_3
T_18_24_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g0_3
T_17_25_wire_logic_cluster/lc_0/in_3

End 

Net : n19527
T_18_26_wire_logic_cluster/lc_2/cout
T_18_26_wire_logic_cluster/lc_3/in_3

Net : n28_adj_1621
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g2_5
T_17_25_wire_logic_cluster/lc_1/in_0

End 

Net : n19608_cascade_
T_17_25_wire_logic_cluster/lc_1/ltout
T_17_25_wire_logic_cluster/lc_2/in_2

End 

Net : n19904
T_22_14_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_46
T_24_16_sp4_h_l_5
T_20_16_sp4_h_l_8
T_19_12_sp4_v_t_45
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_5/s_r

T_22_14_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_46
T_24_16_sp4_h_l_5
T_20_16_sp4_h_l_8
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_4
T_18_24_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_5/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_24_lc_trk_g3_4
T_18_24_wire_logic_cluster/lc_4/in_1

End 

Net : n14731
T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_24_sp4_v_t_36
T_18_24_sp4_h_l_1
T_18_24_lc_trk_g0_4
T_18_24_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_18_26_sp4_h_l_9
T_18_26_lc_trk_g0_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_18_24_sp4_v_t_37
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/s_r

T_17_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_7/in_3

End 

Net : SELIRNG0
T_12_20_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_36
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_5/in_0

T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_11_20_sp12_h_l_0
T_22_20_sp12_v_t_23
T_22_28_sp4_v_t_37
T_22_32_sp4_v_t_37
T_22_33_span4_horz_r_2
T_25_33_lc_trk_g0_6
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : secclk_cnt_16
T_18_26_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g2_0
T_17_25_wire_logic_cluster/lc_4/in_0

T_18_26_wire_logic_cluster/lc_0/out
T_18_26_lc_trk_g3_0
T_18_26_wire_logic_cluster/lc_0/in_1

End 

Net : n26_adj_1543
T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_2_5
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_sp4_h_l_9
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/in_1

End 

Net : n22172
T_22_13_wire_logic_cluster/lc_5/out
T_22_13_sp12_h_l_1
T_21_13_lc_trk_g0_1
T_21_13_wire_logic_cluster/lc_5/in_0

End 

Net : n22175
T_21_13_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g1_5
T_21_12_wire_logic_cluster/lc_7/in_3

End 

Net : n30_adj_1504_cascade_
T_17_14_wire_logic_cluster/lc_3/ltout
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : n19_adj_1491_cascade_
T_15_13_wire_logic_cluster/lc_4/ltout
T_15_13_wire_logic_cluster/lc_5/in_2

End 

Net : n22_adj_1489
T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_17_13_sp4_v_t_42
T_17_14_lc_trk_g3_2
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : n17485
T_22_11_wire_logic_cluster/lc_1/out
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_6/in_3

End 

Net : buf_dds1_14
T_14_19_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_8
T_18_13_sp4_v_t_39
T_18_9_sp4_v_t_40
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_45
T_11_21_sp4_h_l_8
T_12_21_lc_trk_g3_0
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g0_0
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

End 

Net : comm_spi.bit_cnt_0
T_20_10_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g0_3
T_19_11_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_2/in_0

T_20_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_1/in_1

T_20_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g1_3
T_20_10_input_2_0
T_20_10_wire_logic_cluster/lc_0/in_2

T_20_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.bit_cnt_2
T_20_10_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_3/in_3

T_20_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.n16869
T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_2/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_wire_logic_cluster/lc_4/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_2_sp12_v_t_22
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_4/in_0

End 

Net : secclk_cnt_7
T_18_24_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g0_7
T_17_25_wire_logic_cluster/lc_4/in_1

T_18_24_wire_logic_cluster/lc_7/out
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_7/in_1

End 

Net : n11363_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.n16766
T_7_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_39
T_5_18_sp4_h_l_8
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_7_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_39
T_5_18_sp4_h_l_8
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_7_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_39
T_5_18_sp4_h_l_8
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

End 

Net : CLK_DDS.n9_adj_1395
T_11_22_wire_logic_cluster/lc_6/out
T_11_19_sp4_v_t_36
T_11_15_sp4_v_t_41
T_8_15_sp4_h_l_10
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

End 

Net : n3_cascade_
T_22_14_wire_logic_cluster/lc_6/ltout
T_22_14_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadcbuf_25
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g1_1
T_15_14_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_18
T_18_26_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g3_2
T_17_25_input_2_5
T_17_25_wire_logic_cluster/lc_5/in_2

T_18_26_wire_logic_cluster/lc_2/out
T_18_26_lc_trk_g1_2
T_18_26_wire_logic_cluster/lc_2/in_1

End 

Net : n19404
T_16_18_wire_logic_cluster/lc_3/cout
T_16_18_wire_logic_cluster/lc_4/in_3

Net : n12441_cascade_
T_18_19_wire_logic_cluster/lc_0/ltout
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_13
T_18_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g3_5
T_17_25_input_2_4
T_17_25_wire_logic_cluster/lc_4/in_2

T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_6
T_17_11_wire_logic_cluster/lc_6/out
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g2_6
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : n21986_cascade_
T_20_13_wire_logic_cluster/lc_2/ltout
T_20_13_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0on_1
T_17_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g0_1
T_18_11_wire_logic_cluster/lc_0/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_4_6
T_18_14_wire_logic_cluster/lc_2/out
T_18_12_sp12_v_t_23
T_19_12_sp12_h_l_0
T_23_12_lc_trk_g0_3
T_23_12_wire_logic_cluster/lc_2/in_1

End 

Net : n4_adj_1585
T_23_12_wire_logic_cluster/lc_2/out
T_24_9_sp4_v_t_45
T_21_13_sp4_h_l_8
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_10_7_0_
T_14_13_wire_logic_cluster/carry_in_mux/cout
T_14_13_wire_logic_cluster/lc_0/in_3

Net : n25
T_17_24_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_15
T_18_25_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g3_7
T_18_25_wire_logic_cluster/lc_7/in_1

End 

Net : data_count_6
T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6
T_25_8_upADDR_6
T_25_8_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_36
T_12_14_sp4_h_l_1
T_11_10_sp4_v_t_43
T_8_10_sp4_h_l_6
T_8_10_lc_trk_g0_3
T_8_10_input0_1
T_8_10_wire_bram/ram/WADDR_6
T_8_8_upADDR_6
T_8_8_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_25_25_sp4_v_t_37
T_25_26_lc_trk_g2_5
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_36
T_12_14_sp4_h_l_1
T_11_10_sp4_v_t_43
T_8_10_sp4_h_l_6
T_8_10_lc_trk_g0_3
T_8_10_input0_1
T_8_10_wire_bram/ram/WADDR_6

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1642_cascade_
T_15_11_wire_logic_cluster/lc_0/ltout
T_15_11_wire_logic_cluster/lc_1/in_2

End 

Net : n22_adj_1643_cascade_
T_15_11_wire_logic_cluster/lc_1/ltout
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : data_count_5
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5
T_25_8_upADDR_5
T_25_8_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_24_sp4_v_t_38
T_25_26_lc_trk_g1_3
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_8_10_lc_trk_g0_2
T_8_10_input0_2
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_10_sp12_v_t_22
T_4_10_sp12_h_l_1
T_8_10_lc_trk_g0_2
T_8_10_input0_2
T_8_10_wire_bram/ram/WADDR_5

End 

Net : ADC_VDC.n19436
T_14_12_wire_logic_cluster/lc_6/cout
T_14_12_wire_logic_cluster/lc_7/in_3

Net : n19526
T_18_26_wire_logic_cluster/lc_1/cout
T_18_26_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n21977_cascade_
T_10_14_wire_logic_cluster/lc_0/ltout
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : n30_adj_1484_cascade_
T_17_14_wire_logic_cluster/lc_1/ltout
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.avg_cnt_9
T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp12_v_t_22
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data_iac_0
T_25_14_wire_bram/ram/RDATA_5
T_20_14_sp12_h_l_0
T_8_14_sp12_h_l_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n21079
T_10_13_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_45
T_10_14_lc_trk_g1_5
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_5_6
T_15_12_wire_logic_cluster/lc_1/out
T_11_12_sp12_h_l_1
T_21_12_sp4_h_l_10
T_23_12_lc_trk_g3_7
T_23_12_wire_logic_cluster/lc_2/in_0

End 

Net : secclk_cnt_11
T_18_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_3/in_1

End 

Net : n10534_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : trig_dds1
T_12_22_wire_logic_cluster/lc_0/out
T_11_22_sp4_h_l_8
T_10_22_lc_trk_g0_0
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g0_0
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data_vac_23
T_25_7_wire_bram/ram/RDATA_9
T_26_6_sp4_v_t_45
T_23_10_sp4_h_l_8
T_19_10_sp4_h_l_4
T_18_10_sp4_v_t_47
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_vac_7
T_8_7_wire_bram/ram/RDATA_9
T_8_6_sp4_v_t_44
T_9_10_sp4_h_l_3
T_13_10_sp4_h_l_11
T_16_10_sp4_v_t_46
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_18
T_25_16_wire_bram/ram/RDATA_1
T_25_16_sp4_h_l_1
T_21_16_sp4_h_l_9
T_20_12_sp4_v_t_44
T_17_12_sp4_h_l_9
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.bit_cnt_1
T_20_10_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_3/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_2/in_3

T_20_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_0/in_3

End 

Net : n22136
T_16_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : n21324
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_4/in_0

End 

Net : data_idxvec_2
T_16_17_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_45
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_8
T_21_18_lc_trk_g0_0
T_21_18_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : secclk_cnt_8
T_18_25_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g2_0
T_17_24_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_0
T_25_14_wire_bram/ram/RDATA_1
T_16_14_sp12_h_l_0
T_17_14_sp4_h_l_3
T_16_10_sp4_v_t_45
T_16_11_lc_trk_g3_5
T_16_11_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_vac_2
T_25_12_wire_bram/ram/RDATA_1
T_16_12_sp12_h_l_0
T_17_12_sp4_h_l_3
T_16_8_sp4_v_t_45
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.iclk_N_764
T_24_14_wire_logic_cluster/lc_2/out
T_24_14_sp4_h_l_9
T_23_14_sp4_v_t_44
T_24_18_sp4_h_l_9
T_26_18_lc_trk_g2_4
T_26_18_wire_logic_cluster/lc_5/s_r

End 

Net : SIG_DDS.n9_adj_1394
T_20_24_wire_logic_cluster/lc_4/out
T_20_23_sp4_v_t_40
T_21_23_sp4_h_l_5
T_20_23_sp4_v_t_46
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_1/cen

End 

Net : trig_dds0
T_13_23_wire_logic_cluster/lc_7/out
T_14_20_sp4_v_t_39
T_15_24_sp4_h_l_8
T_19_24_sp4_h_l_4
T_20_24_lc_trk_g2_4
T_20_24_input_2_4
T_20_24_wire_logic_cluster/lc_4/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_43
T_14_25_sp4_h_l_0
T_18_25_sp4_h_l_3
T_21_21_sp4_v_t_38
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_3/in_1

T_13_23_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_43
T_14_25_sp4_h_l_0
T_15_25_lc_trk_g3_0
T_15_25_input_2_3
T_15_25_wire_logic_cluster/lc_3/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g3_7
T_13_23_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data_iac_1
T_25_13_wire_bram/ram/RDATA_13
T_25_10_sp4_v_t_44
T_22_14_sp4_h_l_2
T_18_14_sp4_h_l_2
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : n19403
T_16_18_wire_logic_cluster/lc_2/cout
T_16_18_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadcbuf_26
T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.genclk.t0on_0
T_17_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g3_0
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds0_0
T_14_19_wire_logic_cluster/lc_6/out
T_14_13_sp12_v_t_23
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_6/out
T_14_13_sp12_v_t_23
T_15_25_sp12_h_l_0
T_15_25_lc_trk_g0_3
T_15_25_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n6
T_10_13_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n21974
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n21323_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n1_cascade_
T_12_16_wire_logic_cluster/lc_6/ltout
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.n10552_cascade_
T_10_14_wire_logic_cluster/lc_2/ltout
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n20534_cascade_
T_10_13_wire_logic_cluster/lc_1/ltout
T_10_13_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_vac_12
T_25_22_wire_bram/ram/RDATA_1
T_23_22_sp4_h_l_9
T_22_18_sp4_v_t_39
T_22_14_sp4_v_t_40
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_4/in_3

End 

Net : data_idxvec_3
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_11
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_sp4_h_l_11
T_16_17_lc_trk_g1_6
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : n12875
T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_45
T_14_10_lc_trk_g3_5
T_14_10_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_6/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_6/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_2/in_3

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_4/in_3

End 

Net : n23_adj_1501
T_22_11_wire_logic_cluster/lc_4/out
T_22_11_lc_trk_g3_4
T_22_11_wire_logic_cluster/lc_6/in_1

End 

Net : secclk_cnt_5
T_18_24_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g3_5
T_17_24_wire_logic_cluster/lc_3/in_3

T_18_24_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_5/in_1

End 

Net : n19525
T_18_26_wire_logic_cluster/lc_0/cout
T_18_26_wire_logic_cluster/lc_1/in_3

Net : dds_state_0
T_21_24_wire_logic_cluster/lc_2/out
T_16_24_sp12_h_l_0
T_15_24_sp12_v_t_23
T_15_25_lc_trk_g3_7
T_15_25_wire_logic_cluster/lc_3/in_1

T_21_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g2_2
T_20_24_wire_logic_cluster/lc_4/in_0

T_21_24_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g3_2
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

T_21_24_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g3_2
T_20_23_wire_logic_cluster/lc_4/in_1

T_21_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g2_2
T_20_24_wire_logic_cluster/lc_1/in_3

T_21_24_wire_logic_cluster/lc_2/out
T_21_25_lc_trk_g1_2
T_21_25_wire_logic_cluster/lc_1/in_0

T_21_24_wire_logic_cluster/lc_2/out
T_21_24_lc_trk_g3_2
T_21_24_wire_logic_cluster/lc_2/in_1

T_21_24_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g1_2
T_20_25_wire_logic_cluster/lc_4/in_1

T_21_24_wire_logic_cluster/lc_2/out
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19435
T_14_12_wire_logic_cluster/lc_5/cout
T_14_12_wire_logic_cluster/lc_6/in_3

Net : SIG_DDS.n12738
T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_sp4_h_l_11
T_11_25_sp4_h_l_2
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_0/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_25_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_1/cen

End 

Net : dds_state_1
T_21_23_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_43
T_18_25_sp4_h_l_6
T_14_25_sp4_h_l_6
T_15_25_lc_trk_g2_6
T_15_25_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g0_7
T_20_24_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_3/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_43
T_18_25_sp4_h_l_6
T_14_25_sp4_h_l_6
T_15_25_lc_trk_g2_6
T_15_25_wire_logic_cluster/lc_0/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_3/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_7/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_1/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_5/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_4/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_2/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_8
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_3
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_6/cen

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_3
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_6/cen

T_21_23_wire_logic_cluster/lc_7/out
T_21_20_sp4_v_t_38
T_18_24_sp4_h_l_3
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_6/cen

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_1/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_3/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_7/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_43
T_18_25_sp4_h_l_6
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_2/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_2/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_0/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_6/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_4/in_1

T_21_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_14_23_lc_trk_g0_1
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

T_21_23_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_43
T_20_25_lc_trk_g1_6
T_20_25_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_43
T_21_25_lc_trk_g0_6
T_21_25_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g0_7
T_20_24_wire_logic_cluster/lc_7/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g0_7
T_20_24_wire_logic_cluster/lc_5/in_0

T_21_23_wire_logic_cluster/lc_7/out
T_21_24_lc_trk_g0_7
T_21_24_wire_logic_cluster/lc_2/in_3

End 

Net : n14_adj_1546
T_21_20_wire_logic_cluster/lc_1/out
T_17_20_sp12_h_l_1
T_16_8_sp12_v_t_22
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_7/in_0

End 

Net : buf_data_vac_13
T_25_21_wire_bram/ram/RDATA_9
T_25_18_sp4_v_t_36
T_22_18_sp4_h_l_7
T_21_14_sp4_v_t_37
T_18_14_sp4_h_l_0
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_vac_15
T_25_19_wire_bram/ram/RDATA_9
T_26_18_sp4_v_t_45
T_26_14_sp4_v_t_46
T_23_14_sp4_h_l_11
T_19_14_sp4_h_l_11
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_17
T_25_17_wire_bram/ram/RDATA_9
T_25_16_sp4_v_t_44
T_22_16_sp4_h_l_3
T_21_12_sp4_v_t_45
T_18_12_sp4_h_l_8
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n4
T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_3/in_0

End 

Net : n14_adj_1544
T_14_19_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_43
T_16_18_sp4_h_l_11
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_10
T_19_19_sp4_h_l_6
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_2/in_0

End 

Net : n14522
T_13_15_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_38
T_14_15_sp4_v_t_43
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g2_4
T_16_16_input_2_6
T_16_16_wire_logic_cluster/lc_6/in_2

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_1
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_2
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_46
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_46
T_14_17_lc_trk_g0_3
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.avg_cnt_8
T_9_12_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_45
T_9_14_lc_trk_g0_0
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : n20543
T_19_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_0/in_3

End 

Net : n10
T_18_22_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_6/in_1

End 

Net : n19504
T_18_23_wire_logic_cluster/lc_6/cout
T_18_23_wire_logic_cluster/lc_7/in_3

End 

Net : dds0_mclkcnt_3
T_18_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_3/in_1

End 

Net : n12_cascade_
T_19_23_wire_logic_cluster/lc_5/ltout
T_19_23_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data_vac_1
T_25_13_wire_bram/ram/RDATA_9
T_25_11_sp4_v_t_41
T_22_11_sp4_h_l_4
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : dds0_mclkcnt_5
T_18_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_5/in_1

End 

Net : n19402
T_16_18_wire_logic_cluster/lc_1/cout
T_16_18_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadcbuf_27
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : n14146
T_21_11_wire_logic_cluster/lc_1/out
T_21_11_lc_trk_g3_1
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

End 

Net : data_idxvec_5
T_16_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_10
T_20_17_sp4_v_t_38
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : n22091_cascade_
T_19_12_wire_logic_cluster/lc_4/ltout
T_19_12_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n20659
T_11_13_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : n22088_cascade_
T_19_12_wire_logic_cluster/lc_3/ltout
T_19_12_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_0_7
T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_9_19_sp12_h_l_0
T_14_19_lc_trk_g1_4
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_21_19_sp12_h_l_0
T_20_19_sp4_h_l_1
T_16_19_sp4_h_l_4
T_12_19_sp4_h_l_4
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_2/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_40
T_20_12_sp4_v_t_40
T_21_16_sp4_h_l_11
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_3/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_21_19_sp12_h_l_0
T_20_19_sp4_h_l_1
T_16_19_sp4_h_l_4
T_12_19_sp4_h_l_7
T_13_19_lc_trk_g2_7
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_9_19_sp12_h_l_0
T_10_19_sp4_h_l_3
T_13_19_sp4_v_t_38
T_13_22_lc_trk_g1_6
T_13_22_input_2_5
T_13_22_wire_logic_cluster/lc_5/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_20_7_sp12_v_t_23
T_21_19_sp12_h_l_0
T_20_19_sp4_h_l_1
T_19_19_sp4_v_t_42
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_5/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_40
T_20_12_sp4_v_t_40
T_17_16_sp4_h_l_5
T_13_16_sp4_h_l_1
T_12_16_sp4_v_t_42
T_12_20_lc_trk_g0_7
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n21082
T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_0/in_0

End 

Net : dds0_mclkcnt_1
T_18_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g0_1
T_19_23_input_2_5
T_19_23_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_vac_4
T_12_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_4/in_1

T_12_9_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_40
T_9_10_sp4_h_l_5
T_8_10_lc_trk_g0_5
T_8_10_wire_bram/ram/WDATA_1

T_12_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_IAC.n12586
T_9_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_7_21_sp4_h_l_4
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_0/cen

End 

Net : n14_adj_1592
T_17_26_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g0_1
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : secclk_cnt_21
T_18_26_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g2_5
T_17_26_wire_logic_cluster/lc_1/in_0

T_18_26_wire_logic_cluster/lc_5/out
T_18_26_lc_trk_g1_5
T_18_26_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n13050
T_13_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_10
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_4/cen

End 

Net : ADC_IAC.n14860
T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_10_20_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_37
T_8_21_sp4_h_l_0
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_5/s_r

End 

Net : n4_adj_1591
T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_5_3
T_16_11_wire_logic_cluster/lc_6/out
T_16_11_sp4_h_l_1
T_19_11_sp4_v_t_43
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n19434
T_14_12_wire_logic_cluster/lc_4/cout
T_14_12_wire_logic_cluster/lc_5/in_3

Net : bfn_14_20_0_
T_18_26_wire_logic_cluster/carry_in_mux/cout
T_18_26_wire_logic_cluster/lc_0/in_3

Net : secclk_cnt_6
T_18_24_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g1_6
T_18_24_wire_logic_cluster/lc_6/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g0_6
T_17_25_wire_logic_cluster/lc_0/in_0

End 

Net : n22154
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_wire_logic_cluster/lc_1/in_1

End 

Net : n11406
T_19_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.avg_cnt_10
T_9_12_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_36
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_7
T_12_10_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_46
T_9_7_sp4_h_l_5
T_8_7_lc_trk_g0_5
T_8_7_wire_bram/ram/WDATA_9

T_12_10_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_2/in_1

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : n19_cascade_
T_18_16_wire_logic_cluster/lc_5/ltout
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_iac_4
T_12_9_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_42
T_9_10_sp4_h_l_7
T_8_10_lc_trk_g0_7
T_8_10_wire_bram/ram/WDATA_5

T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_5/in_3

T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : n20954
T_18_16_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_vac_6
T_12_10_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_39
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g1_2
T_8_8_wire_bram/ram/WDATA_1

T_12_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g0_5
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data_vac_16
T_25_18_wire_bram/ram/RDATA_1
T_25_12_sp12_v_t_23
T_14_12_sp12_h_l_0
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_0/in_0

End 

Net : n20740
T_22_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_1
T_19_15_lc_trk_g1_1
T_19_15_input_2_2
T_19_15_wire_logic_cluster/lc_2/in_2

End 

Net : n19_adj_1485
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.bit_cnt_4
T_10_12_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_40
T_10_14_lc_trk_g0_0
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

T_10_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_40
T_10_14_lc_trk_g0_0
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

T_10_12_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_4/in_1

End 

Net : n22_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : n20840
T_17_16_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_47
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : n22010_cascade_
T_18_18_wire_logic_cluster/lc_6/ltout
T_18_18_wire_logic_cluster/lc_7/in_2

End 

Net : n19_adj_1509
T_17_17_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : ADC_VDC.genclk.n26_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : CLK_DDS.n9
T_11_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_39
T_12_15_sp4_v_t_39
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_8_23_sp4_h_l_3
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_13
T_16_10_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g3_5
T_17_9_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g0_5
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

End 

Net : dds_state_1_adj_1453
T_9_23_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g2_0
T_10_22_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_7/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_19_sp4_v_t_37
T_6_19_sp4_h_l_0
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_3/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_15_sp4_v_t_45
T_12_17_lc_trk_g3_0
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_8_19_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_0/cen

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_8_19_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_0/cen

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_8_19_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_0/cen

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_5_23_sp4_h_l_8
T_9_23_sp4_h_l_8
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_8_19_sp4_v_t_47
T_8_15_sp4_v_t_43
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_6/in_3

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_3/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_7/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_1/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_0/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_4/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_6/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_1/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_5/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_7/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_4/in_1

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_2/in_3

T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_2/in_3

T_9_23_wire_logic_cluster/lc_0/out
T_9_11_sp12_v_t_23
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_4/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_11_sp12_v_t_23
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_11_sp12_v_t_23
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_1/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_11_sp12_v_t_23
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_0/out
T_9_11_sp12_v_t_23
T_9_18_lc_trk_g2_3
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

End 

Net : secclk_cnt_19
T_18_26_wire_logic_cluster/lc_3/out
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_1/in_1

T_18_26_wire_logic_cluster/lc_3/out
T_18_26_lc_trk_g1_3
T_18_26_wire_logic_cluster/lc_3/in_1

End 

Net : n1_adj_1583
T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_20_13_lc_trk_g2_2
T_20_13_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds1_0
T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_14_17_lc_trk_g2_2
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

T_14_19_wire_logic_cluster/lc_1/out
T_10_19_sp12_h_l_1
T_9_7_sp12_v_t_22
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.t0off_3
T_16_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_0/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_3/in_1

End 

Net : dds0_mclkcnt_4
T_18_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds0_14
T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_15_10_sp4_v_t_39
T_16_10_sp4_h_l_7
T_18_10_lc_trk_g2_2
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_19_sp4_v_t_43
T_14_23_lc_trk_g0_6
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_12
T_18_25_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g1_4
T_17_26_input_2_1
T_17_26_wire_logic_cluster/lc_1/in_2

T_18_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_4/in_1

End 

Net : n13109
T_12_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_11
T_11_11_sp4_v_t_46
T_10_13_lc_trk_g2_3
T_10_13_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_4/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_11
T_11_11_sp4_v_t_46
T_10_13_lc_trk_g2_3
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_5/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_10_14_sp4_h_l_7
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g1_3
T_11_12_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_13_13_lc_trk_g0_7
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : n19401
T_16_18_wire_logic_cluster/lc_0/cout
T_16_18_wire_logic_cluster/lc_1/in_3

Net : n10_adj_1594
T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_2/in_3

End 

Net : secclk_cnt_17
T_18_26_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_3/in_3

T_18_26_wire_logic_cluster/lc_1/out
T_18_26_lc_trk_g3_1
T_18_26_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_9
T_18_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g2_1
T_17_25_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadcbuf_28
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_37
T_11_12_sp4_h_l_6
T_12_12_lc_trk_g3_6
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.n9
T_20_23_wire_logic_cluster/lc_3/out
T_20_23_sp4_h_l_11
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

T_20_23_wire_logic_cluster/lc_3/out
T_21_24_lc_trk_g3_3
T_21_24_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_5
T_16_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_16_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g1_5
T_16_9_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.n11751
T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_17_6_sp4_v_t_43
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

T_15_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_10
T_17_6_sp4_v_t_47
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.genclk.div_state_0
T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_14_10_sp4_h_l_9
T_15_10_lc_trk_g3_1
T_15_10_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g1_2
T_17_10_wire_logic_cluster/lc_1/in_0

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.n10552
T_10_14_wire_logic_cluster/lc_2/out
T_10_14_sp4_h_l_9
T_14_14_sp4_h_l_5
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_4
T_8_10_wire_bram/ram/RDATA_1
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_14_11_sp4_h_l_6
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data_vac_5
T_8_9_wire_bram/ram/RDATA_9
T_8_8_sp4_v_t_44
T_9_12_sp4_h_l_3
T_13_12_sp4_h_l_3
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_vac_21
T_25_9_wire_bram/ram/RDATA_9
T_25_8_sp4_v_t_44
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_5
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n19433
T_14_12_wire_logic_cluster/lc_3/cout
T_14_12_wire_logic_cluster/lc_4/in_3

Net : n21980
T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_1/in_3

End 

Net : n20970
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_5/in_1

End 

Net : secclk_cnt_22
T_18_26_wire_logic_cluster/lc_6/out
T_17_26_lc_trk_g2_6
T_17_26_wire_logic_cluster/lc_1/in_3

T_18_26_wire_logic_cluster/lc_6/out
T_18_26_lc_trk_g3_6
T_18_26_wire_logic_cluster/lc_6/in_1

End 

Net : IAC_FLT1
T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_8_25_sp12_h_l_1
T_12_25_sp4_h_l_4
T_11_25_sp4_v_t_41
T_11_29_sp4_v_t_42
T_7_33_span4_horz_r_1
T_8_33_lc_trk_g0_5
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD.adc_state_0
T_12_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_12_sp4_v_t_37
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_sp4_h_l_5
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g2_0
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

End 

Net : adc_state_2_adj_1482
T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_41
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_37
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_12_sp4_v_t_40
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_45
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.genclk.t0off_8
T_16_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14630
T_22_12_wire_logic_cluster/lc_6/out
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_2/in_1

End 

Net : n14_adj_1578
T_21_17_wire_logic_cluster/lc_0/out
T_18_17_sp12_h_l_0
T_6_17_sp12_h_l_0
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_0/out
T_18_17_sp12_h_l_0
T_17_17_sp12_v_t_23
T_17_22_lc_trk_g2_7
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

T_21_17_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_44
T_22_19_sp4_v_t_44
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n19467
T_9_12_wire_logic_cluster/lc_2/cout
T_9_12_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.imosi_N_754
T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_5
T_23_15_lc_trk_g3_5
T_23_15_wire_logic_cluster/lc_5/s_r

End 

Net : buf_data_vac_6
T_8_8_wire_bram/ram/RDATA_1
T_8_8_sp4_h_l_1
T_12_8_sp4_h_l_4
T_15_8_sp4_v_t_41
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_20
T_25_10_wire_bram/ram/RDATA_1
T_24_10_sp4_h_l_4
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_22
T_25_8_wire_bram/ram/RDATA_1
T_24_8_sp4_h_l_4
T_20_8_sp4_h_l_7
T_19_8_sp4_v_t_36
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : data_count_8
T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8
T_25_8_upADDR_8
T_25_8_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_37
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_40
T_8_10_sp4_h_l_5
T_8_10_lc_trk_g1_0
T_8_10_input2_7
T_8_10_wire_bram/ram/WADDR_8
T_8_8_upADDR_8
T_8_8_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_37
T_12_14_sp4_h_l_0
T_11_10_sp4_v_t_40
T_8_10_sp4_h_l_5
T_8_10_lc_trk_g1_0
T_8_10_input2_7
T_8_10_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp12_v_t_23
T_16_26_sp12_h_l_0
T_25_26_lc_trk_g1_4
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_15_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14623
T_24_17_wire_logic_cluster/lc_0/out
T_24_14_sp4_v_t_40
T_24_15_lc_trk_g2_0
T_24_15_wire_logic_cluster/lc_0/in_0

T_24_17_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g2_0
T_23_16_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_12_12_0_
T_16_18_wire_logic_cluster/carry_in_mux/cout
T_16_18_wire_logic_cluster/lc_0/in_3

Net : dds_state_2
T_19_25_wire_logic_cluster/lc_2/out
T_14_25_sp12_h_l_0
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_3/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_4/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_36
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_3/in_3

T_19_25_wire_logic_cluster/lc_2/out
T_17_25_sp4_h_l_1
T_20_21_sp4_v_t_36
T_20_23_lc_trk_g3_1
T_20_23_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_6/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_2/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_2/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_0/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_6/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_2/in_3

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_3/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_7/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_1/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_24_lc_trk_g0_0
T_14_24_wire_logic_cluster/lc_5/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_1/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_3/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_7/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_15_25_sp4_h_l_5
T_14_21_sp4_v_t_40
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_5/in_3

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_22_21_sp4_v_t_38
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_7/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_14_25_sp12_h_l_0
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_1/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_14_25_sp12_h_l_0
T_15_25_lc_trk_g1_4
T_15_25_wire_logic_cluster/lc_0/in_1

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_sp4_h_l_9
T_20_25_lc_trk_g3_1
T_20_25_wire_logic_cluster/lc_4/in_0

T_19_25_wire_logic_cluster/lc_2/out
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadcbuf_29
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_5/out
T_14_10_sp4_v_t_47
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : n14_adj_1547
T_22_17_wire_logic_cluster/lc_2/out
T_20_17_sp4_h_l_1
T_16_17_sp4_h_l_1
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_6/in_0

T_22_17_wire_logic_cluster/lc_2/out
T_20_17_sp4_h_l_1
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_7/in_1

End 

Net : n14_adj_1548
T_22_17_wire_logic_cluster/lc_0/out
T_21_17_sp4_h_l_8
T_17_17_sp4_h_l_11
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_4/in_0

T_22_17_wire_logic_cluster/lc_0/out
T_23_15_sp4_v_t_44
T_20_19_sp4_h_l_2
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_vac_14
T_25_20_wire_bram/ram/RDATA_1
T_25_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.iclk_N_763
T_24_20_wire_logic_cluster/lc_1/out
T_20_20_sp12_h_l_1
T_24_20_sp4_h_l_4
T_23_20_lc_trk_g0_4
T_23_20_wire_logic_cluster/lc_5/s_r

End 

Net : buf_data_vac_19
T_25_15_wire_bram/ram/RDATA_9
T_25_12_sp4_v_t_36
T_22_12_sp4_h_l_7
T_18_12_sp4_h_l_10
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data_vac_3
T_25_11_wire_bram/ram/RDATA_9
T_25_11_sp4_h_l_1
T_21_11_sp4_h_l_9
T_17_11_sp4_h_l_0
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : n21968
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.n19432
T_14_12_wire_logic_cluster/lc_2/cout
T_14_12_wire_logic_cluster/lc_3/in_3

Net : n4_adj_1582_cascade_
T_21_16_wire_logic_cluster/lc_4/ltout
T_21_16_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_5_7
T_15_12_wire_logic_cluster/lc_0/out
T_15_12_sp4_h_l_5
T_19_12_sp4_h_l_8
T_22_12_sp4_v_t_45
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_4/in_0

End 

Net : dds0_mclkcnt_2
T_18_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g0_2
T_19_23_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.n20631
T_10_16_wire_logic_cluster/lc_5/out
T_11_16_sp4_h_l_10
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_0/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_16_sp4_h_l_10
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_4/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_16_sp4_h_l_10
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g3_5
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_5/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g2_3
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19466
T_9_12_wire_logic_cluster/lc_1/cout
T_9_12_wire_logic_cluster/lc_2/in_3

Net : comm_buf_6_5
T_22_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_input_2_5
T_22_13_wire_logic_cluster/lc_5/in_2

T_22_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_6/in_3

End 

Net : dds0_mclkcnt_0
T_18_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g1_0
T_19_23_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds0_12
T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_16_sp4_v_t_47
T_17_12_sp4_v_t_36
T_18_12_sp4_h_l_1
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_44
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n17432_cascade_
T_11_13_wire_logic_cluster/lc_6/ltout
T_11_13_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.n19482
T_16_10_wire_logic_cluster/lc_6/cout
T_16_10_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.n19497
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : n27_adj_1551_cascade_
T_17_25_wire_logic_cluster/lc_0/ltout
T_17_25_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds1_8
T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_0/in_0

T_13_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_3
T_11_22_lc_trk_g1_6
T_11_22_wire_logic_cluster/lc_4/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_3/in_0

End 

Net : n19523
T_18_25_wire_logic_cluster/lc_6/cout
T_18_25_wire_logic_cluster/lc_7/in_3

Net : n2_adj_1590
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_5_1
T_16_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_5
T_18_11_sp4_h_l_8
T_21_11_sp4_v_t_36
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_0/in_1

End 

Net : n4_adj_1595_cascade_
T_21_12_wire_logic_cluster/lc_0/ltout
T_21_12_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_2_3
T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_11_sp4_v_t_39
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_5/in_3

End 

Net : n22046_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_14
T_18_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g3_6
T_17_25_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g1_6
T_18_25_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadcbuf_30
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_6/out
T_5_14_sp12_h_l_0
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_2_2
T_16_13_wire_logic_cluster/lc_5/out
T_16_12_sp4_v_t_42
T_17_12_sp4_h_l_7
T_20_12_sp4_v_t_42
T_20_14_lc_trk_g2_7
T_20_14_wire_logic_cluster/lc_0/in_1

End 

Net : n20807
T_21_12_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_4/in_1

End 

Net : n22049
T_20_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_6_0
T_22_13_wire_logic_cluster/lc_3/out
T_16_13_sp12_h_l_1
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g0_3
T_22_13_wire_logic_cluster/lc_3/in_0

End 

Net : n20929
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.genclk.div_state_1
T_17_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_10
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_4/in_0

T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_2/in_0

T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_1/out
T_16_10_sp4_h_l_10
T_19_10_sp4_v_t_38
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g0_1
T_17_9_wire_logic_cluster/lc_2/in_1

T_17_10_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_10
T_18_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g2_2
T_17_25_input_2_0
T_17_25_wire_logic_cluster/lc_0/in_2

T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_2/in_1

End 

Net : buf_dds1_11
T_15_21_wire_logic_cluster/lc_5/out
T_15_14_sp12_v_t_22
T_16_14_sp12_h_l_1
T_19_14_lc_trk_g0_1
T_19_14_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_13_21_sp4_h_l_7
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.n14608
T_26_16_wire_logic_cluster/lc_7/out
T_26_15_sp4_v_t_46
T_23_19_sp4_h_l_4
T_24_19_lc_trk_g3_4
T_24_19_wire_logic_cluster/lc_0/in_1

T_26_16_wire_logic_cluster/lc_7/out
T_26_15_sp4_v_t_46
T_23_19_sp4_h_l_4
T_23_19_lc_trk_g0_1
T_23_19_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19431
T_14_12_wire_logic_cluster/lc_1/cout
T_14_12_wire_logic_cluster/lc_2/in_3

Net : buf_dds0_8
T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_47
T_14_24_lc_trk_g1_7
T_14_24_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_7/in_3

End 

Net : dds0_mclkcnt_7
T_18_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g0_7
T_19_23_wire_logic_cluster/lc_6/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.n14717
T_13_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_37
T_15_15_sp4_h_l_5
T_11_15_sp4_h_l_1
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_13_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_37
T_15_15_sp4_h_l_5
T_11_15_sp4_h_l_1
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_10_16_sp4_h_l_9
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_5/s_r

End 

Net : n20884_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : buf_control_0
T_20_22_wire_logic_cluster/lc_3/out
T_20_21_sp4_v_t_38
T_20_17_sp4_v_t_46
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_3/out
T_21_21_sp4_v_t_39
T_21_25_lc_trk_g0_2
T_21_25_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19465
T_9_12_wire_logic_cluster/lc_0/cout
T_9_12_wire_logic_cluster/lc_1/in_3

Net : comm_buf_6_4
T_16_15_wire_logic_cluster/lc_5/out
T_17_11_sp4_v_t_46
T_16_12_lc_trk_g3_6
T_16_12_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_1588_cascade_
T_16_12_wire_logic_cluster/lc_3/ltout
T_16_12_wire_logic_cluster/lc_4/in_2

End 

Net : n19522
T_18_25_wire_logic_cluster/lc_5/cout
T_18_25_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19481
T_16_10_wire_logic_cluster/lc_5/cout
T_16_10_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19496
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : cmd_rdadcbuf_31
T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : buf_dds1_12
T_13_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_47
T_14_16_sp4_h_l_3
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g2_3
T_19_12_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_2/in_3

End 

Net : data_idxvec_1
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g2_1
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_12_17_sp12_h_l_1
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.imosi_N_753
T_23_16_wire_logic_cluster/lc_7/out
T_24_14_sp4_v_t_42
T_21_14_sp4_h_l_1
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n19430
T_14_12_wire_logic_cluster/lc_0/cout
T_14_12_wire_logic_cluster/lc_1/in_3

Net : n19399
T_16_17_wire_logic_cluster/lc_6/cout
T_16_17_wire_logic_cluster/lc_7/in_3

Net : RTD.mode
T_9_16_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_44
T_10_17_sp4_h_l_9
T_12_17_lc_trk_g3_4
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

T_9_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_4
T_12_16_lc_trk_g2_1
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_5_6_0_
T_9_12_wire_logic_cluster/carry_in_mux/cout
T_9_12_wire_logic_cluster/lc_0/in_3

Net : n19521
T_18_25_wire_logic_cluster/lc_4/cout
T_18_25_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19495
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19480
T_16_10_wire_logic_cluster/lc_4/cout
T_16_10_wire_logic_cluster/lc_5/in_3

Net : n20966
T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_6_7
T_22_15_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g0_7
T_21_16_wire_logic_cluster/lc_2/in_1

T_22_15_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_7/in_0

End 

Net : n1_adj_1601
T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g2_2
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_41
T_8_16_sp4_h_l_10
T_9_16_lc_trk_g3_2
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : comm_buf_4_7
T_18_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_46
T_20_16_sp4_h_l_11
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n20392
T_11_13_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_43
T_13_12_sp4_h_l_11
T_16_12_sp4_v_t_41
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_10_6_0_
T_14_12_wire_logic_cluster/carry_in_mux/cout
T_14_12_wire_logic_cluster/lc_0/in_3

Net : n1_adj_1586
T_16_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g1_5
T_16_12_wire_logic_cluster/lc_1/in_1

End 

Net : n1_adj_1580
T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.n22370
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_7
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_4_3
T_18_14_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_4/in_0

End 

Net : n19398
T_16_17_wire_logic_cluster/lc_5/cout
T_16_17_wire_logic_cluster/lc_6/in_3

Net : data_idxvec_8
T_16_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_8
T_19_18_sp4_h_l_4
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g0_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_4_1
T_18_14_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_43
T_19_12_sp4_h_l_11
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_0/in_0

End 

Net : data_idxvec_11
T_16_18_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_43
T_17_14_sp4_h_l_11
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : data_idxvec_6
T_16_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_44
T_17_16_sp4_h_l_9
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : data_idxvec_10
T_16_18_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_45
T_18_15_sp4_h_l_8
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g0_2
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.div_state_1__N_1275
T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_41
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

T_17_10_wire_logic_cluster/lc_4/out
T_18_10_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/cen

End 

Net : n19520
T_18_25_wire_logic_cluster/lc_3/cout
T_18_25_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19479
T_16_10_wire_logic_cluster/lc_3/cout
T_16_10_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19494
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : buf_dds0_11
T_18_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_37
T_19_13_sp4_v_t_45
T_19_14_lc_trk_g3_5
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_18_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_37
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_37
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_3_2
T_18_12_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_40
T_20_14_sp4_h_l_11
T_20_14_lc_trk_g0_6
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

End 

Net : n21227
T_9_18_wire_logic_cluster/lc_0/out
T_10_18_sp4_h_l_0
T_13_14_sp4_v_t_43
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : bit_cnt_3
T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_0/in_3

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g0_0
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

End 

Net : n8_adj_1608
T_7_17_wire_logic_cluster/lc_7/out
T_5_17_sp12_h_l_1
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : wdtick_flag
T_15_24_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_37
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g1_0
T_15_24_wire_logic_cluster/lc_0/in_3

T_15_24_wire_logic_cluster/lc_0/out
T_12_24_sp12_h_l_0
T_19_24_sp4_h_l_9
T_22_24_sp4_v_t_44
T_21_25_lc_trk_g3_4
T_21_25_wire_logic_cluster/lc_7/in_0

End 

Net : n11757
T_15_22_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_43
T_13_23_sp4_h_l_6
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_43
T_13_23_sp4_h_l_6
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_43
T_13_23_sp4_h_l_6
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_0/cen

End 

Net : n4_adj_1507_cascade_
T_18_13_wire_logic_cluster/lc_4/ltout
T_18_13_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_5_0
T_16_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_11
T_19_11_sp4_v_t_46
T_18_13_lc_trk_g0_0
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : RTD.n20762
T_10_16_wire_logic_cluster/lc_4/out
T_10_14_sp4_v_t_37
T_11_18_sp4_h_l_6
T_12_18_lc_trk_g2_6
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

End 

Net : comm_spi.n14631
T_23_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g3_2
T_22_13_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n7
T_12_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_7/in_3

End 

Net : n19397
T_16_17_wire_logic_cluster/lc_4/cout
T_16_17_wire_logic_cluster/lc_5/in_3

Net : RTD.adc_state_3_N_1368_1_cascade_
T_12_17_wire_logic_cluster/lc_6/ltout
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : n14730
T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp12_v_t_22
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp12_v_t_22
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp12_v_t_22
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp12_v_t_22
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_23_wire_logic_cluster/lc_1/out
T_19_20_sp12_v_t_22
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/s_r

T_19_23_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_38
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_2/in_3

End 

Net : clk_cnt_1
T_19_22_wire_logic_cluster/lc_1/out
T_20_20_sp4_v_t_46
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_1/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_1/in_1

End 

Net : n20754
T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g3_5
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g3_5
T_10_15_input_2_6
T_10_15_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_4_4
T_18_14_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_37
T_15_12_sp4_h_l_0
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : n19519
T_18_25_wire_logic_cluster/lc_2/cout
T_18_25_wire_logic_cluster/lc_3/in_3

Net : clk_cnt_0
T_19_22_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g0_0
T_19_23_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_0/out
T_19_22_lc_trk_g3_0
T_19_22_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.n19478
T_16_10_wire_logic_cluster/lc_2/cout
T_16_10_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n12915
T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

End 

Net : n6_cascade_
T_19_23_wire_logic_cluster/lc_0/ltout
T_19_23_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadcbuf_32
T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_12_sp4_v_t_40
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.n19493
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : clk_cnt_4
T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g1_4
T_19_23_wire_logic_cluster/lc_0/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_4/in_1

End 

Net : VAC_OSR0
T_19_16_wire_logic_cluster/lc_6/out
T_19_10_sp12_v_t_23
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_10_sp12_v_t_23
T_8_22_sp12_h_l_0
T_7_22_sp12_v_t_23
T_7_26_sp4_v_t_41
T_4_30_sp4_h_l_4
T_0_30_span4_horz_18
T_0_30_lc_trk_g1_2
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VAC.n16
T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC.n21053
T_6_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g3_7
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : n19396
T_16_17_wire_logic_cluster/lc_3/cout
T_16_17_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC.bit_cnt_0
T_6_13_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_0/in_1

End 

Net : clk_cnt_2
T_19_22_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_44
T_19_23_lc_trk_g1_1
T_19_23_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VAC.bit_cnt_6
T_6_13_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

T_6_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : n14900
T_20_23_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_20_23_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_20_23_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_20_23_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_5/in_3

End 

Net : n12875_cascade_
T_13_12_wire_logic_cluster/lc_2/ltout
T_13_12_wire_logic_cluster/lc_3/in_2

End 

Net : n2
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n19477
T_16_10_wire_logic_cluster/lc_1/cout
T_16_10_wire_logic_cluster/lc_2/in_3

Net : n19518
T_18_25_wire_logic_cluster/lc_1/cout
T_18_25_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19492
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadcbuf_33
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n19428
T_14_11_wire_logic_cluster/lc_6/cout
T_14_11_wire_logic_cluster/lc_7/in_3

Net : comm_spi.n14609
T_26_19_wire_logic_cluster/lc_1/out
T_22_19_sp12_h_l_1
T_23_19_lc_trk_g0_5
T_23_19_wire_logic_cluster/lc_0/in_3

T_26_19_wire_logic_cluster/lc_1/out
T_25_19_sp4_h_l_10
T_24_19_lc_trk_g1_2
T_24_19_wire_logic_cluster/lc_0/in_3

End 

Net : n20951_cascade_
T_21_12_wire_logic_cluster/lc_6/ltout
T_21_12_wire_logic_cluster/lc_7/in_2

End 

Net : n17404_cascade_
T_21_12_wire_logic_cluster/lc_5/ltout
T_21_12_wire_logic_cluster/lc_6/in_2

End 

Net : n21072_cascade_
T_20_22_wire_logic_cluster/lc_5/ltout
T_20_22_wire_logic_cluster/lc_6/in_2

End 

Net : n21073_cascade_
T_20_22_wire_logic_cluster/lc_4/ltout
T_20_22_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_6_3
T_16_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_8
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : n21296_cascade_
T_18_15_wire_logic_cluster/lc_2/ltout
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.n15067
T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_45
T_15_11_sp4_h_l_8
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_14_9_sp4_h_l_1
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_10_wire_logic_cluster/lc_2/out
T_17_9_sp4_v_t_36
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_20
T_18_26_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g2_4
T_17_25_wire_logic_cluster/lc_2/in_0

T_18_26_wire_logic_cluster/lc_4/out
T_18_26_lc_trk_g3_4
T_18_26_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n21206_cascade_
T_17_9_wire_logic_cluster/lc_1/ltout
T_17_9_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_6_6
T_15_15_wire_logic_cluster/lc_3/out
T_9_15_sp12_h_l_1
T_20_3_sp12_v_t_22
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : n21329_cascade_
T_20_13_wire_logic_cluster/lc_1/ltout
T_20_13_wire_logic_cluster/lc_2/in_2

End 

Net : n19395
T_16_17_wire_logic_cluster/lc_2/cout
T_16_17_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19427
T_14_11_wire_logic_cluster/lc_5/cout
T_14_11_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19491
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : bit_cnt_2
T_7_18_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g0_1
T_7_17_wire_logic_cluster/lc_7/in_0

T_7_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_1/in_3

End 

Net : n19517
T_18_25_wire_logic_cluster/lc_0/cout
T_18_25_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19476
T_16_10_wire_logic_cluster/lc_0/cout
T_16_10_wire_logic_cluster/lc_1/in_3

Net : bit_cnt_0_adj_1456
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_3
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_3
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_3
T_7_18_lc_trk_g1_6
T_7_18_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_4_5
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_sp4_h_l_11
T_21_10_sp4_v_t_40
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_3_3
T_18_12_wire_logic_cluster/lc_5/out
T_18_5_sp12_v_t_22
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : n20615
T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_1/in_1

End 

Net : bit_cnt_1
T_7_18_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g1_2
T_7_17_input_2_7
T_7_17_wire_logic_cluster/lc_7/in_2

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_2/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g3_2
T_7_18_input_2_1
T_7_18_wire_logic_cluster/lc_1/in_2

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g3_2
T_7_18_wire_logic_cluster/lc_0/in_3

End 

Net : n19394
T_16_17_wire_logic_cluster/lc_1/cout
T_16_17_wire_logic_cluster/lc_2/in_3

Net : comm_buf_3_6
T_18_12_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_47
T_20_13_sp4_h_l_10
T_20_13_lc_trk_g0_7
T_20_13_wire_logic_cluster/lc_0/in_1

End 

Net : n2_adj_1584
T_20_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_3/in_3

End 

Net : clk_cnt_3
T_19_22_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_3_0
T_18_12_wire_logic_cluster/lc_0/out
T_18_8_sp12_v_t_23
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n19426
T_14_11_wire_logic_cluster/lc_4/cout
T_14_11_wire_logic_cluster/lc_5/in_3

Net : bfn_14_19_0_
T_18_25_wire_logic_cluster/carry_in_mux/cout
T_18_25_wire_logic_cluster/lc_0/in_3

Net : bfn_12_4_0_
T_16_10_wire_logic_cluster/carry_in_mux/cout
T_16_10_wire_logic_cluster/lc_0/in_3

Net : bfn_13_6_0_
T_17_12_wire_logic_cluster/carry_in_mux/cout
T_17_12_wire_logic_cluster/lc_0/in_3

Net : n20608
T_22_11_wire_logic_cluster/lc_3/out
T_22_8_sp4_v_t_46
T_21_11_lc_trk_g3_6
T_21_11_wire_logic_cluster/lc_3/in_0

End 

Net : comm_spi.n14638
T_23_18_wire_logic_cluster/lc_5/out
T_23_11_sp12_v_t_22
T_12_23_sp12_h_l_1
T_18_23_sp4_h_l_6
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_0/in_1

T_23_18_wire_logic_cluster/lc_5/out
T_23_17_sp4_v_t_42
T_23_21_lc_trk_g0_7
T_23_21_wire_logic_cluster/lc_0/in_1

End 

Net : dds0_mclkcnt_6
T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g0_6
T_19_23_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_2_6
T_16_13_wire_logic_cluster/lc_1/out
T_12_13_sp12_h_l_1
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : n19393
T_16_17_wire_logic_cluster/lc_0/cout
T_16_17_wire_logic_cluster/lc_1/in_3

Net : n1_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : read_buf_6
T_10_18_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_41
T_11_16_sp4_h_l_9
T_13_16_lc_trk_g3_4
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_2_1
T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp4_h_l_8
T_21_10_sp4_v_t_39
T_21_12_lc_trk_g2_2
T_21_12_wire_logic_cluster/lc_2/in_0

End 

Net : n22052_cascade_
T_21_12_wire_logic_cluster/lc_2/ltout
T_21_12_wire_logic_cluster/lc_3/in_2

End 

Net : n22055_cascade_
T_21_12_wire_logic_cluster/lc_3/ltout
T_21_12_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19425
T_14_11_wire_logic_cluster/lc_3/cout
T_14_11_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n11692_cascade_
T_11_12_wire_logic_cluster/lc_0/ltout
T_11_12_wire_logic_cluster/lc_1/in_2

End 

Net : RTD.n11734
T_11_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_47
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_3/cen

End 

Net : comm_buf_5_2
T_16_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_43
T_18_14_sp4_h_l_6
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_5_5
T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_19_12_sp4_h_l_9
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_5/in_1

End 

Net : n20801_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1593_cascade_
T_20_14_wire_logic_cluster/lc_2/ltout
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : n20590_cascade_
T_15_16_wire_logic_cluster/lc_6/ltout
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : n2_adj_1581_cascade_
T_21_16_wire_logic_cluster/lc_0/ltout
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_6_2
T_15_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_45
T_17_12_sp4_h_l_1
T_20_12_sp4_v_t_43
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_9
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_2_7
T_16_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_44
T_18_15_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_20_adj_1430
T_22_17_wire_logic_cluster/lc_1/out
T_23_15_sp4_v_t_46
T_20_19_sp4_h_l_11
T_16_19_sp4_h_l_2
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_0/in_1

T_22_17_wire_logic_cluster/lc_1/out
T_23_15_sp4_v_t_46
T_20_19_sp4_h_l_11
T_16_19_sp4_h_l_2
T_15_19_lc_trk_g1_2
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g0_1
T_22_17_input_2_1
T_22_17_wire_logic_cluster/lc_1/in_2

End 

Net : n2_adj_1587_cascade_
T_16_12_wire_logic_cluster/lc_0/ltout
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_27_adj_1423
T_11_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_5
T_15_20_sp4_h_l_1
T_11_20_sp4_h_l_9
T_14_16_sp4_v_t_38
T_13_19_lc_trk_g2_6
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VAC.bit_cnt_4
T_6_13_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g0_4
T_6_14_wire_logic_cluster/lc_6/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.n14651
T_23_24_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_36
T_24_21_lc_trk_g3_4
T_24_21_wire_logic_cluster/lc_0/in_3

T_23_24_wire_logic_cluster/lc_0/out
T_24_21_sp4_v_t_41
T_24_22_lc_trk_g3_1
T_24_22_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC.n21054_cascade_
T_6_14_wire_logic_cluster/lc_6/ltout
T_6_14_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_16
T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_12_12_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_40
T_13_11_sp4_h_l_11
T_15_11_lc_trk_g2_6
T_15_11_wire_logic_cluster/lc_7/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g2_0
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VAC.bit_cnt_3
T_6_13_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g0_3
T_6_14_wire_logic_cluster/lc_6/in_1

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_4_0
T_18_14_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n19424
T_14_11_wire_logic_cluster/lc_2/cout
T_14_11_wire_logic_cluster/lc_3/in_3

Net : comm_buf_5_4
T_16_11_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g1_7
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n14624
T_24_16_wire_logic_cluster/lc_0/out
T_24_15_lc_trk_g1_0
T_24_15_wire_logic_cluster/lc_0/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_3_1
T_18_12_wire_logic_cluster/lc_7/out
T_16_12_sp4_h_l_11
T_20_12_sp4_h_l_2
T_21_12_lc_trk_g3_2
T_21_12_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n8
T_11_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_40
T_13_14_sp4_h_l_10
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_4/cen

End 

Net : ADC_VAC.bit_cnt_5
T_6_13_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g1_5
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VAC.n19414
T_6_13_wire_logic_cluster/lc_6/cout
T_6_13_wire_logic_cluster/lc_7/in_3

End 

Net : n19515
T_18_24_wire_logic_cluster/lc_6/cout
T_18_24_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.n19537
T_10_12_wire_logic_cluster/lc_6/cout
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_IAC.n19421
T_10_21_wire_logic_cluster/lc_6/cout
T_10_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19463
T_9_11_wire_logic_cluster/lc_6/cout
T_9_11_wire_logic_cluster/lc_7/in_3

Net : ADC_IAC.bit_cnt_0
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_0/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g2_0
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.n19474
T_16_9_wire_logic_cluster/lc_6/cout
T_16_9_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19489
T_17_11_wire_logic_cluster/lc_6/cout
T_17_11_wire_logic_cluster/lc_7/in_3

Net : ADC_VAC.bit_cnt_2
T_6_13_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_6/in_3

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : read_buf_9
T_10_17_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g0_0
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19423
T_14_11_wire_logic_cluster/lc_1/cout
T_14_11_wire_logic_cluster/lc_2/in_3

Net : comm_spi.n14639
T_23_17_wire_logic_cluster/lc_0/out
T_23_13_sp12_v_t_23
T_23_19_sp4_v_t_39
T_20_23_sp4_h_l_7
T_16_23_sp4_h_l_10
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_0/out
T_23_13_sp12_v_t_23
T_23_21_lc_trk_g3_0
T_23_21_wire_logic_cluster/lc_0/in_3

End 

Net : SIG_DDS.n21331
T_20_24_wire_logic_cluster/lc_2/out
T_21_24_lc_trk_g0_2
T_21_24_wire_logic_cluster/lc_2/in_0

End 

Net : SIG_DDS.bit_cnt_3
T_19_24_wire_logic_cluster/lc_0/out
T_20_24_lc_trk_g1_0
T_20_24_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_2
T_10_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g2_3
T_11_18_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g2_3
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_8_adj_1442
T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_14_16_sp12_h_l_1
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g2_3
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : comm_spi.n14650
T_24_23_wire_logic_cluster/lc_0/out
T_24_20_sp4_v_t_40
T_24_21_lc_trk_g3_0
T_24_21_wire_logic_cluster/lc_0/in_1

T_24_23_wire_logic_cluster/lc_0/out
T_24_22_lc_trk_g0_0
T_24_22_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_3_7
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_9
T_21_12_sp4_v_t_39
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_0/in_0

End 

Net : n14_adj_1546_cascade_
T_21_20_wire_logic_cluster/lc_1/ltout
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : n20612
T_9_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_17
T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_15_18_sp4_v_t_39
T_15_19_lc_trk_g3_7
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_39
T_15_18_sp4_v_t_39
T_15_19_lc_trk_g3_7
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_1
T_9_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_2
T_11_13_sp4_v_t_42
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g0_3
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_28_adj_1422
T_10_20_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_36
T_11_8_sp4_v_t_44
T_11_9_lc_trk_g2_4
T_11_9_input_2_2
T_11_9_wire_logic_cluster/lc_2/in_2

T_10_20_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g0_0
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19536
T_10_12_wire_logic_cluster/lc_5/cout
T_10_12_wire_logic_cluster/lc_6/in_3

Net : n19514
T_18_24_wire_logic_cluster/lc_5/cout
T_18_24_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.n19420
T_10_21_wire_logic_cluster/lc_5/cout
T_10_21_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.n19413
T_6_13_wire_logic_cluster/lc_5/cout
T_6_13_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.bit_cnt_1
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_1/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.n19473
T_16_9_wire_logic_cluster/lc_5/cout
T_16_9_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.bit_cnt_1
T_6_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_7/in_1

End 

Net : n19503
T_18_23_wire_logic_cluster/lc_5/cout
T_18_23_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19462
T_9_11_wire_logic_cluster/lc_5/cout
T_9_11_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19488
T_17_11_wire_logic_cluster/lc_5/cout
T_17_11_wire_logic_cluster/lc_6/in_3

Net : comm_buf_4_2
T_18_14_wire_logic_cluster/lc_6/out
T_18_14_sp4_h_l_1
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_IAC.n21068_cascade_
T_9_21_wire_logic_cluster/lc_4/ltout
T_9_21_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.n10
T_20_24_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g1_1
T_21_24_input_2_2
T_21_24_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_IAC.n20795_cascade_
T_9_21_wire_logic_cluster/lc_3/ltout
T_9_21_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_IAC.bit_cnt_4
T_10_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : SIG_DDS.bit_cnt_1
T_19_24_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g0_1
T_20_24_wire_logic_cluster/lc_1/in_0

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_1/in_1

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_input_2_2
T_19_24_wire_logic_cluster/lc_2/in_2

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_input_2_0
T_19_24_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_IAC.n20783_cascade_
T_9_21_wire_logic_cluster/lc_2/ltout
T_9_21_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_27
T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_12_11_sp4_h_l_8
T_11_7_sp4_v_t_45
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g2_4
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g2_4
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_IAC.bit_cnt_3
T_10_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g2_3
T_9_21_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : tmp_buf_15
T_14_23_wire_logic_cluster/lc_6/out
T_14_23_sp4_h_l_1
T_18_23_sp4_h_l_4
T_21_23_sp4_v_t_41
T_20_24_lc_trk_g3_1
T_20_24_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_25_lc_trk_g1_5
T_15_25_input_2_0
T_15_25_wire_logic_cluster/lc_0/in_2

End 

Net : comm_spi.n14646
T_22_23_wire_logic_cluster/lc_0/out
T_22_23_sp4_h_l_5
T_24_23_lc_trk_g3_0
T_24_23_wire_logic_cluster/lc_0/in_1

T_22_23_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g3_0
T_23_24_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_6_1
T_21_13_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadcbuf_34
T_13_14_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g2_3
T_14_15_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_2_13_sp12_h_l_1
T_10_13_lc_trk_g1_2
T_10_13_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : tmp_buf_15_adj_1455
T_12_21_wire_logic_cluster/lc_6/out
T_12_21_sp4_h_l_1
T_11_17_sp4_v_t_43
T_8_17_sp4_h_l_0
T_9_17_lc_trk_g3_0
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_sp4_h_l_1
T_11_17_sp4_v_t_43
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_2_0
T_17_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19422
T_14_11_wire_logic_cluster/lc_0/cout
T_14_11_wire_logic_cluster/lc_1/in_3

Net : bit_cnt_0
T_20_24_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_5/out
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/in_1

T_20_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_16_adj_1434
T_13_10_wire_logic_cluster/lc_7/out
T_11_10_sp12_h_l_1
T_22_10_sp12_v_t_22
T_22_18_lc_trk_g3_1
T_22_18_input_2_2
T_22_18_wire_logic_cluster/lc_2/in_2

T_13_10_wire_logic_cluster/lc_7/out
T_11_10_sp12_h_l_1
T_22_10_sp12_v_t_22
T_22_18_lc_trk_g3_1
T_22_18_input_2_0
T_22_18_wire_logic_cluster/lc_0/in_2

T_13_10_wire_logic_cluster/lc_7/out
T_13_10_lc_trk_g1_7
T_13_10_wire_logic_cluster/lc_7/in_1

End 

Net : read_buf_0
T_9_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_5
T_11_16_sp4_h_l_1
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_5
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : SIG_DDS.bit_cnt_2
T_19_24_wire_logic_cluster/lc_2/out
T_20_24_lc_trk_g1_2
T_20_24_input_2_1
T_20_24_wire_logic_cluster/lc_1/in_2

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_0/in_1

T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_2/in_3

End 

Net : read_buf_10
T_9_16_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_39
T_10_12_sp4_h_l_2
T_13_12_sp4_v_t_39
T_13_15_lc_trk_g1_7
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_0/in_0

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.bit_cnt_3
T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_6/in_0

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_2/in_0

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_4/in_0

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_5/in_3

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_1/in_3

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_3/in_3

T_20_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g3_0
T_20_10_wire_logic_cluster/lc_0/in_1

T_20_10_wire_logic_cluster/lc_0/out
T_21_10_sp4_h_l_0
T_20_10_sp4_v_t_37
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VAC.bit_cnt_7
T_6_13_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g0_7
T_6_14_wire_logic_cluster/lc_7/in_0

T_6_13_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_IAC.n19419
T_10_21_wire_logic_cluster/lc_4/cout
T_10_21_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19535
T_10_12_wire_logic_cluster/lc_4/cout
T_10_12_wire_logic_cluster/lc_5/in_3

Net : n19513
T_18_24_wire_logic_cluster/lc_4/cout
T_18_24_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC.n19412
T_6_13_wire_logic_cluster/lc_4/cout
T_6_13_wire_logic_cluster/lc_5/in_3

Net : ADC_IAC.bit_cnt_2
T_10_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.genclk.n19487
T_17_11_wire_logic_cluster/lc_4/cout
T_17_11_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19472
T_16_9_wire_logic_cluster/lc_4/cout
T_16_9_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19461
T_9_11_wire_logic_cluster/lc_4/cout
T_9_11_wire_logic_cluster/lc_5/in_3

Net : n19502
T_18_23_wire_logic_cluster/lc_4/cout
T_18_23_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadctmp_4
T_7_13_wire_logic_cluster/lc_3/out
T_0_13_span12_horz_1
T_12_1_sp12_v_t_22
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_3_4
T_18_12_wire_logic_cluster/lc_1/out
T_14_12_sp12_h_l_1
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_3_5
T_18_12_wire_logic_cluster/lc_4/out
T_11_12_sp12_h_l_0
T_21_12_lc_trk_g1_7
T_21_12_wire_logic_cluster/lc_6/in_0

End 

Net : n14_adj_1606_cascade_
T_7_17_wire_logic_cluster/lc_0/ltout
T_7_17_wire_logic_cluster/lc_1/in_2

End 

Net : comm_spi.n14642
T_17_23_wire_logic_cluster/lc_0/out
T_14_23_sp12_h_l_0
T_23_23_lc_trk_g1_4
T_23_23_wire_logic_cluster/lc_0/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_14_23_sp12_h_l_0
T_22_23_lc_trk_g0_3
T_22_23_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_19
T_15_19_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_38
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_3
T_18_15_sp4_v_t_44
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.n19471
T_16_9_wire_logic_cluster/lc_3/cout
T_16_9_wire_logic_cluster/lc_4/in_3

Net : n19501
T_18_23_wire_logic_cluster/lc_3/cout
T_18_23_wire_logic_cluster/lc_4/in_3

Net : ADC_IAC.n19418
T_10_21_wire_logic_cluster/lc_3/cout
T_10_21_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19534
T_10_12_wire_logic_cluster/lc_3/cout
T_10_12_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19460
T_9_11_wire_logic_cluster/lc_3/cout
T_9_11_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19486
T_17_11_wire_logic_cluster/lc_3/cout
T_17_11_wire_logic_cluster/lc_4/in_3

Net : n19508
T_19_22_wire_logic_cluster/lc_3/cout
T_19_22_wire_logic_cluster/lc_4/in_3

End 

Net : n19512
T_18_24_wire_logic_cluster/lc_3/cout
T_18_24_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC.n19411
T_6_13_wire_logic_cluster/lc_3/cout
T_6_13_wire_logic_cluster/lc_4/in_3

Net : cmd_rdadctmp_10
T_14_16_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_38
T_15_8_sp4_v_t_38
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_38
T_15_8_sp4_v_t_38
T_15_9_lc_trk_g3_6
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_26
T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_15_12_sp4_v_t_39
T_15_15_lc_trk_g0_7
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g2_5
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : comm_spi.n14654
T_24_22_wire_logic_cluster/lc_5/out
T_24_15_sp12_v_t_22
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_5/out
T_24_15_sp12_v_t_22
T_24_17_lc_trk_g2_5
T_24_17_wire_logic_cluster/lc_0/in_1

End 

Net : n1_adj_1589_cascade_
T_18_15_wire_logic_cluster/lc_0/ltout
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : n1_adj_1601_cascade_
T_11_18_wire_logic_cluster/lc_6/ltout
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_10_adj_1440
T_15_13_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_40
T_15_6_sp4_v_t_45
T_14_9_lc_trk_g3_5
T_14_9_input_2_4
T_14_9_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_0/out
T_15_1_sp12_v_t_23
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g0_0
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_12_adj_1438
T_15_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_1
T_14_7_sp4_v_t_36
T_13_10_lc_trk_g2_4
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_41
T_12_9_sp4_h_l_4
T_12_9_lc_trk_g0_1
T_12_9_input_2_1
T_12_9_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g0_6
T_15_11_input_2_6
T_15_11_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_IAC.bit_cnt_6
T_10_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : n20543_cascade_
T_19_23_wire_logic_cluster/lc_6/ltout
T_19_23_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_7_adj_1443
T_9_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_40
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g2_6
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_29
T_10_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_42
T_11_11_sp4_h_l_1
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_6/in_1

T_10_10_wire_logic_cluster/lc_1/out
T_6_10_sp12_h_l_1
T_12_10_lc_trk_g0_6
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n19485
T_17_11_wire_logic_cluster/lc_2/cout
T_17_11_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19459
T_9_11_wire_logic_cluster/lc_2/cout
T_9_11_wire_logic_cluster/lc_3/in_3

Net : ADC_IAC.n19417
T_10_21_wire_logic_cluster/lc_2/cout
T_10_21_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19533
T_10_12_wire_logic_cluster/lc_2/cout
T_10_12_wire_logic_cluster/lc_3/in_3

Net : n19507
T_19_22_wire_logic_cluster/lc_2/cout
T_19_22_wire_logic_cluster/lc_3/in_3

Net : n19511
T_18_24_wire_logic_cluster/lc_2/cout
T_18_24_wire_logic_cluster/lc_3/in_3

Net : n19500
T_18_23_wire_logic_cluster/lc_2/cout
T_18_23_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC.n19410
T_6_13_wire_logic_cluster/lc_2/cout
T_6_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19470
T_16_9_wire_logic_cluster/lc_2/cout
T_16_9_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_9
T_14_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_7
T_16_16_sp4_h_l_7
T_17_16_lc_trk_g3_7
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_11
T_15_9_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_44
T_12_8_sp4_h_l_3
T_12_8_lc_trk_g0_6
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_44
T_15_11_lc_trk_g0_4
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g2_6
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_12
T_12_8_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_40
T_13_9_sp4_h_l_11
T_14_9_lc_trk_g3_3
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_0/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_13
T_14_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_9
T_12_11_lc_trk_g0_4
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_14_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_44
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_0/in_0

T_14_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g2_0
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

End 

Net : read_buf_14
T_9_16_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_43
T_11_15_sp4_h_l_11
T_13_15_lc_trk_g2_6
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_6/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_8
T_14_8_wire_logic_cluster/lc_2/out
T_14_6_sp12_v_t_23
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_5/in_0

T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g0_2
T_14_8_input_2_2
T_14_8_wire_logic_cluster/lc_2/in_2

T_14_8_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g0_2
T_13_9_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_IAC.bit_cnt_7
T_10_21_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g3_7
T_9_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_6
T_12_10_wire_logic_cluster/lc_4/out
T_13_9_sp4_v_t_41
T_14_9_sp4_h_l_4
T_14_9_lc_trk_g1_1
T_14_9_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n19532
T_10_12_wire_logic_cluster/lc_1/cout
T_10_12_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19458
T_9_11_wire_logic_cluster/lc_1/cout
T_9_11_wire_logic_cluster/lc_2/in_3

Net : n19510
T_18_24_wire_logic_cluster/lc_1/cout
T_18_24_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC.n19409
T_6_13_wire_logic_cluster/lc_1/cout
T_6_13_wire_logic_cluster/lc_2/in_3

Net : ADC_IAC.n19416
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19484
T_17_11_wire_logic_cluster/lc_1/cout
T_17_11_wire_logic_cluster/lc_2/in_3

Net : n19499
T_18_23_wire_logic_cluster/lc_1/cout
T_18_23_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19469
T_16_9_wire_logic_cluster/lc_1/cout
T_16_9_wire_logic_cluster/lc_2/in_3

Net : n19506
T_19_22_wire_logic_cluster/lc_1/cout
T_19_22_wire_logic_cluster/lc_2/in_3

Net : ADC_IAC.bit_cnt_5
T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_25
T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp12_h_l_1
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp12_h_l_1
T_16_16_lc_trk_g1_2
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_0
T_9_17_wire_logic_cluster/lc_1/out
T_9_6_sp12_v_t_22
T_9_13_lc_trk_g3_2
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_22_adj_1428
T_15_20_wire_logic_cluster/lc_3/out
T_9_20_sp12_h_l_1
T_11_20_lc_trk_g1_6
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_input_2_5
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.tmp_buf_12
T_14_23_wire_logic_cluster/lc_5/out
T_14_23_sp12_h_l_1
T_14_23_lc_trk_g1_2
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_2_adj_1448
T_10_23_wire_logic_cluster/lc_7/out
T_10_18_sp12_v_t_22
T_10_20_lc_trk_g2_5
T_10_20_input_2_3
T_10_20_wire_logic_cluster/lc_3/in_2

T_10_23_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g2_7
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_9_adj_1441
T_15_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_24
T_15_16_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_IAC.n19415
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : n19509
T_18_24_wire_logic_cluster/lc_0/cout
T_18_24_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC.n19408
T_6_13_wire_logic_cluster/lc_0/cout
T_6_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19457
T_9_11_wire_logic_cluster/lc_0/cout
T_9_11_wire_logic_cluster/lc_1/in_3

Net : n19505
T_19_22_wire_logic_cluster/lc_0/cout
T_19_22_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19531
T_10_12_wire_logic_cluster/lc_0/cout
T_10_12_wire_logic_cluster/lc_1/in_3

Net : n19498
T_18_23_wire_logic_cluster/lc_0/cout
T_18_23_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19468
T_16_9_wire_logic_cluster/lc_0/cout
T_16_9_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19483
T_17_11_wire_logic_cluster/lc_0/cout
T_17_11_wire_logic_cluster/lc_1/in_3

Net : read_buf_7
T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : VDC_SCLK
T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_1/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_7_12_sp12_h_l_1
T_0_12_span12_horz_13
T_0_12_lc_trk_g0_5
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_adcdata_vdc_3
T_12_12_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_40
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_1
T_15_8_sp4_v_t_42
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : n14_adj_1604_cascade_
T_10_20_wire_logic_cluster/lc_4/ltout
T_10_20_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_14
T_13_9_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_45
T_12_10_lc_trk_g3_5
T_12_10_input_2_6
T_12_10_wire_logic_cluster/lc_6/in_2

T_13_9_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_45
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g1_0
T_13_9_wire_logic_cluster/lc_0/in_1

End 

Net : adress_1
T_10_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_47
T_10_15_lc_trk_g3_2
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_13_adj_1437
T_13_10_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_44
T_14_9_lc_trk_g3_4
T_14_9_input_2_5
T_14_9_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g1_0
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.tmp_buf_8
T_14_24_wire_logic_cluster/lc_5/out
T_14_22_sp4_v_t_39
T_14_23_lc_trk_g2_7
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

End 

Net : adress_0
T_11_15_wire_logic_cluster/lc_4/out
T_11_14_sp4_v_t_40
T_10_17_lc_trk_g3_0
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_2_4
T_16_13_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_0/in_1

End 

Net : IAC_CS
T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g1_5
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_sp12_h_l_1
T_9_20_sp12_v_t_22
T_9_29_sp4_v_t_36
T_5_33_span4_horz_r_0
T_7_33_lc_trk_g1_0
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VAC_CS
T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g3_1
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_1/out
T_7_14_sp12_v_t_22
T_7_21_sp4_v_t_38
T_4_25_sp4_h_l_3
T_0_25_span4_horz_19
T_0_25_lc_trk_g1_3
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_readRTD_14
T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_4/out
T_12_15_sp4_h_l_0
T_15_11_sp4_v_t_37
T_15_13_lc_trk_g3_0
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : buf_readRTD_10
T_13_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_44
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_6/in_0

End 

Net : wdtick_cnt_0
T_15_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_2/in_1

T_15_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g1_0
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_21_adj_1429
T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_0
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_7
T_14_9_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_2/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_23_adj_1427
T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : wdtick_cnt_1
T_15_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_0/in_3

T_15_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_1_adj_1449
T_9_22_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_11
T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_0
T_13_14_sp4_v_t_37
T_13_15_lc_trk_g2_5
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

End 

Net : wdtick_cnt_2
T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_0/in_0

T_15_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g1_1
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_1/in_3

End 

Net : CLK_DDS.tmp_buf_5
T_11_21_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g1_1
T_11_22_wire_logic_cluster/lc_2/in_0

End 

Net : buf_readRTD_13
T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_12_17_sp4_h_l_9
T_13_17_lc_trk_g2_1
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_5_adj_1445
T_10_20_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_18
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_6/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_6_adj_1444
T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g0_0
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_2
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : CLK_DDS.tmp_buf_7
T_11_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_25_adj_1425
T_11_20_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_11_20_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g3_6
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : buf_readRTD_1
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_5_17_sp12_h_l_0
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_20_17_lc_trk_g2_7
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : RTD.cfg_tmp_3
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_3/in_0

End 

Net : RTD.cfg_tmp_7
T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_vdc_17
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_3/in_0

T_12_12_wire_logic_cluster/lc_3/out
T_12_11_sp12_v_t_22
T_13_23_sp12_h_l_1
T_17_23_sp4_h_l_4
T_20_19_sp4_v_t_47
T_20_21_lc_trk_g2_2
T_20_21_wire_logic_cluster/lc_5/in_1

End 

Net : adress_6
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_readRTD_12
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_36
T_11_18_sp4_h_l_1
T_13_18_lc_trk_g3_4
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : adress_4
T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_vdc_10
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_1/out
T_13_12_sp4_h_l_2
T_17_12_sp4_h_l_5
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_vdc_6
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_14_8_sp4_v_t_39
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.cfg_tmp_5
T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_5/in_0

End 

Net : read_buf_4
T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : adress_2
T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : buf_readRTD_3
T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_11_17_sp12_h_l_0
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.cfg_tmp_1
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_21
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_13_9_sp4_v_t_39
T_13_13_sp4_v_t_40
T_13_17_sp4_v_t_40
T_13_18_lc_trk_g2_0
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : DDS_MOSI1
T_11_20_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_2/out
T_11_10_sp12_v_t_23
T_11_0_span12_vert_19
T_11_0_lc_trk_g0_3
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_24_adj_1426
T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_19_adj_1431
T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_4/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_1/in_1

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_input_2_7
T_22_18_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_18_adj_1432
T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_input_2_4
T_22_18_wire_logic_cluster/lc_4/in_2

T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_17_adj_1433
T_22_18_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g3_2
T_22_18_wire_logic_cluster/lc_2/in_1

T_22_18_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g3_2
T_22_18_input_2_3
T_22_18_wire_logic_cluster/lc_3/in_2

T_22_18_wire_logic_cluster/lc_2/out
T_22_19_lc_trk_g0_2
T_22_19_input_2_0
T_22_19_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_15_adj_1435
T_13_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_input_2_7
T_13_10_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g1_6
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_15
T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_1

T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_14_adj_1436
T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_5/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g3_5
T_13_10_input_2_6
T_13_10_wire_logic_cluster/lc_6/in_2

T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_1/in_3

End 

Net : buf_readRTD_2
T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_1/out
T_7_18_sp12_h_l_1
T_19_18_sp12_h_l_1
T_21_18_lc_trk_g0_6
T_21_18_input_2_4
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_21
T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g0_4
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_6
T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_5_16_sp12_h_l_1
T_17_16_sp12_h_l_1
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_vdc_11
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_12_13_sp4_h_l_10
T_16_13_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vdc_12
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_7/in_1

T_13_11_wire_logic_cluster/lc_7/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_4
T_17_10_sp4_v_t_41
T_17_14_sp4_v_t_42
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_0/in_0

End 

Net : buf_readRTD_7
T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_7/in_0

End 

Net : RTD.adress_7
T_11_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : read_buf_1
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : read_buf_11
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g0_0
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_0/out
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g2_0
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

End 

Net : read_buf_13
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_47
T_10_18_lc_trk_g1_7
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : read_buf_5
T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : read_buf_8
T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_1/in_3

T_10_18_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_39
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_vdc_20
T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_12_10_sp4_v_t_37
T_12_11_lc_trk_g3_5
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : buf_readRTD_8
T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_13_18_lc_trk_g0_3
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_vdc_4
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_2_sp12_v_t_23
T_12_9_lc_trk_g3_3
T_12_9_wire_logic_cluster/lc_4/in_0

End 

Net : buf_adcdata_vdc_5
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_0/out
T_13_8_sp4_v_t_36
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vdc_8
T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_5/in_1

T_10_13_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_43
T_12_16_sp4_h_l_6
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_22
T_16_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_0_adj_1450
T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_30
T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_30_adj_1420
T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_3_adj_1447
T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g3_3
T_10_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g3_3
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : dds0_mclk
T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_7/in_1

T_19_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_3
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_11_adj_1439
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g0_5
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_4_adj_1446
T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g3_2
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_11
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.cfg_tmp_2
T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_2/in_1

End 

Net : comm_rx_buf_1
T_19_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g2_6
T_19_10_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_sp4_h_l_1
T_18_10_sp4_v_t_36
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_7/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_37
T_17_11_sp4_h_l_5
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_sp4_h_l_1
T_18_10_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_7/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_18_10_sp4_h_l_4
T_21_10_sp4_v_t_44
T_21_13_lc_trk_g0_4
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_sp4_h_l_1
T_18_10_sp4_v_t_36
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_6/out
T_20_9_sp4_v_t_45
T_20_13_sp4_v_t_46
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_6/out
T_20_7_sp4_v_t_37
T_17_11_sp4_h_l_5
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_39
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : comm_rx_buf_2
T_19_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g2_5
T_19_10_wire_logic_cluster/lc_0/in_1

T_19_10_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_39
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_6/in_0

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_17_6_sp4_v_t_39
T_17_10_sp4_v_t_40
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_6/in_0

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_17_6_sp4_v_t_39
T_17_10_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_5/in_0

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_sp12_h_l_1
T_18_10_sp12_v_t_22
T_18_13_sp4_v_t_42
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_5/out
T_19_3_sp12_v_t_22
T_8_15_sp12_h_l_1
T_15_15_lc_trk_g1_1
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_17_6_sp4_v_t_39
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_36
T_16_16_lc_trk_g1_1
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_42
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_3/in_1

End 

Net : comm_rx_buf_3
T_19_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g0_0
T_19_10_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_8_sp4_v_t_45
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_6_sp12_v_t_23
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_7_sp4_v_t_40
T_16_11_sp4_h_l_10
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_7_sp4_v_t_40
T_16_11_sp4_h_l_10
T_19_11_sp4_v_t_47
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_5/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_20_7_sp4_v_t_41
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_38
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_0/out
T_19_6_sp4_v_t_37
T_19_10_sp4_v_t_45
T_19_14_sp4_v_t_45
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_0/out
T_20_7_sp4_v_t_41
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_38
T_16_15_lc_trk_g1_3
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_19_10_wire_logic_cluster/lc_0/out
T_19_10_sp4_h_l_5
T_15_10_sp4_h_l_5
T_14_10_sp4_v_t_40
T_14_14_sp4_v_t_36
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_rx_buf_4
T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g2_1
T_19_10_wire_logic_cluster/lc_2/in_1

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_1/out
T_19_0_span12_vert_21
T_8_11_sp12_h_l_1
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_12_sp4_v_t_47
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_18_10_sp4_h_l_10
T_17_10_sp4_v_t_47
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_3/in_3

T_19_10_wire_logic_cluster/lc_1/out
T_18_10_sp4_h_l_10
T_17_10_sp4_v_t_47
T_17_14_sp4_v_t_43
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_5/in_3

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_12_sp4_v_t_47
T_19_16_sp4_v_t_47
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_3/in_0

T_19_10_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_47
T_19_12_sp4_v_t_47
T_19_16_sp4_v_t_47
T_16_20_sp4_h_l_3
T_15_16_sp4_v_t_45
T_14_18_lc_trk_g2_0
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_rx_buf_5
T_19_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g2_2
T_19_10_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_4
T_19_10_sp4_v_t_41
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_4
T_19_10_sp4_v_t_41
T_18_14_lc_trk_g1_4
T_18_14_input_2_3
T_18_14_wire_logic_cluster/lc_3/in_2

T_19_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_37
T_17_13_sp4_h_l_0
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_2/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_4
T_19_10_sp4_v_t_41
T_16_14_sp4_h_l_4
T_15_10_sp4_v_t_44
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_4
T_23_10_sp4_v_t_44
T_22_13_lc_trk_g3_4
T_22_13_wire_logic_cluster/lc_6/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_37
T_20_13_sp4_v_t_37
T_20_17_sp4_v_t_37
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_4
T_19_10_sp4_v_t_41
T_16_14_sp4_h_l_4
T_15_14_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_5
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_4/in_1

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : comm_rx_buf_6
T_19_10_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g2_3
T_19_10_wire_logic_cluster/lc_4/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_7/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_16_13_sp4_h_l_8
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_1/in_0

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_16_13_sp4_h_l_8
T_15_9_sp4_v_t_45
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_4/in_3

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_39
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_3/in_3

T_19_10_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_38
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_39
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_7/in_0

End 

Net : buf_readRTD_5
T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_sp12_h_l_1
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_vdc_23
T_10_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g2_6
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

T_10_13_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_41
T_11_15_sp4_h_l_4
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_3
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g0_6
T_7_13_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_1
T_7_12_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g1_5
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_29_adj_1421
T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_0/in_3

End 

Net : buf_readRTD_0
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_13_5_sp12_v_t_22
T_14_17_sp12_h_l_1
T_19_17_lc_trk_g0_5
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : VAC_SCLK
T_7_16_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_2/out
T_7_15_sp4_v_t_36
T_4_19_sp4_h_l_6
T_0_19_span4_horz_19
T_0_19_span4_vert_t_15
T_0_22_lc_trk_g0_7
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_SCK1
T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_5/out
T_9_12_sp12_v_t_22
T_9_0_span12_vert_22
T_9_3_sp4_v_t_42
T_9_0_span4_vert_31
T_5_0_span4_horz_r_1
T_8_0_lc_trk_g1_5
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_SCK
T_21_25_wire_logic_cluster/lc_1/out
T_21_25_lc_trk_g0_1
T_21_25_input_2_1
T_21_25_wire_logic_cluster/lc_1/in_2

T_21_25_wire_logic_cluster/lc_1/out
T_21_25_sp4_h_l_7
T_24_25_sp4_v_t_42
T_24_29_sp4_v_t_42
T_24_33_span4_horz_r_1
T_28_33_span4_horz_r_1
T_31_33_lc_trk_g1_5
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_DDS.tmp_buf_10
T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_9
T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_28
T_10_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_input_2_5
T_10_10_wire_logic_cluster/lc_5/in_2

T_10_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_10_10_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g1_5
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

End 

Net : CLK_DDS.tmp_buf_9
T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g3_7
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

End 

Net : read_buf_3
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_11_18_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g2_4
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_8
T_11_22_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g3_4
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_15
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_40
T_7_14_sp4_h_l_11
T_11_14_sp4_h_l_11
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_7/in_1

End 

Net : buf_adcdata_vdc_13
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_15_14_wire_logic_cluster/lc_2/out
T_10_14_sp12_h_l_0
T_21_14_sp12_v_t_23
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_4/in_0

End 

Net : buf_adcdata_vdc_14
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_15_14_wire_logic_cluster/lc_1/out
T_16_14_sp4_h_l_2
T_20_14_sp4_h_l_10
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_5/in_0

End 

Net : CLK_DDS.tmp_buf_6
T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g1_2
T_11_22_input_2_3
T_11_22_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vdc_16
T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_15_14_wire_logic_cluster/lc_4/out
T_13_14_sp4_h_l_5
T_16_14_sp4_v_t_40
T_15_16_lc_trk_g0_5
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.tmp_buf_14
T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g0_0
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_2
T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g2_3
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

End 

Net : SIG_DDS.tmp_buf_1
T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g1_6
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_31
T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_7
T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g2_1
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_4
T_11_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g2_7
T_11_21_input_2_1
T_11_21_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_4
T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g0_4
T_14_24_input_2_2
T_14_24_wire_logic_cluster/lc_2/in_2

End 

Net : SIG_DDS.tmp_buf_5
T_14_24_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g0_2
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_3
T_11_21_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_input_2_7
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_2
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_6
T_14_23_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g1_4
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

End 

Net : CLK_DDS.tmp_buf_14
T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_vdc_15
T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g0_0
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_15_11_sp4_v_t_40
T_15_15_sp4_v_t_40
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : CLK_DDS.tmp_buf_12
T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g0_2
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_11
T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_input_2_2
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_vdc_1
T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g0_2
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_11_12_wire_logic_cluster/lc_2/out
T_12_12_sp4_h_l_4
T_15_12_sp4_v_t_41
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_20
T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g2_3
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.tmp_buf_10
T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_0
T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g2_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_15_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_2
T_17_10_sp4_v_t_45
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : IAC_SCLK
T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g0_4
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_9_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_0
T_7_22_sp4_v_t_37
T_7_26_sp4_v_t_38
T_7_30_sp4_v_t_46
T_7_33_lc_trk_g0_6
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_adcdata_vdc_7
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_11_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_3
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_vdc_2
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g0_0
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_45
T_12_9_sp4_h_l_8
T_16_9_sp4_h_l_8
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_3/in_0

End 

Net : buf_readRTD_4
T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g2_0
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_18_wire_logic_cluster/lc_0/out
T_8_18_sp12_h_l_0
T_17_18_sp4_h_l_11
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vdc_18
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g0_0
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_13_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_45
T_13_15_sp4_v_t_46
T_13_11_sp4_v_t_39
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/in_0

End 

Net : SIG_DDS.tmp_buf_0
T_15_25_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g2_0
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_31_adj_1419
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g0_6
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_23
T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vdc_9
T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_46
T_15_17_sp4_v_t_39
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_26_adj_1424
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vdc_19
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_9_14_wire_logic_cluster/lc_6/out
T_10_13_sp4_v_t_45
T_11_13_sp4_h_l_8
T_13_13_lc_trk_g3_5
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

End 

Net : adress_3
T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g1_4
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : adress_5
T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g3_6
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : n11730_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : comm_spi.n14655
T_24_21_wire_logic_cluster/lc_0/out
T_24_9_sp12_v_t_23
T_24_16_lc_trk_g2_3
T_24_16_wire_logic_cluster/lc_0/in_3

T_24_21_wire_logic_cluster/lc_0/out
T_24_9_sp12_v_t_23
T_24_17_lc_trk_g3_0
T_24_17_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n14647
T_23_23_wire_logic_cluster/lc_0/out
T_24_23_lc_trk_g1_0
T_24_23_wire_logic_cluster/lc_0/in_3

T_23_23_wire_logic_cluster/lc_0/out
T_23_24_lc_trk_g1_0
T_23_24_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_vdc_22
T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g2_6
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : CLK_DDS.tmp_buf_13
T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_5/in_3

End 

Net : SIG_DDS.tmp_buf_3
T_14_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g2_7
T_14_24_wire_logic_cluster/lc_4/in_3

End 

Net : buf_readRTD_15
T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_7/in_3

T_11_14_wire_logic_cluster/lc_7/out
T_9_14_sp4_h_l_11
T_12_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : DDS_MOSI
T_20_24_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g1_7
T_20_24_wire_logic_cluster/lc_7/in_3

T_20_24_wire_logic_cluster/lc_7/out
T_20_19_sp12_v_t_22
T_21_31_sp12_h_l_1
T_27_31_sp4_h_l_6
T_30_31_sp4_v_t_43
T_30_33_lc_trk_g1_6
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIG_DDS.tmp_buf_13
T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g2_3
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_12
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_7/in_3

T_9_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g3_3
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.cfg_tmp_4
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.cfg_tmp_0
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.cfg_tmp_6
T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : buf_readRTD_9
T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_43
T_12_18_sp4_h_l_0
T_14_18_lc_trk_g2_5
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : comm_spi.n14634
T_23_19_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_36
T_23_17_lc_trk_g0_1
T_23_17_wire_logic_cluster/lc_0/in_1

T_23_19_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g0_0
T_23_18_wire_logic_cluster/lc_5/in_1

End 

Net : comm_spi.n14643
T_23_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_45
T_23_23_lc_trk_g1_0
T_23_23_wire_logic_cluster/lc_0/in_3

T_23_21_wire_logic_cluster/lc_0/out
T_23_19_sp4_v_t_45
T_22_23_lc_trk_g2_0
T_22_23_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14635
T_24_19_wire_logic_cluster/lc_0/out
T_24_16_sp4_v_t_40
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_0/in_3

T_24_19_wire_logic_cluster/lc_0/out
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_12_3_0_
Net : comm_spi.n14612
T_23_20_wire_logic_cluster/lc_0/out
T_24_20_lc_trk_g1_0
T_24_20_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n14613
T_26_18_wire_logic_cluster/lc_5/out
T_25_18_sp4_h_l_2
T_24_18_sp4_v_t_39
T_24_20_lc_trk_g2_2
T_24_20_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_12_11_0_
Net : comm_spi.n14620
T_24_14_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_40
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n14621
T_24_13_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g0_1
T_24_12_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_10_14_0_
Net : comm_spi.n14626
T_23_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_41
T_24_14_lc_trk_g2_1
T_24_14_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_41
T_25_13_sp4_h_l_9
T_24_13_lc_trk_g0_1
T_24_13_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.n14627
T_24_15_wire_logic_cluster/lc_0/out
T_24_14_lc_trk_g0_0
T_24_14_wire_logic_cluster/lc_0/in_0

T_24_15_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_40
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_1/in_1

End 

Net : VDC_SDO
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span4_horz_32
T_3_16_sp4_h_l_11
T_7_16_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_10_16_sp4_h_l_10
T_13_12_sp4_v_t_47
T_12_13_lc_trk_g3_7
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span4_horz_32
T_3_16_sp4_h_l_11
T_7_16_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_8_sp4_v_t_46
T_10_11_lc_trk_g0_6
T_10_11_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span4_horz_32
T_3_16_sp4_h_l_11
T_7_16_sp4_h_l_2
T_10_12_sp4_v_t_45
T_10_8_sp4_v_t_46
T_10_11_lc_trk_g0_6
T_10_11_wire_logic_cluster/lc_5/in_3

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_39
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_39
T_11_11_lc_trk_g0_7
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_39
T_11_11_lc_trk_g0_7
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_8_sp4_v_t_39
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_10_16_sp4_h_l_10
T_13_12_sp4_v_t_47
T_13_8_sp4_v_t_47
T_13_11_lc_trk_g0_7
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_10_16_sp4_h_l_10
T_13_12_sp4_v_t_47
T_14_12_sp4_h_l_10
T_17_8_sp4_v_t_41
T_17_10_lc_trk_g2_4
T_17_10_wire_logic_cluster/lc_6/in_0

End 

Net : AC_ADC_SYNC
T_13_26_wire_logic_cluster/lc_2/out
T_13_26_sp4_h_l_9
T_12_26_sp4_v_t_44
T_12_30_sp4_v_t_37
T_8_33_span4_horz_r_2
T_4_33_span4_horz_r_2
T_4_33_lc_trk_g1_2
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VDC_CLK
T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_17_11_sp4_v_t_41
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_8_sp4_h_l_1
T_15_8_sp4_v_t_36
T_15_12_sp4_v_t_44
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_13_11_sp4_v_t_37
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_10
T_14_11_sp4_v_t_41
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_14_11_sp4_v_t_45
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_8_sp4_v_t_45
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_15_11_sp4_h_l_3
T_11_11_sp4_h_l_3
T_10_11_sp4_v_t_44
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_8
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_8
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_8
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_8_12_sp4_h_l_8
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_11_12_sp4_v_t_45
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/clk

T_19_11_wire_logic_cluster/lc_1/out
T_19_0_span12_vert_22
T_8_12_sp12_h_l_1
T_0_12_span12_horz_10
T_0_12_lc_trk_g0_2
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : VAC_MISO
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_4
T_4_16_sp4_v_t_41
T_4_12_sp4_v_t_41
T_5_12_sp4_h_l_4
T_7_12_lc_trk_g3_1
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : VAC_DRDY
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_5_20_sp4_h_l_11
T_8_16_sp4_v_t_40
T_7_17_lc_trk_g3_0
T_7_17_wire_logic_cluster/lc_1/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_5_20_sp4_h_l_11
T_8_16_sp4_v_t_40
T_7_17_lc_trk_g3_0
T_7_17_wire_logic_cluster/lc_5/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_5_20_sp4_h_l_11
T_8_16_sp4_v_t_40
T_8_12_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_5_20_sp4_h_l_11
T_8_16_sp4_v_t_40
T_8_12_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_input_2_7
T_7_15_wire_logic_cluster/lc_7/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_5_20_sp4_h_l_11
T_8_16_sp4_v_t_40
T_8_12_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : THERMOSTAT
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_16
T_13_9_sp12_h_l_0
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_44
T_23_13_sp4_v_t_37
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : TEST_LED
T_16_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g2_7
T_16_25_wire_logic_cluster/lc_7/in_0

T_16_25_wire_logic_cluster/lc_7/out
T_16_24_sp4_v_t_46
T_13_24_sp4_h_l_5
T_15_24_lc_trk_g2_0
T_15_24_wire_logic_cluster/lc_3/clk

T_16_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_3
T_15_21_sp4_v_t_45
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_3/clk

T_16_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_3
T_15_21_sp4_v_t_45
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_3/clk

T_16_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_3
T_15_21_sp4_v_t_45
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_3/clk

T_16_25_wire_logic_cluster/lc_7/out
T_16_20_sp12_v_t_22
T_5_20_sp12_h_l_1
T_4_8_sp12_v_t_22
T_4_0_span12_vert_14
T_4_0_lc_trk_g1_6
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SDO
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_5_16_sp12_h_l_0
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : RTD_SDI
T_10_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_40
T_7_13_sp4_h_l_11
T_3_13_sp4_h_l_11
T_2_9_sp4_v_t_41
T_2_5_sp4_v_t_41
T_0_5_span4_horz_34
T_0_5_lc_trk_g1_2
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SCLK
T_12_14_wire_logic_cluster/lc_0/out
T_12_10_sp12_v_t_23
T_12_8_sp4_v_t_47
T_9_8_sp4_h_l_4
T_5_8_sp4_h_l_7
T_0_8_span4_horz_7
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g1_5
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : RTD_DRDY
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_12_sp4_v_t_39
T_5_16_sp4_h_l_8
T_9_16_sp4_h_l_11
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_2/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_12_sp4_v_t_39
T_5_16_sp4_h_l_8
T_9_16_sp4_h_l_11
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_6/in_0

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_4_6_sp12_v_t_23
T_4_12_sp4_v_t_39
T_5_16_sp4_h_l_8
T_9_16_sp4_h_l_11
T_12_12_sp4_v_t_40
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : RTD_CS
T_12_15_wire_logic_cluster/lc_2/out
T_12_5_sp12_v_t_23
T_0_5_span12_horz_0
T_2_5_sp4_h_l_3
T_0_5_span4_horz_43
T_0_1_span4_vert_t_15
T_0_4_lc_trk_g0_7
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : OUT_SYNCCLK
T_16_7_wire_logic_cluster/lc_7/out
T_16_4_sp4_v_t_38
T_16_0_span4_vert_43
T_16_0_lc_trk_g1_3
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : comm_spi.n22661
T_24_14_wire_logic_cluster/lc_4/out
T_24_14_lc_trk_g0_4
T_24_14_wire_logic_cluster/lc_4/in_0

T_24_14_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_40
T_24_16_lc_trk_g0_0
T_24_16_wire_logic_cluster/lc_0/in_0

T_24_14_wire_logic_cluster/lc_4/out
T_24_13_sp4_v_t_40
T_24_17_lc_trk_g1_5
T_24_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22664
T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g3_6
T_22_17_wire_logic_cluster/lc_6/in_3

T_22_17_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_44
T_23_20_sp4_h_l_3
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22673
T_23_22_wire_logic_cluster/lc_6/out
T_23_22_lc_trk_g3_6
T_23_22_wire_logic_cluster/lc_6/in_1

T_23_22_wire_logic_cluster/lc_6/out
T_24_22_lc_trk_g1_6
T_24_22_wire_logic_cluster/lc_5/in_0

T_23_22_wire_logic_cluster/lc_6/out
T_24_21_lc_trk_g2_6
T_24_21_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22676
T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g2_6
T_22_18_wire_logic_cluster/lc_6/in_0

T_22_18_wire_logic_cluster/lc_6/out
T_23_17_sp4_v_t_45
T_23_21_sp4_v_t_46
T_23_24_lc_trk_g0_6
T_23_24_wire_logic_cluster/lc_0/in_0

T_22_18_wire_logic_cluster/lc_6/out
T_22_18_sp4_h_l_1
T_25_18_sp4_v_t_43
T_25_22_sp4_v_t_43
T_24_23_lc_trk_g3_3
T_24_23_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22679
T_23_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g0_0
T_23_22_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g0_0
T_23_23_wire_logic_cluster/lc_0/in_0

T_23_22_wire_logic_cluster/lc_0/out
T_22_23_lc_trk_g1_0
T_22_23_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22682
T_22_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g0_0
T_22_21_wire_logic_cluster/lc_0/in_0

T_22_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_0
T_23_21_lc_trk_g1_5
T_23_21_wire_logic_cluster/lc_0/in_0

T_22_21_wire_logic_cluster/lc_0/out
T_23_21_sp4_h_l_0
T_19_21_sp4_h_l_3
T_18_21_sp4_v_t_44
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22685
T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g0_1
T_23_18_wire_logic_cluster/lc_5/in_0

T_22_18_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g3_1
T_23_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22688
T_24_20_wire_logic_cluster/lc_3/out
T_24_20_lc_trk_g1_3
T_24_20_wire_logic_cluster/lc_3/in_1

T_24_20_wire_logic_cluster/lc_3/out
T_24_19_lc_trk_g1_3
T_24_19_wire_logic_cluster/lc_0/in_0

T_24_20_wire_logic_cluster/lc_3/out
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_0/in_0

End 

Net : comm_tx_buf_0
T_18_13_wire_logic_cluster/lc_1/out
T_14_13_sp12_h_l_1
T_24_13_sp4_h_l_10
T_27_13_sp4_v_t_38
T_26_15_lc_trk_g0_3
T_26_15_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_14_13_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_18_sp4_v_t_40
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_3/in_0

T_18_13_wire_logic_cluster/lc_1/out
T_14_13_sp12_h_l_1
T_24_13_sp4_h_l_10
T_27_13_sp4_v_t_38
T_27_17_sp4_v_t_38
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_7/in_3

End 

Net : comm_tx_buf_1
T_21_12_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_36
T_22_14_sp4_v_t_41
T_22_18_lc_trk_g0_4
T_22_18_wire_logic_cluster/lc_1/in_1

T_21_12_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_36
T_22_14_sp4_v_t_41
T_22_18_sp4_v_t_42
T_22_19_lc_trk_g3_2
T_22_19_wire_logic_cluster/lc_3/in_0

T_21_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_0
T_23_12_sp4_v_t_37
T_23_16_sp4_v_t_37
T_23_19_lc_trk_g1_5
T_23_19_wire_logic_cluster/lc_2/in_0

End 

Net : comm_tx_buf_2
T_20_14_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_36
T_22_16_sp4_h_l_1
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_1/in_1

T_20_14_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_36
T_22_16_sp4_h_l_1
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_4/out
T_21_14_sp12_h_l_0
T_20_14_sp4_h_l_1
T_23_14_sp4_v_t_36
T_23_18_sp4_v_t_44
T_22_21_lc_trk_g3_4
T_22_21_wire_logic_cluster/lc_0/in_1

End 

Net : comm_tx_buf_3
T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_22_17_sp4_v_t_40
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_19_24_sp12_h_l_1
T_21_24_sp4_h_l_2
T_24_20_sp4_v_t_39
T_23_22_lc_trk_g1_2
T_23_22_wire_logic_cluster/lc_0/in_1

End 

Net : comm_tx_buf_4
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_20_12_sp4_h_l_10
T_23_12_sp4_v_t_47
T_23_16_sp4_v_t_36
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_6/in_1

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_20_12_sp4_h_l_10
T_23_12_sp4_v_t_47
T_23_16_sp4_v_t_36
T_23_20_sp4_v_t_36
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_6/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_20_12_sp4_h_l_10
T_23_12_sp4_v_t_47
T_23_16_sp4_v_t_36
T_23_20_sp4_v_t_36
T_23_22_lc_trk_g2_1
T_23_22_wire_logic_cluster/lc_2/in_1

End 

Net : comm_tx_buf_5
T_21_12_wire_logic_cluster/lc_7/out
T_21_7_sp12_v_t_22
T_21_19_sp12_v_t_22
T_21_22_lc_trk_g2_2
T_21_22_wire_logic_cluster/lc_3/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_7_sp12_v_t_22
T_21_19_sp12_v_t_22
T_21_22_sp4_v_t_42
T_22_22_sp4_h_l_7
T_23_22_lc_trk_g3_7
T_23_22_wire_logic_cluster/lc_5/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_7_sp12_v_t_22
T_21_19_sp12_v_t_22
T_21_22_sp4_v_t_42
T_22_22_sp4_h_l_7
T_23_22_lc_trk_g3_7
T_23_22_wire_logic_cluster/lc_6/in_0

End 

Net : comm_tx_buf_6
T_20_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_6
T_24_13_sp4_v_t_43
T_24_14_lc_trk_g2_3
T_24_14_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_6
T_24_13_sp4_v_t_43
T_24_17_sp4_v_t_43
T_21_21_sp4_h_l_11
T_22_21_lc_trk_g3_3
T_22_21_wire_logic_cluster/lc_7/in_3

T_20_13_wire_logic_cluster/lc_3/out
T_21_13_sp4_h_l_6
T_24_13_sp4_v_t_43
T_24_17_sp4_v_t_43
T_24_21_sp4_v_t_44
T_23_22_lc_trk_g3_4
T_23_22_wire_logic_cluster/lc_4/in_1

End 

Net : ICE_SYSCLK
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_horz_r_0
T_8_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : ICE_SPI_SCLK
T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_13_sp12_v_t_23
T_24_14_lc_trk_g3_7
T_24_14_wire_logic_cluster/lc_2/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_25_13_sp12_h_l_0
T_28_13_sp4_h_l_5
T_27_13_sp4_v_t_40
T_27_17_sp4_v_t_40
T_26_18_lc_trk_g3_0
T_26_18_wire_logic_cluster/lc_5/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_25_13_sp12_h_l_0
T_28_13_sp4_h_l_5
T_24_13_sp4_h_l_5
T_23_13_sp4_v_t_46
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_6/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_13_sp12_v_t_23
T_24_20_lc_trk_g3_3
T_24_20_wire_logic_cluster/lc_1/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_13_sp12_v_t_23
T_24_19_sp4_v_t_39
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_0/in_3

End 

Net : ICE_SPI_MOSI
T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_26_13_sp12_v_t_23
T_26_15_lc_trk_g2_4
T_26_15_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_26_9_sp4_v_t_37
T_23_13_sp4_h_l_0
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_7/in_1

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_13_sp4_v_t_43
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_13_sp4_v_t_43
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_27_13_sp12_h_l_0
T_28_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_23_13_sp4_v_t_43
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_7/in_1

End 

Net : ICE_SPI_MISO
T_24_12_wire_logic_cluster/lc_6/out
T_25_10_sp4_v_t_40
T_26_10_sp4_h_l_10
T_29_6_sp4_v_t_41
T_29_2_sp4_v_t_37
T_30_2_sp4_h_l_5
T_33_2_lc_trk_g0_0
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_SPI_CE0
T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_11_lc_trk_g2_7
T_22_11_wire_logic_cluster/lc_3/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_11_lc_trk_g2_7
T_22_11_input_2_5
T_22_11_wire_logic_cluster/lc_5/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_11_lc_trk_g2_7
T_22_11_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_4/in_3

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_10_sp4_v_t_37
T_21_13_lc_trk_g2_5
T_21_13_input_2_1
T_21_13_wire_logic_cluster/lc_1/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_10_sp4_v_t_37
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_3/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_6_sp4_v_t_41
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_input_2_6
T_21_13_wire_logic_cluster/lc_6/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_3/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_6_sp4_v_t_41
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_19_14_sp4_h_l_10
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_1/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_6_sp4_v_t_41
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_22_14_sp4_v_t_36
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_6_sp4_v_t_41
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_22_14_sp4_v_t_36
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_2/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_6_sp4_v_t_41
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_22_14_sp4_v_t_36
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_1/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_13_lc_trk_g0_5
T_19_13_input_2_1
T_19_13_wire_logic_cluster/lc_1/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_13_lc_trk_g0_5
T_19_13_input_2_5
T_19_13_wire_logic_cluster/lc_5/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_20_14_sp4_h_l_7
T_19_10_sp4_v_t_37
T_19_13_lc_trk_g0_5
T_19_13_input_2_7
T_19_13_wire_logic_cluster/lc_7/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_36
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_4/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_36
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_5/in_3

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_36
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_3/in_1

End 

Net : ICE_GPMO_2
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_GPMO_1
T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_13_4_sp12_h_l_0
T_14_4_sp4_h_l_3
T_13_4_sp4_v_t_44
T_13_8_lc_trk_g0_1
T_13_8_wire_logic_cluster/lc_6/in_1

End 

Net : ICE_GPMO_0
T_33_3_wire_io_cluster/io_1/D_IN_0
T_27_3_sp12_h_l_0
T_26_3_sp12_v_t_23
T_15_15_sp12_h_l_0
T_18_15_sp4_h_l_5
T_17_15_sp4_v_t_46
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : ICE_GPMI_0
T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp12_v_t_23
T_15_18_sp12_h_l_0
T_26_6_sp12_v_t_23
T_26_8_sp4_v_t_43
T_27_8_sp4_h_l_11
T_31_8_sp4_h_l_7
T_33_4_span4_vert_t_13
T_33_5_lc_trk_g1_5
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : IAC_MISO
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_33_span4_horz_r_0
T_10_29_sp4_v_t_36
T_10_25_sp4_v_t_36
T_10_21_sp4_v_t_41
T_9_22_lc_trk_g3_1
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

End 

Net : IAC_DRDY
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_9_21_lc_trk_g1_0
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_7_21_sp4_h_l_3
T_10_17_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_4/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_7_21_sp4_h_l_3
T_10_17_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_0/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_7_21_sp4_h_l_3
T_10_17_sp4_v_t_38
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_5/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_7_21_sp4_h_l_3
T_10_17_sp4_v_t_38
T_9_19_lc_trk_g0_3
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : IAC_CLK
T_13_8_wire_logic_cluster/lc_6/out
T_13_2_sp12_v_t_23
T_13_14_sp12_v_t_23
T_2_26_sp12_h_l_0
T_0_26_span4_horz_1
T_0_22_span4_vert_t_12
T_0_25_lc_trk_g1_4
T_0_25_wire_io_cluster/io_1/D_OUT_0

T_13_8_wire_logic_cluster/lc_6/out
T_13_2_sp12_v_t_23
T_13_14_sp12_v_t_23
T_13_22_sp4_v_t_37
T_13_26_sp4_v_t_37
T_13_30_sp4_v_t_37
T_9_33_span4_horz_r_2
T_5_33_span4_horz_r_2
T_8_33_lc_trk_g0_6
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : EIS_SYNCCLK
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_16_7_lc_trk_g1_3
T_16_7_wire_logic_cluster/lc_7/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_vert_44
T_15_4_sp4_v_t_40
T_12_8_sp4_h_l_10
T_13_8_lc_trk_g2_2
T_13_8_wire_logic_cluster/lc_6/in_0

End 

Net : DDS_MCLK1
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_7_7_sp4_h_l_11
T_6_3_sp4_v_t_41
T_6_0_span4_vert_31
T_6_0_lc_trk_g0_7
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_MCLK
T_20_23_wire_logic_cluster/lc_5/out
T_20_16_sp12_v_t_22
T_21_28_sp12_h_l_1
T_27_28_sp4_h_l_6
T_30_28_sp4_v_t_46
T_30_32_sp4_v_t_42
T_30_33_lc_trk_g0_2
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_CS1
T_9_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_0
T_7_11_sp4_v_t_37
T_7_7_sp4_v_t_38
T_7_3_sp4_v_t_43
T_7_0_span4_vert_30
T_7_0_lc_trk_g1_6
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_CS
T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_28_25_sp4_h_l_9
T_31_25_sp4_v_t_44
T_31_29_sp4_v_t_37
T_31_33_lc_trk_g1_0
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONT_SD
T_21_25_wire_logic_cluster/lc_7/out
T_20_25_sp4_h_l_6
T_23_25_sp4_v_t_46
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_26_33_lc_trk_g1_5
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_25_9_lc_trk_g2_4
T_25_9_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_25_11_lc_trk_g2_4
T_25_11_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_5_sp4_v_t_41
T_25_7_lc_trk_g0_4
T_25_7_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_25_13_lc_trk_g2_4
T_25_13_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_lc_trk_g0_1
T_26_16_wire_logic_cluster/lc_7/in_0

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_25_15_lc_trk_g2_4
T_25_15_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_25_17_lc_trk_g2_4
T_25_17_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_2/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_input_2_3
T_16_9_wire_logic_cluster/lc_3/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_4/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_wire_logic_cluster/lc_6/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_0
T_16_9_lc_trk_g0_5
T_16_9_input_2_7
T_16_9_wire_logic_cluster/lc_7/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_26_19_lc_trk_g1_4
T_26_19_wire_logic_cluster/lc_1/in_0

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_3/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_5/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_7/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_1/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_2/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_input_2_3
T_17_11_wire_logic_cluster/lc_3/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_4/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_6/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_11_lc_trk_g3_2
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_25_19_lc_trk_g2_4
T_25_19_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_2/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_4/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_6/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_7/in_0

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_0/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_39
T_17_12_lc_trk_g0_7
T_17_12_input_2_1
T_17_12_wire_logic_cluster/lc_1/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_36
T_25_21_lc_trk_g2_4
T_25_21_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_36
T_25_23_lc_trk_g2_4
T_25_23_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_8_sp4_v_t_36
T_26_12_sp4_v_t_36
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_36
T_26_24_sp4_v_t_36
T_25_25_lc_trk_g2_4
T_25_25_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_24_9_sp4_h_l_1
T_20_9_sp4_h_l_4
T_16_9_sp4_h_l_7
T_12_9_sp4_h_l_10
T_8_9_sp4_h_l_1
T_8_9_lc_trk_g0_4
T_8_9_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_21_9_sp12_h_l_0
T_20_0_span12_vert_16
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

T_26_9_wire_logic_cluster/lc_2/out
T_26_7_sp12_v_t_23
T_15_7_sp12_h_l_0
T_3_7_sp12_h_l_0
T_8_7_lc_trk_g0_4
T_8_7_wire_bram/ram/RE

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_1/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_3/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_5/in_1

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_26_9_wire_logic_cluster/lc_2/out
T_26_9_sp4_h_l_9
T_22_9_sp4_h_l_0
T_18_9_sp4_h_l_8
T_17_9_sp4_v_t_45
T_17_13_sp4_v_t_46
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_47
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_7/in_1

End 

Net : comm_rx_buf_7
T_19_10_wire_logic_cluster/lc_4/out
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_8
T_19_10_sp4_v_t_39
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_8
T_19_10_sp4_v_t_39
T_18_14_lc_trk_g1_2
T_18_14_input_2_1
T_18_14_wire_logic_cluster/lc_1/in_2

T_19_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_41
T_17_13_sp4_h_l_9
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_0/in_1

T_19_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_8
T_19_10_sp4_v_t_39
T_16_10_sp4_h_l_8
T_15_10_sp4_v_t_45
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_41
T_20_13_sp4_v_t_41
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_0/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_8
T_23_10_sp4_v_t_45
T_23_14_sp4_v_t_46
T_22_15_lc_trk_g3_6
T_22_15_input_2_7
T_22_15_wire_logic_cluster/lc_7/in_2

T_19_10_wire_logic_cluster/lc_4/out
T_20_9_sp4_v_t_41
T_17_13_sp4_h_l_4
T_16_13_sp4_v_t_41
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.DOUT_7__N_747
T_22_20_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_46
T_23_12_sp4_v_t_39
T_20_12_sp4_h_l_8
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_748
T_23_16_wire_logic_cluster/lc_6/out
T_23_14_sp4_v_t_41
T_23_10_sp4_v_t_37
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

End 

Net : clk_RTD
T_20_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_2/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_12_18_lc_trk_g2_0
T_12_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_45
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g0_0
T_17_13_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_17_20_sp4_h_l_0
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_8_18_sp4_h_l_5
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_0
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_0
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_4
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_4
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_36
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_1
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_8
T_11_14_sp4_v_t_36
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_16_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_4
T_11_10_sp4_v_t_44
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

T_20_20_wire_logic_cluster/lc_2/out
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_4
T_13_16_sp4_h_l_4
T_9_16_sp4_h_l_4
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_3/clk

End 

Net : clk_32MHz
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

End 

Net : clk_16MHz
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_7_glb2local_0
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_23_glb2local_1
T_20_23_lc_trk_g0_5
T_20_23_wire_logic_cluster/lc_5/in_0

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_26_wire_logic_cluster/lc_3/clk

End 

Net : bfn_6_6_0_
Net : bfn_6_15_0_
Net : comm_spi.data_tx_7__N_768
T_23_22_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g0_4
T_24_22_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_769
T_21_22_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_47
T_23_23_sp4_h_l_4
T_24_23_lc_trk_g2_4
T_24_23_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_770
T_22_21_wire_logic_cluster/lc_6/out
T_22_20_sp4_v_t_44
T_22_23_lc_trk_g0_4
T_22_23_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_771
T_19_21_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_42
T_20_23_sp4_v_t_42
T_17_23_sp4_h_l_1
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_772
T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_23_18_lc_trk_g0_4
T_23_18_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_773
T_23_19_wire_logic_cluster/lc_2/out
T_23_18_sp4_v_t_36
T_23_19_lc_trk_g2_4
T_23_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_774
T_26_15_wire_logic_cluster/lc_6/out
T_27_12_sp4_v_t_37
T_24_16_sp4_h_l_0
T_26_16_lc_trk_g3_5
T_26_16_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_5_5_0_
Net : comm_spi.data_tx_7__N_778
T_22_21_wire_logic_cluster/lc_7/out
T_22_21_sp4_h_l_3
T_21_21_sp4_v_t_44
T_22_21_sp4_h_l_9
T_24_21_lc_trk_g2_4
T_24_21_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_781
T_23_22_wire_logic_cluster/lc_5/out
T_24_20_sp4_v_t_38
T_21_24_sp4_h_l_8
T_23_24_lc_trk_g3_5
T_23_24_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_784
T_23_22_wire_logic_cluster/lc_2/out
T_21_22_sp4_h_l_1
T_24_22_sp4_v_t_36
T_23_23_lc_trk_g2_4
T_23_23_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_787
T_22_21_wire_logic_cluster/lc_4/out
T_23_21_lc_trk_g0_4
T_23_21_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_790
T_23_16_wire_logic_cluster/lc_1/out
T_24_16_sp4_h_l_2
T_23_16_sp4_v_t_45
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_793
T_22_19_wire_logic_cluster/lc_3/out
T_22_19_sp4_h_l_11
T_25_15_sp4_v_t_40
T_24_19_lc_trk_g1_5
T_24_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_796
T_26_20_wire_logic_cluster/lc_7/out
T_26_19_sp4_v_t_46
T_27_19_sp4_h_l_4
T_26_19_lc_trk_g0_4
T_26_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.iclk
T_24_20_wire_logic_cluster/lc_0/out
T_24_19_lc_trk_g0_0
T_24_19_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_21_lc_trk_g0_0
T_24_21_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_0
T_24_20_sp4_v_t_37
T_24_22_lc_trk_g2_0
T_24_22_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_23_21_lc_trk_g0_0
T_23_21_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_41
T_24_17_lc_trk_g1_1
T_24_17_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_22_sp4_v_t_41
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_41
T_21_18_sp4_h_l_4
T_23_18_lc_trk_g3_1
T_23_18_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_20_sp4_v_t_40
T_24_20_sp4_h_l_10
T_27_16_sp4_v_t_41
T_26_19_lc_trk_g3_1
T_26_19_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_8_sp12_v_t_23
T_24_16_lc_trk_g2_0
T_24_16_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_16_sp4_v_t_40
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_22_sp4_v_t_41
T_23_23_lc_trk_g3_1
T_23_23_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_41
T_24_15_lc_trk_g3_1
T_24_15_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_20_sp4_v_t_40
T_24_20_sp4_h_l_10
T_23_20_sp4_v_t_41
T_22_23_lc_trk_g3_1
T_22_23_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_23_16_lc_trk_g0_0
T_23_16_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_25_20_sp4_h_l_0
T_24_20_sp4_v_t_37
T_21_24_sp4_h_l_5
T_23_24_lc_trk_g2_0
T_23_24_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_20_sp4_v_t_40
T_24_20_sp4_h_l_10
T_27_16_sp4_v_t_41
T_24_16_sp4_h_l_4
T_26_16_lc_trk_g3_1
T_26_16_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_20_sp4_v_t_40
T_24_20_sp4_h_l_10
T_27_16_sp4_v_t_41
T_24_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_23_20_sp4_h_l_8
T_19_20_sp4_h_l_4
T_18_20_sp4_v_t_41
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_20_sp4_h_l_5
T_23_20_sp4_v_t_40
T_24_20_sp4_h_l_10
T_27_16_sp4_v_t_41
T_24_16_sp4_h_l_4
T_23_12_sp4_v_t_41
T_20_12_sp4_h_l_4
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

T_24_20_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_46
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_20_6_sp4_v_t_36
T_19_10_lc_trk_g1_1
T_19_10_wire_logic_cluster/lc_3/clk

End 

Net : bfn_2_7_0_
Net : bfn_15_16_0_
Net : comm_spi.imosi
T_22_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_41
T_23_14_sp4_v_t_42
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_6/in_3

T_22_13_wire_logic_cluster/lc_0/out
T_23_10_sp4_v_t_41
T_23_14_sp4_v_t_42
T_23_18_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_14_18_0_
Net : flagcntwd
T_19_15_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_19_23_sp4_v_t_36
T_20_23_sp4_h_l_1
T_16_23_sp4_h_l_4
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/s_r

T_19_15_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_19_23_sp4_v_t_36
T_20_23_sp4_h_l_1
T_16_23_sp4_h_l_4
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/s_r

T_19_15_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_19_23_sp4_v_t_36
T_20_23_sp4_h_l_1
T_16_23_sp4_h_l_4
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/s_r

T_19_15_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_19_23_sp4_v_t_36
T_16_23_sp4_h_l_1
T_15_23_sp4_v_t_36
T_15_24_lc_trk_g2_4
T_15_24_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_14_17_0_
Net : bfn_13_5_0_
