<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dec/el2_dec.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dec</a> - el2_dec.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">168</td>
            <td class="headerCovTableEntry">257</td>
            <td class="headerCovTableEntryLo">65.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : // dec: decode unit - decode, bypassing, ARF, interrupts</a>
<a name="17"><span class="lineNum">      17 </span>            : //</a>
<a name="18"><span class="lineNum">      18 </span>            : //********************************************************************************</a>
<a name="19"><span class="lineNum">      19 </span>            : // $Id$</a>
<a name="20"><span class="lineNum">      20 </span>            : //</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : // Function: Decode</a>
<a name="23"><span class="lineNum">      23 </span>            : // Comments: Decode, dependency scoreboard, ARF</a>
<a name="24"><span class="lineNum">      24 </span>            : //</a>
<a name="25"><span class="lineNum">      25 </span>            : //</a>
<a name="26"><span class="lineNum">      26 </span>            : // A -&gt; D -&gt; EX1 ... WB</a>
<a name="27"><span class="lineNum">      27 </span>            : //</a>
<a name="28"><span class="lineNum">      28 </span>            : //********************************************************************************</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : module el2_dec</a>
<a name="31"><span class="lineNum">      31 </span>            :   import el2_pkg::*;</a>
<a name="32"><span class="lineNum">      32 </span>            : #(</a>
<a name="33"><span class="lineNum">      33 </span>            :     `include &quot;el2_param.vh&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : ) (</a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">   79593483 :     input logic clk,                          // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">   79593483 :     input logic active_clk,                   // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">   79593483 :     input logic free_clk,                     // Clock always.                  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   79593483 :     input logic free_l2clk,                   // Clock always.                  Through one clock header.  For flops with    second header built in.</span></a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :     input logic lsu_fastint_stall_any,        // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :     output logic dec_extint_stall,  // Stall on external interrupt</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">    4899934 :     output logic dec_i0_decode_d,    // Valid instruction at D-stage and not blocked</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :     output logic dec_pause_state_cg, // to top for active state clock gating</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">    1646394 :     output logic dec_tlu_core_empty,</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">        161 :     input logic        rst_l,   // reset, active low</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :     input logic [31:1] rst_vec, // reset vector, from core pins</span></a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">         16 :     input logic        nmi_int,  // NMI pin</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :     input logic [31:1] nmi_vec,  // NMI vector, from pins</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">    1005280 :     input logic i_cpu_halt_req,  // Asynchronous Halt request to CPU</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">    1005280 :     input logic i_cpu_run_req,   // Asynchronous Restart request to CPU</span></a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :     output logic o_cpu_halt_status,  // Halt status of core (pmu/fw)</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :     output logic o_cpu_halt_ack,  // Halt request ack</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :     output logic o_cpu_run_ack,  // Run request ack</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :     output logic o_debug_mode_status,         // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">    1005280 :     input logic [31:4] core_id,  // CORE ID</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :     // external MPC halt/run interface</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">    1005280 :     input  logic mpc_debug_halt_req,  // Async halt request</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        161 :     input  logic mpc_debug_run_req,   // Async run request</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">        161 :     input  logic mpc_reset_run_req,   // Run/halt after reset</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :     output logic mpc_debug_halt_ack,  // Halt ack</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">        161 :     output logic mpc_debug_run_ack,   // Run ack</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :     output logic debug_brkpt_status,  // debug breakpoint</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     348752 :     input logic exu_pmu_i0_br_misp,    // slot 0 branch misp</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">    1260279 :     input logic exu_pmu_i0_br_ataken,  // slot 0 branch actual taken</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">    1700236 :     input logic exu_pmu_i0_pc4,        // slot 0 4 byte branch</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">     763650 :     input logic lsu_nonblock_load_valid_m,  // valid nonblock load at m</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">     454925 :     input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,  // -&gt; corresponding tag</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :     input logic lsu_nonblock_load_inv_r,  // invalidate request for nonblock load r</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">     454866 :     input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r,  // -&gt; corresponding tag</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">     778952 :     input logic lsu_nonblock_load_data_valid,  // valid nonblock load data back</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :     input logic lsu_nonblock_load_data_error,  // nonblock load bus error</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">      29768 :     input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,  // -&gt; corresponding tag</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">      57624 :     input logic [31:0] lsu_nonblock_load_data,  // nonblock load data</span></a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">    1340253 :     input logic lsu_pmu_bus_trxn,          // D side bus transaction</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">       8618 :     input logic lsu_pmu_bus_misaligned,    // D side bus misaligned</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :     input logic lsu_pmu_bus_error,         // D side bus error</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">      16110 :     input logic lsu_pmu_bus_busy,          // D side bus busy</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">      11298 :     input logic lsu_pmu_misaligned_m,      // D side load or store misaligned</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">     771034 :     input logic lsu_pmu_load_external_m,   // D side bus load</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">     626398 :     input logic lsu_pmu_store_external_m,  // D side bus store</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :     input logic dma_pmu_dccm_read,         // DMA DCCM read</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :     input logic dma_pmu_dccm_write,        // DMA DCCM write</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :     input logic dma_pmu_any_read,          // DMA read</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">         26 :     input logic dma_pmu_any_write,         // DMA write</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">      24568 :     input logic [31:1] lsu_fir_addr,  // Fast int address</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 :     input logic [ 1:0] lsu_fir_error, // Fast int lookup error</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">    4899934 :     input logic ifu_pmu_instr_aligned,  // aligned instructions</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">     559199 :     input logic ifu_pmu_fetch_stall,    // fetch unit stalled</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">    4621274 :     input logic ifu_pmu_ic_miss,        // icache miss</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     706532 :     input logic ifu_pmu_ic_hit,         // icache hit</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :     input logic ifu_pmu_bus_error,      // Instruction side bus error</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :     input logic ifu_pmu_bus_busy,       // Instruction side bus busy</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">    4621191 :     input logic ifu_pmu_bus_trxn,       // Instruction side bus transaction</span></a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :     input logic ifu_ic_error_start,         // IC single bit error</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :     input logic ifu_iccm_rd_ecc_single_err, // ICCM single bit error</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :     input logic [ 3:0] lsu_trigger_match_m,</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :     input logic        dbg_cmd_valid,        // debugger abstract command valid</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :     input logic        dbg_cmd_write,        // command is a write</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :     input logic [ 1:0] dbg_cmd_type,         // command type</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :     input logic [31:0] dbg_cmd_addr,         // command address</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :     input logic [ 1:0] dbg_cmd_wrdata,       // command write data, for fence/fence_i</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">         36 :     input logic       ifu_i0_icaf,      // icache access fault</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">        106 :     input logic [1:0] ifu_i0_icaf_type, // icache access fault type</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :     input logic ifu_i0_icaf_second,  // i0 has access fault on second 2B of 4B inst</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :     input logic ifu_i0_dbecc,        // icache/iccm double-bit error</span></a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">    1073899 :     input logic lsu_idle_any,  // lsu idle for halting</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">     175068 :     input el2_br_pkt_t                                 i0_brp,           // branch packet</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">     620372 :     input logic        [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index,  // BP index</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">     609198 :     input logic        [          pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr,   // BP FGHR</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">      20867 :     input logic        [         pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag,   // BP tag</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">    1005280 :     input logic        [      $clog2(pt.BTB_SIZE)-1:0] ifu_i0_fa_index,  // Fully associt btb index</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :     input el2_lsu_error_pkt_t lsu_error_pkt_r,           // LSU exception/error packet</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :     input logic               lsu_single_ecc_error_incr, // LSU inc SB error counter</span></a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :     input logic        lsu_imprecise_error_load_any,   // LSU imprecise load bus error</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :     input logic        lsu_imprecise_error_store_any,  // LSU imprecise store bus error</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        143 :     input logic [31:0] lsu_imprecise_error_addr_any,   // LSU imprecise bus error address</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">      13438 :     input logic [31:0] exu_div_result,  // final div result</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">     110310 :     input logic        exu_div_wren,    // Divide write enable to GPR</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">       5778 :     input logic [31:0] exu_csr_rs1_x,  // rs1 for csr instruction</span></a>
<a name="146"><span class="lineNum">     146 </span>            : </a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">      33661 :     input logic [31:0] lsu_result_m,      // load result</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">      23646 :     input logic [31:0] lsu_result_corr_r, // load result - corrected load data</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">      33358 :     input logic lsu_load_stall_any,   // This is for blocking loads</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">      43348 :     input logic lsu_store_stall_any,  // This is for blocking stores</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :     input logic dma_dccm_stall_any,   // stall any load/store at decode, pmu event</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">         26 :     input logic dma_iccm_stall_any,   // iccm stalled, pmu event</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :     input logic iccm_dma_sb_error,  // ICCM DMA single bit error</span></a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">     534218 :     input logic exu_flush_final,  // slot0 flush</span></a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">        155 :     input logic [31:1] exu_npc_r,  // next PC</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">     472531 :     input logic [31:0] exu_i0_result_x,  // alu result x</span></a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">    4720448 :     input logic        ifu_i0_valid,  // fetch valids to instruction buffer</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">     354063 :     input logic [31:0] ifu_i0_instr,  // fetch inst's to instruction buffer</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">        822 :     input logic [31:1] ifu_i0_pc,     // pc's for instruction buffer</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">    3454925 :     input logic        ifu_i0_pc4,    // indication of 4B or 2B for corresponding inst</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">        155 :     input logic [31:1] exu_i0_pc_x,   // pc's for e1 from the alu's</span></a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :     input logic mexintpend,  // External interrupt pending</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">         16 :     input logic timer_int,   // Timer interrupt pending (from pin)</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">         15 :     input logic soft_int,    // Software interrupt pending (from pin)</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">     459792 :     input logic [7:0] pic_claimid,  // PIC claimid</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :     input logic [3:0] pic_pl,       // PIC priv level</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :     input logic       mhwakeup,     // High priority wakeup</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :     output logic [3:0] dec_tlu_meicurpl,  // to PIC, Current priv level</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :     output logic [3:0] dec_tlu_meipt,     // to PIC</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :     input logic [70:0] ifu_ic_debug_rd_data,  // diagnostic icache read data</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :     input logic ifu_ic_debug_rd_data_valid,  // diagnostic icache read data valid</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :     output el2_cache_debug_pkt_t dec_tlu_ic_diag_pkt, // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :     // Debug start</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :     input logic dbg_halt_req,        // DM requests a halt</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :     input logic dbg_resume_req,      // DM requests a resume</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">    4620688 :     input logic ifu_miss_state_idle, // I-side miss buffer empty</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_dbg_halted,        // Core is halted and ready for debug command</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_debug_mode,        // Core is in debug mode</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_resume_ack,        // Resume acknowledge</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_flush_noredir_r,   // Tell fetch to idle on this flush</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_mpc_halted_only,   // Core is halted only due to MPC</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_flush_leak_one_r,  // single step</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :     output logic        dec_tlu_flush_err_r,       // iside perr/ecc rfpc</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :     output logic [31:2] dec_tlu_meihap,            // Fast ext int base</span></a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :     output logic dec_debug_wdata_rs1_d,  // insert debug write data into rs1 at decode</span></a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">     205142 :     output logic [31:0] dec_dbg_rddata,  // debug command read data</span></a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :     output logic dec_dbg_cmd_done,  // abstract command is done</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :     output logic dec_dbg_cmd_fail,  // abstract command failed (illegal reg address)</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :     output el2_trigger_pkt_t [3:0] trigger_pkt_any,  // info needed by debug trigger blocks</span></a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :     output logic       dec_tlu_force_halt,       // halt has been forced</span></a>
<a name="210"><span class="lineNum">     210 </span>            :     // Debug end</a>
<a name="211"><span class="lineNum">     211 </span>            :     // branch info from pipe0 for errors or counter updates</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">    1113381 :     input  logic [1:0] exu_i0_br_hist_r,         // history</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">      14370 :     input  logic       exu_i0_br_error_r,        // error</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineCov">       3598 :     input  logic       exu_i0_br_start_error_r,  // start error</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">    1389357 :     input  logic       exu_i0_br_valid_r,        // valid</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">     348752 :     input  logic       exu_i0_br_mp_r,           // mispredict</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">    2114203 :     input  logic       exu_i0_br_middle_r,       // middle of bank</span></a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            :     // branch info from pipe1 for errors or counter updates</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">    1922633 :     input logic exu_i0_br_way_r,  // way hit or repl</span></a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">    4196868 :     output logic        dec_i0_rs1_en_d,  // Qualify GPR RS1 data</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">    3023450 :     output logic        dec_i0_rs2_en_d,  // Qualify GPR RS2 data</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">     235862 :     output logic [31:0] gpr_i0_rs1_d,     // gpr rs1 data</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">     382492 :     output logic [31:0] gpr_i0_rs2_d,     // gpr rs2 data</span></a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">     474502 :     output logic [31:0] dec_i0_immed_d,    // immediate data</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">     112359 :     output logic [12:1] dec_i0_br_immed_d, // br immediate data</span></a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :     output el2_alu_pkt_t i0_ap,  // alu packet</span></a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">    4433684 :     output logic dec_i0_alu_decode_d,  // schedule on D-stage alu</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">    2117088 :     output logic dec_i0_branch_d,      // Branch in D-stage</span></a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">     386177 :     output logic dec_i0_select_pc_d,  // select pc onto rs1 for jal's</span></a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">        822 :     output logic [31:1] dec_i0_pc_d,             // pc's at decode</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">      81834 :     output logic [ 3:0] dec_i0_rs1_bypass_en_d,  // rs1 bypass enable</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">       8618 :     output logic [ 3:0] dec_i0_rs2_bypass_en_d,  // rs2 bypass enable</span></a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">     205142 :     output logic [31:0] dec_i0_result_r,  // Result R-stage</span></a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span><span class="lineCov">     562380 :     output el2_lsu_pkt_t lsu_p,           // lsu packet</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">    4433136 :     output logic         dec_qual_lsu_d,  // LSU instruction at D.  Use to quiet LSU operands</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :     output el2_mul_pkt_t mul_p,           // mul packet</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">      54022 :     output el2_div_pkt_t div_p,           // div packet</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">       1594 :     output logic         dec_div_cancel,  // cancel divide operation</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">     155198 :     output logic [11:0] dec_lsu_offset_d,  // 12b offset for load/store addresses</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">      86758 :     output logic        dec_csr_ren_d,    // CSR read enable</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">      12360 :     output logic [31:0] dec_csr_rddata_d, // CSR read data</span></a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">      35814 :     output logic dec_tlu_flush_lower_r,  // tlu flush due to late mp, exception, rfpc, or int</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">      35814 :     output logic dec_tlu_flush_lower_wb,</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">      14048 :     output logic [31:1] dec_tlu_flush_path_r,  // tlu flush target</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">      15822 :     output logic        dec_tlu_i0_kill_writeb_r,    // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">       9660 :     output logic dec_tlu_fence_i_r,  // flush is a fence_i rfnpc, flush icache</span></a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">     117251 :     output logic [31:1] pred_correct_npc_x,  // npc if prediction is correct at e2 stage</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">     746887 :     output el2_br_tlu_pkt_t dec_tlu_br0_r_pkt,  // slot 0 branch predictor update packet</span></a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">     340692 :     output logic dec_tlu_perfcnt0,  // toggles when slot0 perf counter 0 has an event inc</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">     513765 :     output logic dec_tlu_perfcnt1,  // toggles when slot0 perf counter 1 has an event inc</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">     312698 :     output logic dec_tlu_perfcnt2,  // toggles when slot0 perf counter 2 has an event inc</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">      48462 :     output logic dec_tlu_perfcnt3,  // toggles when slot0 perf counter 3 has an event inc</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">     490227 :     output el2_predict_pkt_t dec_i0_predict_p_d,  // prediction packet to alus</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">     609198 :     output logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d,  // DEC predict fghr</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">     620372 :     output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d,  // DEC predict index</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">      20867 :     output logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d,  // DEC predict branch tag</span></a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">    1005280 :     output logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index,  // Fully associt btb error index</span></a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">    1966994 :     output logic dec_lsu_valid_raw_d,</span></a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :     output logic [31:0] dec_tlu_mrac_ff,  // CSR for memory region control</span></a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">    4899756 :     output logic [1:0] dec_data_en,  // clock-gate control logic</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">    4720847 :     output logic [1:0] dec_ctl_en,</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">    1202086 :     input logic [15:0] ifu_i0_cinst,  // 16b compressed instruction</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">    4268104 :     output el2_trace_pkt_t trace_rv_trace_pkt,  // trace packet</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :     // PMP signals</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :     output el2_pmp_cfg_pkt_t        pmp_pmpcfg [pt.PMP_ENTRIES],</span></a>
<a name="290"><span class="lineNum">     290 </span>            :     output logic             [31:0] pmp_pmpaddr[pt.PMP_ENTRIES],</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span>            : `ifdef RV_USER_MODE</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :     // Privilege mode</a>
<a name="295"><span class="lineNum">     295 </span><span class="lineCov">        788 :     output logic priv_mode,</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">        896 :     output logic priv_mode_eff,</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineCov">        788 :     output logic priv_mode_ns,</span></a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :     // mseccfg CSR content for PMP</a>
<a name="300"><span class="lineNum">     300 </span><span class="lineCov">          2 :     output el2_mseccfg_pkt_t mseccfg,</span></a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            : `endif</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :     // feature disable from mfdc</a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :     output logic dec_tlu_external_ldfwd_disable,  // disable external load forwarding</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineCov">        147 :     output logic dec_tlu_sideeffect_posted_disable,  // disable posted stores to side-effect address</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :     output logic dec_tlu_core_ecc_disable,  // disable core ECC</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :     output logic dec_tlu_bpred_disable,  // disable branch prediction</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineCov">          2 :     output logic dec_tlu_wb_coalescing_disable,  // disable writebuffer coalescing</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineCov">        164 :     output logic [2:0] dec_tlu_dma_qos_prty,  // DMA QoS priority coming from MFDC [18:16]</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :     // clock gating overrides from mcgc</a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :     output logic dec_tlu_misc_clk_override,   // override misc clock domain gating</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :     output logic dec_tlu_ifu_clk_override,    // override fetch clock domain gating</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :     output logic dec_tlu_lsu_clk_override,    // override load/store clock domain gating</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :     output logic dec_tlu_bus_clk_override,    // override bus clock domain gating</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :     output logic dec_tlu_pic_clk_override,    // override PIC clock domain gating</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">        162 :     output logic dec_tlu_picio_clk_override,  // override PICIO clock domain gating</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :     output logic dec_tlu_dccm_clk_override,   // override DCCM clock domain gating</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :     output logic dec_tlu_icm_clk_override,    // override ICCM clock domain gating</span></a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineCov">    4885414 :     output logic dec_tlu_i0_commit_cmt,  // committed i0 instruction</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineCov">    1005280 :     input  logic scan_mode               // Flop scan mode control</span></a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            : );</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :   logic dec_tlu_dec_clk_override;  // to and from dec blocks</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :   logic clk_override;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">    4720448 :   logic dec_ib0_valid_d;</span></a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineCov">    4899934 :   logic dec_pmu_instr_decoded;</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineCov">     228244 :   logic dec_pmu_decode_stall;</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineCov">        372 :   logic dec_pmu_presync_stall;</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineCov">      10242 :   logic dec_pmu_postsync_stall;</span></a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :   logic dec_tlu_wr_pause_r;  // CSR write to pause reg is at R.</span></a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span><span class="lineCov">    2108674 :   logic [4:0] dec_i0_rs1_d;</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineCov">    2120330 :   logic [4:0] dec_i0_rs2_d;</span></a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineCov">     354063 :   logic [31:0] dec_i0_instr_d;</span></a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :   logic dec_tlu_trace_disable;</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :   logic dec_tlu_pipelining_disable;</span></a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">    2302675 :   logic [4:0] dec_i0_waddr_r;</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineCov">    3416981 :   logic dec_i0_wen_r;</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineCov">     205142 :   logic [31:0] dec_i0_wdata_r;</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineCov">      48238 :   logic dec_csr_wen_r;  // csr write enable at wb</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineCov">    1209593 :   logic [11:0] dec_csr_rdaddr_r;  // read address for csrs</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineCov">        218 :   logic [11:0] dec_csr_wraddr_r;  // write address for csryes</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineCov">       2893 :   logic [31:0] dec_csr_wrdata_r;  // csr write data at wb</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineCov">        476 :   logic [11:0] dec_csr_rdaddr_d;  // read address for csr</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">      95040 :   logic dec_csr_legal_d;  // csr indicates legal operation</span></a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">      48288 :   logic dec_csr_wen_unq_d;  // valid csr with write - for csr legal</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">      95040 :   logic dec_csr_any_unq_d;  // valid csr - for csr legal</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">       1052 :   logic dec_csr_stall_int_ff;  // csr is mie/mstatus</span></a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineCov">         86 :   el2_trap_pkt_t dec_tlu_packet_r;</span></a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">    3454925 :   logic dec_i0_pc4_d;</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineCov">        488 :   logic dec_tlu_presync_d;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineCov">      21208 :   logic dec_tlu_postsync_d;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :   logic dec_tlu_debug_stall;</span></a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :   logic [31:0] dec_illegal_inst;</span></a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span><span class="lineCov">         36 :   logic dec_i0_icaf_d;</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :   logic dec_i0_dbecc_d;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :   logic dec_i0_icaf_second_d;</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :   logic [3:0] dec_i0_trigger_match_d;</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :   logic dec_debug_fence_d;</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">     778940 :   logic dec_nonblock_load_wen;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineCov">     306704 :   logic [4:0] dec_nonblock_load_waddr;</span></a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :   logic dec_tlu_flush_pause_r;</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">     175068 :   el2_br_pkt_t dec_i0_brp;</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">     620372 :   logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_i0_bp_index;</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">     609198 :   logic [pt.BHT_GHR_SIZE-1:0] dec_i0_bp_fghr;</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">      20867 :   logic [pt.BTB_BTAG_SIZE-1:0] dec_i0_bp_btag;</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineCov">    1005280 :   logic [$clog2(pt.BTB_SIZE)-1:0] dec_i0_bp_fa_index;  // Fully associt btb index</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineCov">        155 :   logic [31:1] dec_tlu_i0_pc_r;</span></a>
<a name="389"><span class="lineNum">     389 </span><span class="lineCov">      15822 :   logic dec_tlu_i0_kill_writeb_wb;</span></a>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">    4899684 :   logic dec_tlu_i0_valid_r;</span></a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :   logic dec_pause_state;</span></a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">        106 :   logic [1:0] dec_i0_icaf_type_d;  // i0 instruction access fault type</span></a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :   logic dec_tlu_flush_extint;  // Fast ext int started</span></a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span><span class="lineCov">     515094 :   logic [31:0] dec_i0_inst_wb;</span></a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">        155 :   logic [31:1] dec_i0_pc_wb;</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineCov">    4849601 :   logic dec_tlu_i0_valid_wb1, dec_tlu_int_valid_wb1;</span></a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :   logic [ 4:0] dec_tlu_exc_cause_wb1;</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineCov">         26 :   logic [31:0] dec_tlu_mtval_wb1;</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">       5314 :   logic        dec_tlu_i0_exc_valid_wb1;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">      11721 :   logic [ 4:0] div_waddr_wb;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineCov">     111904 :   logic        dec_div_active;</span></a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :   logic        dec_debug_valid_d;</span></a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span>            :   assign clk_override = dec_tlu_dec_clk_override;</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :   assign dec_dbg_rddata[31:0] = dec_i0_wdata_r[31:0];</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :   el2_dec_ib_ctl #(.pt(pt)) instbuff (.*);</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            :   el2_dec_decode_ctl #(.pt(pt)) decode (.*);</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            :   el2_dec_tlu_ctl #(.pt(pt)) tlu (.*);</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :   el2_dec_gpr_ctl #(</a>
<a name="426"><span class="lineNum">     426 </span>            :       .pt(pt)</a>
<a name="427"><span class="lineNum">     427 </span>            :   ) arf (</a>
<a name="428"><span class="lineNum">     428 </span>            :       .*,</a>
<a name="429"><span class="lineNum">     429 </span>            :       // inputs</a>
<a name="430"><span class="lineNum">     430 </span>            :       .raddr0(dec_i0_rs1_d[4:0]),</a>
<a name="431"><span class="lineNum">     431 </span>            :       .raddr1(dec_i0_rs2_d[4:0]),</a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            :       .wen0(dec_i0_wen_r),</a>
<a name="434"><span class="lineNum">     434 </span>            :       .waddr0(dec_i0_waddr_r[4:0]),</a>
<a name="435"><span class="lineNum">     435 </span>            :       .wd0(dec_i0_wdata_r[31:0]),</a>
<a name="436"><span class="lineNum">     436 </span>            :       .wen1(dec_nonblock_load_wen),</a>
<a name="437"><span class="lineNum">     437 </span>            :       .waddr1(dec_nonblock_load_waddr[4:0]),</a>
<a name="438"><span class="lineNum">     438 </span>            :       .wd1(lsu_nonblock_load_data[31:0]),</a>
<a name="439"><span class="lineNum">     439 </span>            :       .wen2(exu_div_wren),</a>
<a name="440"><span class="lineNum">     440 </span>            :       .waddr2(div_waddr_wb),</a>
<a name="441"><span class="lineNum">     441 </span>            :       .wd2(exu_div_result[31:0]),</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :       // outputs</a>
<a name="444"><span class="lineNum">     444 </span>            :       .rd0(gpr_i0_rs1_d[31:0]),</a>
<a name="445"><span class="lineNum">     445 </span>            :       .rd1(gpr_i0_rs2_d[31:0])</a>
<a name="446"><span class="lineNum">     446 </span>            :   );</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : </a>
<a name="449"><span class="lineNum">     449 </span>            :   // Trigger</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            :   el2_dec_trigger #(.pt(pt)) dec_trigger (.*);</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :   // trace</a>
<a name="457"><span class="lineNum">     457 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_insn_ip = dec_i0_inst_wb[31:0];</a>
<a name="458"><span class="lineNum">     458 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_address_ip = {dec_i0_pc_wb[31:1], 1'b0};</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_valid_ip     = dec_tlu_int_valid_wb1 | dec_tlu_i0_valid_wb1 | dec_tlu_i0_exc_valid_wb1;</a>
<a name="461"><span class="lineNum">     461 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_exception_ip = dec_tlu_int_valid_wb1 |  dec_tlu_i0_exc_valid_wb1;</a>
<a name="462"><span class="lineNum">     462 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_ecause_ip    = dec_tlu_exc_cause_wb1[4:0];     // replicate across ports</a>
<a name="463"><span class="lineNum">     463 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_interrupt_ip = dec_tlu_int_valid_wb1;</a>
<a name="464"><span class="lineNum">     464 </span>            :   assign trace_rv_trace_pkt.trace_rv_i_tval_ip = dec_tlu_mtval_wb1[31:0];  // replicate across ports</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :   // end trace</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            : endmodule  // el2_dec</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
