--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Lab8_fpga_top.twx Lab8_fpga_top.ncd -o Lab8_fpga_top.twr
Lab8_fpga_top.pcf

Design file:              Lab8_fpga_top.ncd
Physical constraint file: Lab8_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 172341677 paths analyzed, 308 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.734ns.
--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_5 (SLICE_X20Y27.BY), 57354579 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.678ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.056ns (0.052 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.X       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X20Y27.BY      net (fanout=1)        0.353   MRT/N168
    SLICE_X20Y27.CLK     Tsrck                 0.972   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.678ns (21.693ns logic, 7.985ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_0_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.676ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.053ns (0.052 - 0.105)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_0_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.YQ       Tcko                  0.511   tile_width_0_1
                                                       tile_width_0_1
    SLICE_X3Y18.G2       net (fanout=8)        0.476   tile_width_0_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.X       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X20Y27.BY      net (fanout=1)        0.353   MRT/N168
    SLICE_X20Y27.CLK     Tsrck                 0.972   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.676ns (21.693ns logic, 7.983ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      29.638ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.056ns (0.052 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.X       Topx                  0.922   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<8>
    SLICE_X12Y25.G4      net (fanout=5)        0.315   MRT/centered_tile_x_addsub0000<8>
    SLICE_X12Y25.Y       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>211
    SLICE_X12Y25.F3      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>211/O
    SLICE_X12Y25.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.F2      net (fanout=2)        0.081   MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>61
                                                       MRT/centered_tile_x_shift0000<0>61_1
    MULT18X18_X0Y2.B0    net (fanout=1)        0.719   MRT/centered_tile_x_shift0000<0>61
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.X       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
    SLICE_X20Y27.BY      net (fanout=1)        0.353   MRT/N168
    SLICE_X20Y27.CLK     Tsrck                 0.972   MRT/rgb_next<5>
                                                       MRT/rgb_next_5
    -------------------------------------------------  ---------------------------
    Total                                     29.638ns (21.236ns logic, 8.402ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_2 (SLICE_X19Y26.G2), 55657529 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.749ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.061ns (0.047 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X19Y26.G2      net (fanout=2)        0.366   MRT/rgb_next_and0002
    SLICE_X19Y26.CLK     Tgck                  0.728   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.749ns (20.789ns logic, 7.960ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_0_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.747ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.058ns (0.047 - 0.105)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_0_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.YQ       Tcko                  0.511   tile_width_0_1
                                                       tile_width_0_1
    SLICE_X3Y18.G2       net (fanout=8)        0.476   tile_width_0_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X19Y26.G2      net (fanout=2)        0.366   MRT/rgb_next_and0002
    SLICE_X19Y26.CLK     Tgck                  0.728   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.747ns (20.789ns logic, 7.958ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.709ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.061ns (0.047 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.X       Topx                  0.922   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<8>
    SLICE_X12Y25.G4      net (fanout=5)        0.315   MRT/centered_tile_x_addsub0000<8>
    SLICE_X12Y25.Y       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>211
    SLICE_X12Y25.F3      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>211/O
    SLICE_X12Y25.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.F2      net (fanout=2)        0.081   MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>61
                                                       MRT/centered_tile_x_shift0000<0>61_1
    MULT18X18_X0Y2.B0    net (fanout=1)        0.719   MRT/centered_tile_x_shift0000<0>61
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X19Y26.G2      net (fanout=2)        0.366   MRT/rgb_next_and0002
    SLICE_X19Y26.CLK     Tgck                  0.728   MRT/rgb_next<2>
                                                       MRT/rgb_next_mux0000<3>401
                                                       MRT/rgb_next_2
    -------------------------------------------------  ---------------------------
    Total                                     28.709ns (20.332ns logic, 8.377ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point MRT/rgb_next_0 (SLICE_X20Y28.F4), 55657529 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.469ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.058ns (0.050 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.CLK     Tfck                  0.776   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.469ns (20.837ns logic, 7.632ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_0_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.467ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.050 - 0.105)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_0_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.YQ       Tcko                  0.511   tile_width_0_1
                                                       tile_width_0_1
    SLICE_X3Y18.G2       net (fanout=8)        0.476   tile_width_0_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.Y       Topy                  1.427   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_cy<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<9>
    SLICE_X14Y22.G3      net (fanout=5)        0.332   MRT/centered_tile_x_addsub0000<9>
    SLICE_X14Y22.Y       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>126
    SLICE_X14Y22.F4      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>126/O
    SLICE_X14Y22.X       Tilo                  0.660   MRT/N111
                                                       MRT/centered_tile_x_shift0000<0>153
    SLICE_X15Y22.G4      net (fanout=2)        0.027   MRT/N111
    SLICE_X15Y22.Y       Tilo                  0.612   N142
                                                       MRT/centered_tile_x_shift0000<1>_1
    MULT18X18_X0Y2.B1    net (fanout=1)        0.339   MRT/centered_tile_x_shift0000<1>
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.CLK     Tfck                  0.776   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.467ns (20.837ns logic, 7.630ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tile_width_4_1 (FF)
  Destination:          MRT/rgb_next_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      28.429ns (Levels of Logic = 19)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.058ns (0.050 - 0.108)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tile_width_4_1 to MRT/rgb_next_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y16.YQ       Tcko                  0.511   tile_width_4_1
                                                       tile_width_4_1
    SLICE_X3Y18.G3       net (fanout=5)        0.478   tile_width_4_1
    SLICE_X3Y18.Y        Tilo                  0.612   MRT/Sh69
                                                       MRT/_shift0001<3>91
    SLICE_X20Y30.F4      net (fanout=5)        0.999   MRT/N177
    SLICE_X20Y30.X       Tilo                  0.660   MRT/Sh73
                                                       MRT/Sh731
    MULT18X18_X0Y1.A9    net (fanout=3)        1.330   MRT/Sh73
    MULT18X18_X0Y1.P9    Tmult                 4.022   MRT/Mmult_maze_pixel_w_mult0001
                                                       MRT/Mmult_maze_pixel_w_mult0001
    SLICE_X12Y21.G2      net (fanout=3)        0.911   MRT/maze_pixel_w<9>
    SLICE_X12Y21.Y       Topgy                 1.120   MRT/maze_border_x<7>
                                                       MRT/maze_pixel_w<9>_rt
                                                       MRT/Madd_maze_border_x_sub0000_Madd_xor<9>
    SLICE_X13Y23.F4      net (fanout=4)        0.287   MRT/maze_border_x<8>
    SLICE_X13Y23.X       Topx                  0.922   MRT/centered_tile_x_addsub0000<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_lut<8>
                                                       MRT/Msub_centered_tile_x_addsub0000_xor<8>
    SLICE_X12Y25.G4      net (fanout=5)        0.315   MRT/centered_tile_x_addsub0000<8>
    SLICE_X12Y25.Y       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>211
    SLICE_X12Y25.F3      net (fanout=1)        0.020   MRT/centered_tile_x_shift0000<0>211/O
    SLICE_X12Y25.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>46
                                                       MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.F2      net (fanout=2)        0.081   MRT/centered_tile_x_shift0000<0>46
    SLICE_X12Y24.X       Tilo                  0.660   MRT/centered_tile_x_shift0000<0>61
                                                       MRT/centered_tile_x_shift0000<0>61_1
    MULT18X18_X0Y2.B0    net (fanout=1)        0.719   MRT/centered_tile_x_shift0000<0>61
    MULT18X18_X0Y2.P10   Tmult                 4.091   MRT/Mmult__mult0000
                                                       MRT/Mmult__mult0000
    SLICE_X13Y29.F3      net (fanout=1)        1.034   MRT/_mult0000<10>
    SLICE_X13Y29.COUT    Topcyf                1.011   MRT/_sub0001<10>
                                                       MRT/Msub__sub0001_lut<10>
                                                       MRT/Msub__sub0001_cy<10>
                                                       MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<11>
    SLICE_X13Y30.COUT    Tbyp                  0.103   MRT/_sub0001<12>
                                                       MRT/Msub__sub0001_cy<12>
                                                       MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.CIN     net (fanout=1)        0.000   MRT/Msub__sub0001_cy<13>
    SLICE_X13Y31.Y       Tciny                 0.756   MRT/_sub0001<14>
                                                       MRT/Msub__sub0001_cy<14>
                                                       MRT/Msub__sub0001_xor<15>
    SLICE_X16Y28.G1      net (fanout=2)        0.579   MRT/_sub0001<15>
    SLICE_X16Y28.Y       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>124
    SLICE_X16Y28.F3      net (fanout=1)        0.305   MRT/_shift0001<3>124/O
    SLICE_X16Y28.X       Tilo                  0.660   MRT/N9
                                                       MRT/_shift0001<3>167
    SLICE_X21Y30.G2      net (fanout=2)        0.548   MRT/N9
    SLICE_X21Y30.Y       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>24
    SLICE_X21Y30.F3      net (fanout=1)        0.020   MRT/Madd__COND_19_Madd_lut<3>24/O
    SLICE_X21Y30.X       Tilo                  0.612   MRT/Madd__COND_19_Madd_lut<3>
                                                       MRT/Madd__COND_19_Madd_lut<3>123
    SLICE_X21Y29.F2      net (fanout=2)        0.310   MRT/Madd__COND_19_Madd_lut<3>
    SLICE_X21Y29.X       Tilo                  0.612   N81
                                                       MRT/rgb_next_and0002219_SW1
    SLICE_X20Y28.G4      net (fanout=1)        0.075   N81
    SLICE_X20Y28.Y       Tilo                  0.660   MRT/rgb_next<0>
                                                       MRT/rgb_next_and0002219
    SLICE_X20Y28.F4      net (fanout=2)        0.038   MRT/rgb_next_and0002
    SLICE_X20Y28.CLK     Tfck                  0.776   MRT/rgb_next<0>
                                                       MRT/rgb_next_mux0000<0>2
                                                       MRT/rgb_next_0
    -------------------------------------------------  ---------------------------
    Total                                     28.429ns (20.380ns logic, 8.049ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KB/ps2_rx_unit/filter_reg_3 (SLICE_X65Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KB/ps2_rx_unit/filter_reg_4 (FF)
  Destination:          KB/ps2_rx_unit/filter_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: KB/ps2_rx_unit/filter_reg_4 to KB/ps2_rx_unit/filter_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y34.YQ      Tcko                  0.409   KB/ps2_rx_unit/filter_reg<5>
                                                       KB/ps2_rx_unit/filter_reg_4
    SLICE_X65Y36.BX      net (fanout=4)        0.492   KB/ps2_rx_unit/filter_reg<4>
    SLICE_X65Y36.CLK     Tckdi       (-Th)    -0.080   KB/ps2_rx_unit/filter_reg<3>
                                                       KB/ps2_rx_unit/filter_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.489ns logic, 0.492ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point KB/ps2_rx_unit/filter_reg_1 (SLICE_X64Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KB/ps2_rx_unit/filter_reg_2 (FF)
  Destination:          KB/ps2_rx_unit/filter_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: KB/ps2_rx_unit/filter_reg_2 to KB/ps2_rx_unit/filter_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y36.YQ      Tcko                  0.409   KB/ps2_rx_unit/filter_reg<3>
                                                       KB/ps2_rx_unit/filter_reg_2
    SLICE_X64Y38.BX      net (fanout=4)        0.530   KB/ps2_rx_unit/filter_reg<2>
    SLICE_X64Y38.CLK     Tckdi       (-Th)    -0.116   KB/ps2_rx_unit/filter_reg<1>
                                                       KB/ps2_rx_unit/filter_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.525ns logic, 0.530ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point KB/ps2_rx_unit/filter_reg_6 (SLICE_X65Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KB/ps2_rx_unit/filter_reg_7 (FF)
  Destination:          KB/ps2_rx_unit/filter_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: KB/ps2_rx_unit/filter_reg_7 to KB/ps2_rx_unit/filter_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y35.XQ      Tcko                  0.411   KB/ps2_rx_unit/filter_reg<7>
                                                       KB/ps2_rx_unit/filter_reg_7
    SLICE_X65Y35.BY      net (fanout=4)        0.552   KB/ps2_rx_unit/filter_reg<7>
    SLICE_X65Y35.CLK     Tckdi       (-Th)    -0.117   KB/ps2_rx_unit/filter_reg<7>
                                                       KB/ps2_rx_unit/filter_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.528ns logic, 0.552ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: MRT/rgb_next<0>/CLK
  Logical resource: MRT/rgb_next_0/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: MRT/rgb_next<0>/CLK
  Logical resource: MRT/rgb_next_0/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: MRT/VGAS/h_sync_reg/CLK
  Logical resource: MRT/VGAS/h_sync_reg/CK
  Location pin: SLICE_X14Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.734|         |    2.012|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 47404  (Setup/Max: 47404, Hold: 0)

Constraints cover 172341677 paths, 0 nets, and 2905 connections

Design statistics:
   Minimum period:  29.734ns{1}   (Maximum frequency:  33.632MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 27 23:22:00 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



