{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 16:08:35 2020 " "Info: Processing started: Mon Apr 13 16:08:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off div -c div " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off div -c div" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(468) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(468): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 468 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1328) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1328): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1328 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1332) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1332): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1332 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1334) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1334): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1334 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1343) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1343): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1353) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1353): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1357) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1357): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1376) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1376): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1380) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1380): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1380 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1382) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1382): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1382 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1392) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1392): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1397) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1397): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1402) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1402): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1402 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1406) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1406): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1406 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(1416) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(1416): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1416 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(1612) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(1612): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1612 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(1782) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(1782): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(1882) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(1882): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1882 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(3943) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(3943): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 3943 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(3953) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(3953): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 3953 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(3977) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(3977): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 3977 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4047) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4047): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4047 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4075) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4075): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4075 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4103) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4103): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4130) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4130): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4157) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4157): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4184) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4184): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4231) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4231): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4265) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4265): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4321) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4321): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4321 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(4827) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(4827): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 4827 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(5084) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(5084): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5084 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(5450) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(5450): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(5444) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(5444): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5444 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(5653) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(5653): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5653 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(6343) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(6343): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cycloneii_atoms.v(6338) " "Warning (10268): Verilog HDL information at cycloneii_atoms.v(6338): always construct contains both blocking and non-blocking assignments" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6338 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(6528) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(6528): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cycloneii_atoms.v(6639) " "Warning (10273): Verilog HDL warning at cycloneii_atoms.v(6639): extended using \"x\" or \"z\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6639 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_ram_block " "Warning: Entity \"cycloneii_ram_block\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 570 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_jtag " "Warning: Entity \"cycloneii_jtag\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1476 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_crcblock " "Warning: Entity \"cycloneii_crcblock\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1523 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_asmiblock " "Warning: Entity \"cycloneii_asmiblock\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1551 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_pll " "Warning: Entity \"cycloneii_pll\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1919 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_lcell_ff " "Warning: Entity \"cycloneii_lcell_ff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5335 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_lcell_comb " "Warning: Entity \"cycloneii_lcell_comb\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5485 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_io " "Warning: Entity \"cycloneii_io\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5782 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_clk_delay_ctrl " "Warning: Entity \"cycloneii_clk_delay_ctrl\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5947 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_clk_delay_cal_ctrl " "Warning: Entity \"cycloneii_clk_delay_cal_ctrl\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6101 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_clkctrl " "Warning: Entity \"cycloneii_clkctrl\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6371 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_mac_mult " "Warning: Entity \"cycloneii_mac_mult\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6752 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "cycloneii_mac_out " "Warning: Entity \"cycloneii_mac_out\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6905 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycloneii_atoms.v 38 38 " "Info: Found 38 design units, including 38 entities, in source file cycloneii_atoms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CYCLONEII_PRIM_DFFE " "Info: Found entity 1: CYCLONEII_PRIM_DFFE" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 CYCLONEII_PRIM_DFFEAS " "Info: Found entity 2: CYCLONEII_PRIM_DFFEAS" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 CYCLONEII_PRIM_DFFEAS_HIGH " "Info: Found entity 3: CYCLONEII_PRIM_DFFEAS_HIGH" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cycloneii_dffe " "Info: Found entity 4: cycloneii_dffe" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 171 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cycloneii_latch " "Info: Found entity 5: cycloneii_latch" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cycloneii_mux21 " "Info: Found entity 6: cycloneii_mux21" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 278 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cycloneii_mux41 " "Info: Found entity 7: cycloneii_mux41" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cycloneii_and1 " "Info: Found entity 8: cycloneii_and1" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 346 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cycloneii_and16 " "Info: Found entity 9: cycloneii_and16" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 359 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cycloneii_bmux21 " "Info: Found entity 10: cycloneii_bmux21" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 388 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cycloneii_b17mux21 " "Info: Found entity 11: cycloneii_b17mux21" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 399 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cycloneii_nmux21 " "Info: Found entity 12: cycloneii_nmux21" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 410 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cycloneii_b5mux21 " "Info: Found entity 13: cycloneii_b5mux21" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 420 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cycloneii_ram_pulse_generator " "Info: Found entity 14: cycloneii_ram_pulse_generator" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 440 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cycloneii_ram_register " "Info: Found entity 15: cycloneii_ram_register" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 487 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cycloneii_m_cntr " "Info: Found entity 16: cycloneii_m_cntr" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1580 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cycloneii_n_cntr " "Info: Found entity 17: cycloneii_n_cntr" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1661 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cycloneii_scale_cntr " "Info: Found entity 18: cycloneii_scale_cntr" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1744 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cycloneii_pll_reg " "Info: Found entity 19: cycloneii_pll_reg" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 1856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cycloneii_routing_wire " "Info: Found entity 20: cycloneii_routing_wire" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cycloneii_asynch_io " "Info: Found entity 21: cycloneii_asynch_io" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 5605 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cycloneii_ena_reg " "Info: Found entity 22: cycloneii_ena_reg" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6284 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cycloneii_mac_data_reg " "Info: Found entity 23: cycloneii_mac_data_reg" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6447 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cycloneii_mac_sign_reg " "Info: Found entity 24: cycloneii_mac_sign_reg" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6579 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cycloneii_mac_mult_internal " "Info: Found entity 25: cycloneii_mac_mult_internal" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 6667 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed cycloneii_atoms.v(2525) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2525): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2525 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator cycloneii_atoms.v(2518) " "Info (10499): HDL info at cycloneii_atoms.v(2518): see declaration for object \"numerator\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2518 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed cycloneii_atoms.v(2526) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2526): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2526 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator cycloneii_atoms.v(2519) " "Info (10499): HDL info at cycloneii_atoms.v(2519): see declaration for object \"denominator\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2519 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed cycloneii_atoms.v(2527) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2527): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2527 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom cycloneii_atoms.v(2520) " "Info (10499): HDL info at cycloneii_atoms.v(2520): see declaration for object \"max_denom\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2520 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed cycloneii_atoms.v(2528) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2528): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num cycloneii_atoms.v(2521) " "Info (10499): HDL info at cycloneii_atoms.v(2521): see declaration for object \"fraction_num\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2521 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed cycloneii_atoms.v(2529) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2529): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div cycloneii_atoms.v(2522) " "Info (10499): HDL info at cycloneii_atoms.v(2522): see declaration for object \"fraction_div\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2522 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed cycloneii_atoms.v(2614) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2614): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2614 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value cycloneii_atoms.v(2613) " "Info (10499): HDL info at cycloneii_atoms.v(2613): see declaration for object \"value\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2613 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C0\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C0\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C0_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C1\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C1\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C1_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C2\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C2\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C2_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C3\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C3\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C3_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C4\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C4\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C4_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C4_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5 packed cycloneii_atoms.v(2625) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2625): data type declaration for \"C5\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2625 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5 cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C5\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5_mode packed cycloneii_atoms.v(2626) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2626): data type declaration for \"C5_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2626 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5_mode cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"C5_mode\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed cycloneii_atoms.v(2627) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2627): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2627 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"refclk\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed cycloneii_atoms.v(2628) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2628): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2628 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod cycloneii_atoms.v(2624) " "Info (10499): HDL info at cycloneii_atoms.v(2624): see declaration for object \"m_mod\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2624 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed cycloneii_atoms.v(2655) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2655): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2655 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X cycloneii_atoms.v(2654) " "Info (10499): HDL info at cycloneii_atoms.v(2654): see declaration for object \"X\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2654 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed cycloneii_atoms.v(2673) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2673): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X cycloneii_atoms.v(2672) " "Info (10499): HDL info at cycloneii_atoms.v(2672): see declaration for object \"X\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed cycloneii_atoms.v(2673) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2673): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y cycloneii_atoms.v(2672) " "Info (10499): HDL info at cycloneii_atoms.v(2672): see declaration for object \"Y\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed cycloneii_atoms.v(2690) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2690): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2690 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X cycloneii_atoms.v(2689) " "Info (10499): HDL info at cycloneii_atoms.v(2689): see declaration for object \"X\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2689 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed cycloneii_atoms.v(2690) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2690): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2690 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y cycloneii_atoms.v(2689) " "Info (10499): HDL info at cycloneii_atoms.v(2689): see declaration for object \"Y\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2689 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A1\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A2\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A3\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A4\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A5\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A6\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A7\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A8\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A9\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"A10\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed cycloneii_atoms.v(2723) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2723): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2723 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P cycloneii_atoms.v(2722) " "Info (10499): HDL info at cycloneii_atoms.v(2722): see declaration for object \"P\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed cycloneii_atoms.v(2751) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide cycloneii_atoms.v(2750) " "Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object \"clk_divide\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed cycloneii_atoms.v(2751) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult cycloneii_atoms.v(2750) " "Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object \"clk_mult\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed cycloneii_atoms.v(2751) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M cycloneii_atoms.v(2750) " "Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object \"M\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed cycloneii_atoms.v(2751) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2751): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N cycloneii_atoms.v(2750) " "Info (10499): HDL info at cycloneii_atoms.v(2750): see declaration for object \"N\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed cycloneii_atoms.v(2763) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2763): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2763 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle cycloneii_atoms.v(2761) " "Info (10499): HDL info at cycloneii_atoms.v(2761): see declaration for object \"duty_cycle\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2761 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed cycloneii_atoms.v(2764) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2764): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2764 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value cycloneii_atoms.v(2762) " "Info (10499): HDL info at cycloneii_atoms.v(2762): see declaration for object \"output_counter_value\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2762 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed cycloneii_atoms.v(2782) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2782): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2782 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value cycloneii_atoms.v(2781) " "Info (10499): HDL info at cycloneii_atoms.v(2781): see declaration for object \"output_counter_value\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2781 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed cycloneii_atoms.v(2782) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2782): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2782 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle cycloneii_atoms.v(2781) " "Info (10499): HDL info at cycloneii_atoms.v(2781): see declaration for object \"duty_cycle\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2781 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed cycloneii_atoms.v(2797) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2797): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2797 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value cycloneii_atoms.v(2796) " "Info (10499): HDL info at cycloneii_atoms.v(2796): see declaration for object \"output_counter_value\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2796 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed cycloneii_atoms.v(2797) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2797): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2797 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle cycloneii_atoms.v(2796) " "Info (10499): HDL info at cycloneii_atoms.v(2796): see declaration for object \"duty_cycle\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2796 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t1\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t2\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t3\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t4\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t5\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t6\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t7\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t8\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t9\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed cycloneii_atoms.v(2819) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2819): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 cycloneii_atoms.v(2818) " "Info (10499): HDL info at cycloneii_atoms.v(2818): see declaration for object \"t10\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t1\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t2\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t3\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t4\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t5\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t6\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t7\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t8\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t9\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed cycloneii_atoms.v(2868) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2868): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2868 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 cycloneii_atoms.v(2867) " "Info (10499): HDL info at cycloneii_atoms.v(2867): see declaration for object \"t10\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2867 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed cycloneii_atoms.v(2887) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2887): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2887 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase cycloneii_atoms.v(2886) " "Info (10499): HDL info at cycloneii_atoms.v(2886): see declaration for object \"tap_phase\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2886 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed cycloneii_atoms.v(2887) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2887): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2887 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base cycloneii_atoms.v(2886) " "Info (10499): HDL info at cycloneii_atoms.v(2886): see declaration for object \"ph_base\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2886 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed cycloneii_atoms.v(2897) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2897 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase cycloneii_atoms.v(2896) " "Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object \"tap_phase\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2896 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed cycloneii_atoms.v(2897) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2897 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m cycloneii_atoms.v(2896) " "Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object \"m\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2896 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed cycloneii_atoms.v(2897) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2897): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2897 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n cycloneii_atoms.v(2896) " "Info (10499): HDL info at cycloneii_atoms.v(2896): see declaration for object \"n\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2896 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed cycloneii_atoms.v(2912) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2912): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2912 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase cycloneii_atoms.v(2909) " "Info (10499): HDL info at cycloneii_atoms.v(2909): see declaration for object \"tap_phase\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2909 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed cycloneii_atoms.v(2911) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2911): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2911 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m cycloneii_atoms.v(2910) " "Info (10499): HDL info at cycloneii_atoms.v(2910): see declaration for object \"m\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2910 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed cycloneii_atoms.v(2911) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2911): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2911 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n cycloneii_atoms.v(2910) " "Info (10499): HDL info at cycloneii_atoms.v(2910): see declaration for object \"n\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2910 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed cycloneii_atoms.v(2970) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2970): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2970 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift cycloneii_atoms.v(2969) " "Info (10499): HDL info at cycloneii_atoms.v(2969): see declaration for object \"i_phase_shift\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2969 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed cycloneii_atoms.v(2987) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(2987): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2987 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift cycloneii_atoms.v(2986) " "Info (10499): HDL info at cycloneii_atoms.v(2986): see declaration for object \"phase_shift\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 2986 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "msg_code packed cycloneii_atoms.v(3037) " "Warning (10227): Verilog HDL Port Declaration warning at cycloneii_atoms.v(3037): data type declaration for \"msg_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 3037 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "msg_code cycloneii_atoms.v(3036) " "Info (10499): HDL info at cycloneii_atoms.v(3036): see declaration for object \"msg_code\"" {  } { { "cycloneii_atoms.v" "" { Text "C:/modeltech64_10.1c/HW2/cycloneii_atoms.v" 3036 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "div " "Info: Elaborating entity \"div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dbz div.v(20) " "Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable \"dbz\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rem_quo div.v(20) " "Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable \"rem_quo\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift div.v(20) " "Warning (10240): Verilog HDL Always Construct warning at div.v(20): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[0\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[0\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[1\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[1\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[2\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[2\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[3\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[3\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[4\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[4\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[5\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[5\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[6\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[6\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rem_quo\[7\] div.v(26) " "Info (10041): Inferred latch for \"rem_quo\[7\]\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbz div.v(26) " "Info (10041): Inferred latch for \"dbz\" at div.v(26)" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rem_quo\[7\] " "Warning: Latch rem_quo\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA in2\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal in2\[1\]" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dbz VCC " "Warning (13410): Pin \"dbz\" is stuck at VCC" {  } { { "div.v" "" { Text "C:/modeltech64_10.1c/HW2/div.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/modeltech64_10.1c/HW2/div.map.smsg " "Info: Generated suppressed messages file C:/modeltech64_10.1c/HW2/div.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Info: Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Info: Implemented 167 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 16:08:37 2020 " "Info: Processing ended: Mon Apr 13 16:08:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
