/******************************************************************************
 Copyright (c) 2025  Analog Devices Inc.
******************************************************************************/

/**
 * @file         metic_output_groups.c
 * @brief        List of output registers
 * @{
 */

/*=============  I N C L U D E S   =============*/
#include "metic_output_groups.h"
#include "ade9178.h"
#include <stdint.h>

/*============= D E F I N E S =============*/

/** List of POWER registers*/
uint32_t powerRegisters[] = {ADE9178_REG_AWATT, ADE9178_REG_AVA,   ADE9178_REG_BWATT,
                             ADE9178_REG_BVA,   ADE9178_REG_CWATT, ADE9178_REG_CVA};
/** List of Powerfactor registers*/
uint32_t powerFactorRegisters[] = {ADE9178_REG_APF, ADE9178_REG_BPF, ADE9178_REG_CPF};

/** List of Voltage RMS registers*/
uint32_t rmsRegisters[] = {
    ADE9178_REG_AVRMS,         ADE9178_REG_AVRMSONE,      ADE9178_REG_AVRMSHALF,
    ADE9178_REG_AVDIPONE,      ADE9178_REG_AVDIPHALF,     ADE9178_REG_AVSWELLONE,
    ADE9178_REG_AVSWELLHALF,   ADE9178_REG_AIRMS,         ADE9178_REG_AIRMSONE,
    ADE9178_REG_AIRMSHALF,     ADE9178_REG_AIDIPONE,      ADE9178_REG_AIDIPHALF,
    ADE9178_REG_AISWELLONE,    ADE9178_REG_AISWELLHALF,   ADE9178_REG_BVRMS,
    ADE9178_REG_BVRMSONE,      ADE9178_REG_BVRMSHALF,     ADE9178_REG_BVDIPONE,
    ADE9178_REG_BVDIPHALF,     ADE9178_REG_BVSWELLONE,    ADE9178_REG_BVSWELLHALF,
    ADE9178_REG_BIRMS,         ADE9178_REG_BIRMSONE,      ADE9178_REG_BIRMSHALF,
    ADE9178_REG_BIDIPONE,      ADE9178_REG_BIDIPHALF,     ADE9178_REG_BISWELLONE,
    ADE9178_REG_BISWELLHALF,   ADE9178_REG_CVRMS,         ADE9178_REG_CVRMSONE,
    ADE9178_REG_CVRMSHALF,     ADE9178_REG_CVDIPONE,      ADE9178_REG_CVDIPHALF,
    ADE9178_REG_CVSWELLONE,    ADE9178_REG_CVSWELLHALF,   ADE9178_REG_CIRMS,
    ADE9178_REG_CIRMSONE,      ADE9178_REG_CIRMSHALF,     ADE9178_REG_CIDIPONE,
    ADE9178_REG_CIDIPHALF,     ADE9178_REG_CISWELLONE,    ADE9178_REG_CISWELLHALF,
    ADE9178_REG_AUX0RMS,       ADE9178_REG_AUX0RMSONE,    ADE9178_REG_AUX0RMSHALF,
    ADE9178_REG_AUX0DIPONE,    ADE9178_REG_AUX0DIPHALF,   ADE9178_REG_AUX0SWELLONE,
    ADE9178_REG_AUX0SWELLHALF, ADE9178_REG_AUX1RMS,       ADE9178_REG_AUX1RMSONE,
    ADE9178_REG_AUX1RMSHALF,   ADE9178_REG_AUX1DIPONE,    ADE9178_REG_AUX1DIPHALF,
    ADE9178_REG_AUX1SWELLONE,  ADE9178_REG_AUX1SWELLHALF, ADE9178_REG_AUX2RMS,
    ADE9178_REG_AUX2RMSONE,    ADE9178_REG_AUX2RMSHALF,   ADE9178_REG_AUX2DIPONE,
    ADE9178_REG_AUX2DIPHALF,   ADE9178_REG_AUX2SWELLONE,  ADE9178_REG_AUX2SWELLHALF,
    ADE9178_REG_AUX3RMS,       ADE9178_REG_AUX3RMSONE,    ADE9178_REG_AUX3RMSHALF,
    ADE9178_REG_AUX3DIPONE,    ADE9178_REG_AUX3DIPHALF,   ADE9178_REG_AUX3SWELLONE,
    ADE9178_REG_AUX3SWELLHALF, ADE9178_REG_AUX4RMS,       ADE9178_REG_AUX4RMSONE,
    ADE9178_REG_AUX4RMSHALF,   ADE9178_REG_AUX4DIPONE,    ADE9178_REG_AUX4DIPHALF,
    ADE9178_REG_AUX4SWELLONE,  ADE9178_REG_AUX4SWELLHALF, ADE9178_REG_AUX5RMS,
    ADE9178_REG_AUX5RMSONE,    ADE9178_REG_AUX5RMSHALF,   ADE9178_REG_AUX5DIPONE,
    ADE9178_REG_AUX5DIPHALF,   ADE9178_REG_AUX5SWELLONE,  ADE9178_REG_AUX5SWELLHALF,
};

/** List of ENERGY registers*/
uint32_t energyRegisters[] = {
    ADE9178_REG_AWATTHR_POS_LO,    ADE9178_REG_AWATTHR_POS_HI,    ADE9178_REG_AWATTHR_NEG_LO,
    ADE9178_REG_AWATTHR_NEG_HI,    ADE9178_REG_AWATTHR_SIGNED_LO, ADE9178_REG_AWATTHR_SIGNED_HI,
    ADE9178_REG_AVAHR_LO,          ADE9178_REG_AVAHR_HI,          ADE9178_REG_BWATTHR_POS_LO,
    ADE9178_REG_BWATTHR_POS_HI,    ADE9178_REG_BWATTHR_NEG_LO,    ADE9178_REG_BWATTHR_NEG_HI,
    ADE9178_REG_BWATTHR_SIGNED_LO, ADE9178_REG_BWATTHR_SIGNED_HI, ADE9178_REG_BVAHR_LO,
    ADE9178_REG_BVAHR_HI,          ADE9178_REG_CWATTHR_POS_LO,    ADE9178_REG_CWATTHR_POS_HI,
    ADE9178_REG_CWATTHR_NEG_LO,    ADE9178_REG_CWATTHR_NEG_HI,    ADE9178_REG_CWATTHR_SIGNED_LO,
    ADE9178_REG_CWATTHR_SIGNED_HI, ADE9178_REG_CVAHR_LO,          ADE9178_REG_CVAHR_HI};

/** List of PERIOD registers*/
uint32_t periodRegisters[] = {ADE9178_REG_APERIOD, ADE9178_REG_BPERIOD, ADE9178_REG_CPERIOD,
                              ADE9178_REG_COM_PERIOD};
/** List of ANGLE registers*/
uint32_t angleRegisters[] = {
    ADE9178_REG_ANGL_AV_BV, ADE9178_REG_ANGL_BV_CV, ADE9178_REG_ANGL_AV_CV,
    ADE9178_REG_ANGL_AV_AI, ADE9178_REG_ANGL_BV_BI, ADE9178_REG_ANGL_CV_CI,
    ADE9178_REG_ANGL_AI_BI, ADE9178_REG_ANGL_BI_CI, ADE9178_REG_ANGL_AI_CI};

/** List of STATUS registers*/
uint32_t statusRegisters[] = {ADE9178_REG_STATUS0, ADE9178_REG_STATUS1, ADE9178_REG_STATUS2,
                              ADE9178_REG_STATUS3, ADE9178_REG_ERROR_STATUS};

/**
 * @}
 */
