$date
	Mon Mar 31 20:11:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_read $end
$var reg 1 % mem_write $end
$var reg 32 & write_data [31:0] $end
$scope module dut $end
$var wire 32 ' addr [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 32 ( write_data [31:0] $end
$var wire 32 ) read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
bx !
$end
#5000
1#
#10000
b1 !
b1 )
0#
1$
#15000
1#
#20000
bx !
bx )
0#
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
b100 "
b100 '
1%
0$
#25000
1#
#30000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 )
0#
1$
0%
#35000
1#
#40000
0#
