Analysis & Synthesis report for Lab6
Sun Jun 05 18:01:01 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component|altsyncram_vib2:auto_generated
 14. Source assignments for startScreenMem:screenMem_unit|altsyncram:altsyncram_component|altsyncram_90j1:auto_generated
 15. Parameter Settings for User Entity Instance: n8_driver:driver|serial_driver:driver
 16. Parameter Settings for User Entity Instance: loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: startScreenMem:screenMem_unit|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: video_driver:v1
 19. Parameter Settings for User Entity Instance: video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: video_driver:v1|altera_up_avalon_video_vga_timing:video
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "video_driver:v1|altera_up_avalon_video_vga_timing:video"
 23. Port Connectivity Checks: "video_driver:v1|CLOCK25_PLL:c25_gen"
 24. Port Connectivity Checks: "startScreenMem:screenMem_unit"
 25. Port Connectivity Checks: "loadLevel:load_unit"
 26. Port Connectivity Checks: "n8_driver:driver"
 27. Port Connectivity Checks: "clock_divider:cdiv"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 05 18:01:01 2022       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab6                                        ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5050                                        ;
; Total pins                      ; 99                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 24,000                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; Lab6               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.4%      ;
;     Processor 3            ;  31.4%      ;
;     Processor 4            ;  31.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                    ; Library     ;
+------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; serial_driver.sv                               ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/serial_driver.sv                               ;             ;
; n8_driver.sv                                   ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/n8_driver.sv                                   ;             ;
; clock_divider.sv                               ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/clock_divider.sv                               ;             ;
; VGA Buffer/video_driver.sv                     ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv                     ;             ;
; VGA Buffer/DE1_SoC.sv                          ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv                          ;             ;
; VGA Buffer/CLOCK25_PLL.v                       ; yes             ; User Wizard-Generated File       ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v                       ; CLOCK25_PLL ;
; VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v      ; yes             ; User Verilog HDL File            ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v      ; CLOCK25_PLL ;
; VGA Buffer/altera_up_avalon_video_vga_timing.v ; yes             ; User Verilog HDL File            ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/altera_up_avalon_video_vga_timing.v ;             ;
; playerControl.sv                               ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv                               ;             ;
; loadLevel.sv                                   ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel.sv                                   ;             ;
; loadLevel_Control.sv                           ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv                           ;             ;
; gameManger.sv                                  ; yes             ; User SystemVerilog HDL File      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/gameManger.sv                                  ;             ;
; mazeData.mif                                   ; yes             ; User Memory Initialization File  ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeData.mif                                   ;             ;
; mazeMemory.v                                   ; yes             ; User Wizard-Generated File       ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeMemory.v                                   ;             ;
; startScreenData.mif                            ; yes             ; User Memory Initialization File  ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenData.mif                            ;             ;
; startScreenMem.v                               ; yes             ; User Wizard-Generated File       ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenMem.v                               ;             ;
; altsyncram.tdf                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; aglobal170.inc                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                           ;             ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_vib2.tdf                         ; yes             ; Auto-Generated Megafunction      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/db/altsyncram_vib2.tdf                         ;             ;
; db/altsyncram_90j1.tdf                         ; yes             ; Auto-Generated Megafunction      ; E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/db/altsyncram_90j1.tdf                         ;             ;
; altera_pll.v                                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                             ;             ;
+------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 8969           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 8542           ;
;     -- 7 input functions                    ; 978            ;
;     -- 6 input functions                    ; 6839           ;
;     -- 5 input functions                    ; 324            ;
;     -- 4 input functions                    ; 44             ;
;     -- <=3 input functions                  ; 357            ;
;                                             ;                ;
; Dedicated logic registers                   ; 5050           ;
;                                             ;                ;
; I/O pins                                    ; 99             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 24000          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 5031           ;
; Total fan-out                               ; 67877          ;
; Average fan-out                             ; 4.86           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name                       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC                                        ; 8542 (1551)         ; 5050 (20)                 ; 24000             ; 0          ; 99   ; 0            ; |DE1_SoC                                                                                                        ; DE1_SoC                           ; work         ;
;    |clock_divider:cdiv|                         ; 27 (27)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_divider:cdiv                                                                                     ; clock_divider                     ; work         ;
;    |gameManager:manager_unit|                   ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gameManager:manager_unit                                                                               ; gameManager                       ; work         ;
;    |loadLevel:load_unit|                        ; 69 (44)             ; 4807 (4800)               ; 19200             ; 0          ; 0    ; 0            ; |DE1_SoC|loadLevel:load_unit                                                                                    ; loadLevel                         ; work         ;
;       |loadLevel_Control:control_unit|          ; 25 (25)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|loadLevel:load_unit|loadLevel_Control:control_unit                                                     ; loadLevel_Control                 ; work         ;
;       |mazeMemory:mem_unit|                     ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |DE1_SoC|loadLevel:load_unit|mazeMemory:mem_unit                                                                ; mazeMemory                        ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |DE1_SoC|loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component                                ; altsyncram                        ; work         ;
;             |altsyncram_vib2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |DE1_SoC|loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component|altsyncram_vib2:auto_generated ; altsyncram_vib2                   ; work         ;
;    |n8_driver:driver|                           ; 31 (0)              ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|n8_driver:driver                                                                                       ; n8_driver                         ; work         ;
;       |serial_driver:driver|                    ; 31 (31)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|n8_driver:driver|serial_driver:driver                                                                  ; serial_driver                     ; work         ;
;    |playerControl:player_unit|                  ; 6721 (6721)         ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|playerControl:player_unit                                                                              ; playerControl                     ; work         ;
;    |startScreenMem:screenMem_unit|              ; 0 (0)               ; 0 (0)                     ; 4800              ; 0          ; 0    ; 0            ; |DE1_SoC|startScreenMem:screenMem_unit                                                                          ; startScreenMem                    ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 4800              ; 0          ; 0    ; 0            ; |DE1_SoC|startScreenMem:screenMem_unit|altsyncram:altsyncram_component                                          ; altsyncram                        ; work         ;
;          |altsyncram_90j1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4800              ; 0          ; 0    ; 0            ; |DE1_SoC|startScreenMem:screenMem_unit|altsyncram:altsyncram_component|altsyncram_90j1:auto_generated           ; altsyncram_90j1                   ; work         ;
;    |video_driver:v1|                            ; 140 (81)            ; 127 (72)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1                                                                                        ; video_driver                      ; work         ;
;       |CLOCK25_PLL:c25_gen|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen                                                                    ; CLOCK25_PLL                       ; CLOCK25_PLL  ;
;          |CLOCK25_PLL_0002:clock25_pll_inst|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst                                  ; CLOCK25_PLL_0002                  ; CLOCK25_PLL  ;
;             |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i          ; altera_pll                        ; work         ;
;       |altera_up_avalon_video_vga_timing:video| ; 59 (59)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video                                                ; altera_up_avalon_video_vga_timing ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                                              ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+
; loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component|altsyncram_vib2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 240          ; 80           ; 240          ; 80           ; 19200 ; mazeData.mif        ;
; startScreenMem:screenMem_unit|altsyncram:altsyncram_component|altsyncram_90j1:auto_generated|ALTSYNCRAM           ; M10K block ; ROM            ; 60           ; 80           ; --           ; --           ; 4800  ; startScreenData.mif ;
+-------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+-------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------+
; Altera ; ROM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|loadLevel:load_unit|mazeMemory:mem_unit ; mazeMemory.v             ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|startScreenMem:screenMem_unit           ; startScreenMem.v         ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|video_driver:v1|CLOCK25_PLL:c25_gen     ; VGA Buffer/CLOCK25_PLL.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                           ;
+--------------------------------------------------------------+--------------------------------------------------------------+
; gameManager:manager_unit|ps[1..31]                           ; Stuck at GND due to stuck port data_in                       ;
; loadLevel:load_unit|loadLevel_Control:control_unit|ps[2..31] ; Stuck at GND due to stuck port data_in                       ;
; playerControl:player_unit|topBound[0]                        ; Stuck at VCC due to stuck port data_in                       ;
; playerControl:player_unit|botBound[0]                        ; Stuck at GND due to stuck port data_in                       ;
; playerControl:player_unit|leftBound[0]                       ; Stuck at GND due to stuck port data_in                       ;
; playerControl:player_unit|rightBound[0]                      ; Stuck at VCC due to stuck port data_in                       ;
; b[3,6]                                                       ; Merged with b[2]                                             ;
; r[4]                                                         ; Merged with r[0]                                             ;
; video_driver:v1|rout[4]                                      ; Merged with video_driver:v1|rout[0]                          ;
; video_driver:v1|rout[5]                                      ; Merged with video_driver:v1|rout[1]                          ;
; video_driver:v1|rout[3]                                      ; Merged with video_driver:v1|rout[2]                          ;
; video_driver:v1|gout[5]                                      ; Merged with video_driver:v1|gout[0]                          ;
; video_driver:v1|gout[4,6]                                    ; Merged with video_driver:v1|gout[3]                          ;
; video_driver:v1|bout[5]                                      ; Merged with video_driver:v1|bout[0]                          ;
; video_driver:v1|bout[3,6]                                    ; Merged with video_driver:v1|bout[2]                          ;
; video_driver:v1|bout[7]                                      ; Merged with video_driver:v1|bout[4]                          ;
; r[5]                                                         ; Merged with r[1]                                             ;
; r[3]                                                         ; Merged with r[2]                                             ;
; g[5]                                                         ; Merged with g[0]                                             ;
; g[4,6]                                                       ; Merged with g[3]                                             ;
; b[5]                                                         ; Merged with b[0]                                             ;
; b[7]                                                         ; Merged with b[4]                                             ;
; clock_divider:cdiv|divided_clocks[0]                         ; Merged with n8_driver:driver|serial_driver:driver|counter[0] ;
; clock_divider:cdiv|divided_clocks[28..31]                    ; Lost fanout                                                  ;
; Total Number of Removed Registers = 90                       ;                                                              ;
+--------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5050  ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 178   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4899  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|playerControl:player_unit|leftBound[2]                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|playerControl:player_unit|rightBound[2]                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE1_SoC|playerControl:player_unit|rightBound[8]                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|playerControl:player_unit|topBound[2]                                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC|playerControl:player_unit|botBound[2]                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|b[2]                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC|b[4]                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC|r[7]                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |DE1_SoC|g[1]                                                                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 80 LEs               ; 4 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux186                                         ;
; 64:1               ; 2 bits    ; 84 LEs        ; 80 LEs               ; 4 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux247                                         ;
; 64:1               ; 2 bits    ; 84 LEs        ; 80 LEs               ; 4 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux121                                         ;
; 64:1               ; 2 bits    ; 84 LEs        ; 80 LEs               ; 4 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux123                                         ;
; 80:1               ; 60 bits   ; 3180 LEs      ; 3180 LEs             ; 0 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux27                                          ;
; 80:1               ; 60 bits   ; 3180 LEs      ; 3180 LEs             ; 0 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux92                                          ;
; 80:1               ; 60 bits   ; 3180 LEs      ; 3180 LEs             ; 0 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux187                                         ;
; 80:1               ; 60 bits   ; 3180 LEs      ; 3180 LEs             ; 0 LEs                  ; No         ; |DE1_SoC|playerControl:player_unit|Mux159                                         ;
; 3:1                ; 80 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |DE1_SoC|loadLevel:load_unit|currLevel[30][0]                                     ;
; 3:1                ; 80 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |DE1_SoC|loadLevel:load_unit|currLevel[31][0]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video|vga_red[6]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC|loadLevel:load_unit|loadLevel_Control:control_unit|count[4]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video|pixel_counter[9] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|xt[9]                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC|video_driver:v1|yt[3]                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video|line_counter[10] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|x[4]                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|xd[8]                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|y[5]                                                     ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC|video_driver:v1|yd[6]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|video_driver:v1|altera_up_avalon_video_vga_timing:video|vga_blue         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component|altsyncram_vib2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for startScreenMem:screenMem_unit|altsyncram:altsyncram_component|altsyncram_90j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n8_driver:driver|serial_driver:driver ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; BITS           ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                  ;
; WIDTH_A                            ; 80                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 240                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 80                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_B                         ; 240                  ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; mazeData.mif         ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_vib2      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startScreenMem:screenMem_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 80                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 60                   ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; startScreenData.mif  ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_90j1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 640   ; Signed Integer                      ;
; HEIGHT         ; 480   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                     ;
; pll_type                             ; General                ; String                                                                     ;
; pll_subtype                          ; General                ; String                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                             ;
; operation_mode                       ; direct                 ; String                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                             ;
; clock_name_0                         ;                        ; String                                                                     ;
; clock_name_1                         ;                        ; String                                                                     ;
; clock_name_2                         ;                        ; String                                                                     ;
; clock_name_3                         ;                        ; String                                                                     ;
; clock_name_4                         ;                        ; String                                                                     ;
; clock_name_5                         ;                        ; String                                                                     ;
; clock_name_6                         ;                        ; String                                                                     ;
; clock_name_7                         ;                        ; String                                                                     ;
; clock_name_8                         ;                        ; String                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:v1|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+---------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                          ;
+-------------------------+------------+---------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                ;
; PW                      ; 10         ; Signed Integer                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                               ;
; LW                      ; 10         ; Signed Integer                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                               ;
+-------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 80                                                                      ;
;     -- NUMWORDS_A                         ; 240                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 80                                                                      ;
;     -- NUMWORDS_B                         ; 240                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; startScreenMem:screenMem_unit|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 80                                                                      ;
;     -- NUMWORDS_A                         ; 60                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:v1|altera_up_avalon_video_vga_timing:video"                                                  ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[9..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[9..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:v1|CLOCK25_PLL:c25_gen"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "startScreenMem:screenMem_unit"                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (6 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "loadLevel:load_unit"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "n8_driver:driver"        ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; select ; Output ; Info     ; Explicitly unconnected ;
; a      ; Output ; Info     ; Explicitly unconnected ;
; b      ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[26..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[18..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5050                        ;
;     ENA               ; 4658                        ;
;     ENA SCLR          ; 67                          ;
;     ENA SLD           ; 174                         ;
;     SCLR              ; 56                          ;
;     SLD               ; 4                           ;
;     plain             ; 91                          ;
; arriav_io_obuf        ; 3                           ;
; arriav_lcell_comb     ; 8542                        ;
;     arith             ; 204                         ;
;         1 data inputs ; 160                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 2                           ;
;     extend            ; 978                         ;
;         7 data inputs ; 978                         ;
;     normal            ; 7360                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 324                         ;
;         6 data inputs ; 6839                        ;
; boundary_port         ; 99                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 9.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 05 18:00:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10263): Verilog HDL Event Control warning at serial_driver.sv(64): event expression contains "|" or "||" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/serial_driver.sv Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file serial_driver.sv
    Info (12023): Found entity 1: serial_driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/serial_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n8_driver.sv
    Info (12023): Found entity 1: n8_driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/n8_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/clock_divider.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga buffer/video_driver.sv
    Info (12023): Found entity 1: video_driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga buffer/de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll.v
    Info (12023): Found entity 1: CLOCK25_PLL File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll/clock25_pll_0002.v
    Info (12023): Found entity 1: CLOCK25_PLL_0002 File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga buffer/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file playercontrol.sv
    Info (12023): Found entity 1: playerControl File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file loadlevel.sv
    Info (12023): Found entity 1: loadLevel File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel.sv Line: 14
    Info (12023): Found entity 2: loadLevel_testbench File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file loadlevel_control.sv
    Info (12023): Found entity 1: loadLevel_Control File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file gamemanger.sv
    Info (12023): Found entity 1: gameManager File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/gameManger.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mazememory.v
    Info (12023): Found entity 1: mazeMemory File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file startscreenmem.v
    Info (12023): Found entity 1: startScreenMem File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenMem.v Line: 40
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10034): Output port "HEX0" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "HEX1" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "HEX2" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "HEX3" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "HEX4" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "HEX5" at DE1_SoC.sv(24) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
Warning (10034): Output port "LEDR" at DE1_SoC.sv(25) has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 58
Info (12128): Elaborating entity "n8_driver" for hierarchy "n8_driver:driver" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 91
Info (12128): Elaborating entity "serial_driver" for hierarchy "n8_driver:driver|serial_driver:driver" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/n8_driver.sv Line: 26
Warning (10230): Verilog HDL assignment warning at serial_driver.sv(77): truncated value with size 32 to match size of target (15) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/serial_driver.sv Line: 77
Warning (10230): Verilog HDL assignment warning at serial_driver.sv(84): truncated value with size 32 to match size of target (9) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/serial_driver.sv Line: 84
Info (12128): Elaborating entity "playerControl" for hierarchy "playerControl:player_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at playerControl.sv(25): object "inputReg" assigned a value but never read File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 25
Warning (10230): Verilog HDL assignment warning at playerControl.sv(44): truncated value with size 32 to match size of target (9) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 44
Warning (10230): Verilog HDL assignment warning at playerControl.sv(45): truncated value with size 32 to match size of target (9) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 45
Warning (10230): Verilog HDL assignment warning at playerControl.sv(48): truncated value with size 32 to match size of target (9) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 48
Warning (10230): Verilog HDL assignment warning at playerControl.sv(49): truncated value with size 32 to match size of target (9) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 49
Warning (10230): Verilog HDL assignment warning at playerControl.sv(52): truncated value with size 32 to match size of target (10) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 52
Warning (10230): Verilog HDL assignment warning at playerControl.sv(53): truncated value with size 32 to match size of target (10) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 53
Warning (10230): Verilog HDL assignment warning at playerControl.sv(56): truncated value with size 32 to match size of target (10) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 56
Warning (10230): Verilog HDL assignment warning at playerControl.sv(57): truncated value with size 32 to match size of target (10) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/playerControl.sv Line: 57
Info (12128): Elaborating entity "loadLevel" for hierarchy "loadLevel:load_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 97
Info (12128): Elaborating entity "loadLevel_Control" for hierarchy "loadLevel:load_unit|loadLevel_Control:control_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel.sv Line: 29
Warning (10230): Verilog HDL assignment warning at loadLevel_Control.sv(53): truncated value with size 32 to match size of target (5) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv Line: 53
Warning (10230): Verilog HDL assignment warning at loadLevel_Control.sv(59): truncated value with size 32 to match size of target (8) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv Line: 59
Warning (10230): Verilog HDL assignment warning at loadLevel_Control.sv(60): truncated value with size 32 to match size of target (8) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv Line: 60
Warning (10230): Verilog HDL assignment warning at loadLevel_Control.sv(62): truncated value with size 32 to match size of target (6) File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel_Control.sv Line: 62
Info (12128): Elaborating entity "mazeMemory" for hierarchy "loadLevel:load_unit|mazeMemory:mem_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/loadLevel.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeMemory.v Line: 94
Info (12130): Elaborated megafunction instantiation "loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeMemory.v Line: 94
Info (12133): Instantiated megafunction "loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component" with the following parameter: File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/mazeMemory.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mazeData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "240"
    Info (12134): Parameter "numwords_b" = "240"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "80"
    Info (12134): Parameter "width_b" = "80"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vib2.tdf
    Info (12023): Found entity 1: altsyncram_vib2 File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/db/altsyncram_vib2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vib2" for hierarchy "loadLevel:load_unit|mazeMemory:mem_unit|altsyncram:altsyncram_component|altsyncram_vib2:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "startScreenMem" for hierarchy "startScreenMem:screenMem_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "startScreenMem:screenMem_unit|altsyncram:altsyncram_component" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenMem.v Line: 82
Info (12130): Elaborated megafunction instantiation "startScreenMem:screenMem_unit|altsyncram:altsyncram_component" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenMem.v Line: 82
Info (12133): Instantiated megafunction "startScreenMem:screenMem_unit|altsyncram:altsyncram_component" with the following parameter: File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/startScreenMem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "startScreenData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "60"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "80"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90j1.tdf
    Info (12023): Found entity 1: altsyncram_90j1 File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/db/altsyncram_90j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_90j1" for hierarchy "startScreenMem:screenMem_unit|altsyncram:altsyncram_component|altsyncram_90j1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gameManager" for hierarchy "gameManager:manager_unit" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 101
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:v1" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 107
Info (12128): Elaborating entity "CLOCK25_PLL" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv Line: 47
Info (12128): Elaborating entity "CLOCK25_PLL_0002" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "video_driver:v1|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "video_driver:v1|altera_up_avalon_video_vga_timing:video" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/video_driver.sv Line: 147
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "V_GPIO[26]" and its non-tri-state driver. File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 27
    Warning (13035): Inserted always-enabled tri-state buffer between "V_GPIO[27]" and its non-tri-state driver. File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 27
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "V_GPIO[28]" has no driver File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 27
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "V_GPIO[26]~synth" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 27
    Warning (13010): Node "V_GPIO[27]~synth" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 24
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 25
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 29
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 29
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv Line: 30
Info (21057): Implemented 13649 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 13389 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4929 megabytes
    Info: Processing ended: Sun Jun 05 18:01:01 2022
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:53


