s3c_pm_do_save	,	F_32
exynos5_epll_set_rate	,	F_22
parent	,	V_30
PLL46XX_PDIV_MASK	,	V_36
aclk_333	,	V_61
exynos5_clk_vpllsrc	,	V_71
EXYNOS5_CLKGATE_BLOCK	,	V_13
exynos5_clk_ip_gscl_ctrl	,	F_17
enable	,	V_2
tmp	,	V_26
exynos5_clk_aclk_333	,	V_88
exynos5_clks	,	V_100
clk_put	,	F_39
EXYNOS5_CLKGATE_IP_GSCL	,	V_18
EXYNOS5_CLKGATE_IP_ISP0	,	V_19
EXYNOS5_CLKGATE_IP_ISP1	,	V_20
xtal	,	V_57
ARRAY_SIZE	,	F_26
s5p_get_pll36xx	,	F_40
aclk_200	,	V_63
clk	,	V_1
"%s: Invalid Clock EPLL Frequency\n"	,	L_2
aclk_166	,	V_64
clk_fout_apll	,	V_74
EXYNOS5_EPLL_LOCK	,	V_43
"xtal"	,	L_4
clk_set_parent	,	F_41
exynos5_clk_sclk_apll	,	V_96
__func__	,	V_42
EXYNOS5_CLKSRC_MASK_TOP	,	V_3
exynos5_clk_ip_gen_ctrl	,	F_13
"%s: registering clocks\n"	,	L_3
exynos5_clk_aclk_166	,	V_91
clkdev_add_table	,	F_49
pr_err	,	F_24
exynos5_clk_aclk_200	,	V_90
exynos5_clk_ip_core_ctrl	,	F_9
clk_fout_bpll_div2	,	V_78
s3c_register_clocks	,	F_47
exynos5_clk_aclk_66	,	V_92
epll	,	V_54
exynos5_clk_ip_peris_ctrl	,	F_16
exynos5_clksrc_mask_top_ctrl	,	F_1
epll_div	,	V_40
PLL46XX_MDIV_MASK	,	V_34
EXYNOS5_CLKGATE_IP_FSYS	,	V_12
__init_or_cpufreq	,	T_1
mout_cdrex	,	V_59
exynos5_epll_ops	,	V_93
EXYNOS5_CLKSRC_MASK_PERIC0	,	V_7
EXYNOS5_CLKSRC_MASK_PERIC1	,	V_8
EXYNOS5_CLKGATE_IP_GEN	,	V_14
exynos5_clock_save	,	V_48
mpll	,	V_53
exynos5_sclk_tv	,	V_102
EXYNOS5_CLKGATE_IP_CORE	,	V_10
epll_con	,	V_23
EXYNOS5_VPLL_CON0	,	V_72
__raw_writel	,	F_28
exynos5_init_clocks_off	,	V_106
EXYNOS5_VPLL_CON1	,	V_73
exynos5_clock_suspend	,	F_31
exynos5_clk_aclk_acp	,	V_97
__raw_readl	,	F_25
exynos5_clk_cdrex	,	V_86
"ACLK166=%ld, ACLK66=%ld\n"	,	L_10
bpll	,	V_51
exynos5_clksrc_mask_gscl_ctrl	,	F_5
EXYNOS5_CLKGATE_IP_PERIC	,	V_16
exynos5_clk_hdmiphy_ctrl	,	F_20
i	,	V_25
exynos5_clk_ip_isp1_ctrl	,	F_19
epll_rate	,	V_27
clk_fout_vpll	,	V_83
lockcnt	,	V_29
exynos5_clock_resume	,	F_33
"ACLK333=%ld, ACLK266=%ld, ACLK200=%ld\n"	,	L_9
EINVAL	,	V_32
EXYNOS5_CLKGATE_IP_ACP	,	V_9
exynos5_clk_mout_epll	,	V_94
s5p_gatectrl	,	F_2
PLL46XX_PDIV_SHIFT	,	V_37
EXYNOS5_CLKGATE_IP_PERIS	,	V_17
clk_fout_cpll	,	V_79
exynos5_clock_syscore_ops	,	V_108
__init	,	T_2
exynos5_clk_aclk_266	,	V_89
exynos5_clk_block_ctrl	,	F_12
s3c_pm_do_restore_core	,	F_34
exynos5_setup_clocks	,	F_35
exynos5_sysclks	,	V_101
EXYNOS5_CPLL_CON0	,	V_69
s3c24xx_register_clocks	,	F_45
cpll	,	V_52
EXYNOS5_CLKSRC_MASK_GSCL	,	V_6
exynos5_clksrc_mask_peric1_ctrl	,	F_7
EXYNOS5_CLKGATE_IP_DISP1	,	V_11
exynos5_clk_ip_fsys_ctrl	,	F_11
exynos5_clk_pclk_acp	,	V_98
vpllsrc	,	V_56
exynos5_clksrc_cdev	,	V_103
vpll	,	V_55
"EXYNOS5: ARMCLK=%ld, CDREX=%ld, ACLK400=%ld\n"	,	L_8
xtal_clk	,	V_49
exynos5_clk_ip_mfc_ctrl	,	F_14
"%s: xtal is %ld\n"	,	L_5
exynos5_clk_ip_peric_ctrl	,	F_15
exynos5_fout_apll_ops	,	V_76
exynos5_clk_cdev	,	V_105
exynos5_clk_ip_acp_ctrl	,	F_8
S5P_HDMI_PHY_CONTROL	,	V_21
aclk_400	,	V_60
exynos5_clksrcs	,	V_99
s3c_register_clksrc	,	F_46
locktime	,	V_28
exynos5_clksrc_mask_peric0_ctrl	,	F_6
s3c_set_clksrc	,	F_43
PLL46XX_SDIV_SHIFT	,	V_39
"EXYNOS5: PLL settings, A=%ld, B=%ld, C=%ld\n"	,	L_6
exynos5_register_clocks	,	F_44
exynos5_init_clocks_on	,	V_104
clk_get_rate	,	F_23
ops	,	V_75
s3c_pwmclk_init	,	F_51
clk_fout_epll	,	V_82
EXYNOS5_MPLL_CON0	,	V_70
clk_fout_mpll_div2	,	V_81
exynos5_clk_aclk_400	,	V_87
EXYNOS5_BPLL_CON0	,	V_68
name	,	V_95
armclk	,	V_58
s3c_disable_clocks	,	F_48
PLL46XX_MDIV_SHIFT	,	V_35
"Unable to set parent %s of clock %s.\n"	,	L_11
clk_set_rate	,	F_42
exynos5_clk_ip_isp0_ctrl	,	F_18
apll	,	V_50
KERN_INFO	,	V_84
BUG_ON	,	F_37
clk_fout_bpll	,	V_77
printk	,	F_27
clk_fout_mpll	,	V_80
exynos5_fout_apll_get_rate	,	F_29
PLL46XX_SDIV_MASK	,	V_38
aclk_66	,	V_65
EXYNOS5_CLKSRC_MASK_FSYS	,	V_5
clk_ext_xtal_mux	,	V_31
EXYNOS5_CLKGATE_IP_MFC	,	V_15
rate	,	V_22
exynos5_clksrc_mask_fsys_ctrl	,	F_4
epll_con_k	,	V_24
"Invalid Clock : recommended clock is 24MHz.\n"	,	L_1
clk_get	,	F_36
exynos5_clk_armclk	,	V_85
s5p_get_pll35xx	,	F_30
aclk_266	,	V_62
EXYNOS5_APLL_CON0	,	V_47
exynos5_epll_get_rate	,	F_21
xtal_rate	,	V_46
EXYNOS5_CLKSRC_MASK_DISP1_0	,	V_4
ptr	,	V_66
exynos5_clk_lookup	,	V_107
EXYNOS5_EPLL_CON0	,	V_33
"M=%ld, E=%ld V=%ld"	,	L_7
EXYNOS5_EPLL_CON1	,	V_44
EXYNOS5_EPLLCON0_LOCKED_SHIFT	,	V_45
exynos5_clksrc_mask_disp1_0_ctrl	,	F_3
KERN_ERR	,	V_41
exynos5_clk_ip_disp1_ctrl	,	F_10
KERN_DEBUG	,	V_67
register_syscore_ops	,	F_50
IS_ERR	,	F_38
