
---------- Begin Simulation Statistics ----------
final_tick                                79355837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 438599                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664480                       # Number of bytes of host memory used
host_op_rate                                   439460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.00                       # Real time elapsed on the host
host_tick_rate                              348054090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079356                       # Number of seconds simulated
sim_ticks                                 79355837500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.587117                       # CPI: cycles per instruction
system.cpu.discardedOps                        191019                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        26491048                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.630073                       # IPC: instructions per cycle
system.cpu.numCycles                        158711675                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132220627                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       462999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       926629                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            175                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486488                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735595                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104608                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102504                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900029                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51564003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51564003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51565638                       # number of overall hits
system.cpu.dcache.overall_hits::total        51565638                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       479348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         479348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       486134                       # number of overall misses
system.cpu.dcache.overall_misses::total        486134                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15390866500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15390866500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15390866500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15390866500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52043351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52043351                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52051772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52051772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32107.918464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32107.918464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31659.720365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31659.720365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441852                       # number of writebacks
system.cpu.dcache.writebacks::total            441852                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       461205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       461205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       463184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       463184                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13347245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13347245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13505676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13505676000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008862                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008862                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28939.941024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28939.941024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29158.338803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29158.338803                       # average overall mshr miss latency
system.cpu.dcache.replacements                 462672                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40866278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40866278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       228005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        228005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4628612500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4628612500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20300.486831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20300.486831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4269821500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4269821500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18870.971520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18870.971520                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10697725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10697725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       251343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10762254000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10762254000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42818.992373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42818.992373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       234941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       234941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9077424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9077424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38637.036533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38637.036533                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1635                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6786                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.805843                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    158430500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    158430500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80055.836281                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80055.836281                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.772907                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            463184                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.328789                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.772907                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416877968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416877968                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688957                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477215                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026877                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519409                       # number of overall hits
system.cpu.icache.overall_hits::total         7519409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           448                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32673000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7519857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7519857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7519857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7519857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72930.803571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72930.803571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72930.803571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72930.803571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32225000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32225000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32225000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71930.803571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71930.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71930.803571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71930.803571                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7519857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7519857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72930.803571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72930.803571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32225000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32225000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71930.803571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71930.803571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.375111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7519857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16785.395089                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.375111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.893556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15040162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15040162                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  79355837500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               390051                       # number of demand (read+write) hits
system.l2.demand_hits::total                   390202                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 151                       # number of overall hits
system.l2.overall_hits::.cpu.data              390051                       # number of overall hits
system.l2.overall_hits::total                  390202                       # number of overall hits
system.l2.demand_misses::.cpu.inst                297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73133                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73430                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               297                       # number of overall misses
system.l2.overall_misses::.cpu.data             73133                       # number of overall misses
system.l2.overall_misses::total                 73430                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8624910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8654564000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29653500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8624910500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8654564000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           463184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               463632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          463184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              463632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.662946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.157892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158380                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.662946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.157892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158380                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99843.434343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117934.591771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117861.419039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99843.434343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117934.591771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117861.419039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40247                       # number of writebacks
system.l2.writebacks::total                     40247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73424                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7893219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7919759500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7893219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7919759500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.658482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.157883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158367                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.658482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.157883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158367                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89966.101695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107935.559081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107863.362116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89966.101695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107935.559081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107863.362116                       # average overall mshr miss latency
system.l2.replacements                          57128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            179965                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179965                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6832651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6832651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        234941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            234941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.233999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.233999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124284.251310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124284.251310                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6282891000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6282891000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.233999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114284.251310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114284.251310                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.662946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.662946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99843.434343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99843.434343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.658482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89966.101695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89966.101695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        210086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            210086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1792259500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1792259500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       228243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        228243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98709.010299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98709.010299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1610328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1610328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88708.670743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88708.670743                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15840.511558                       # Cycle average of tags in use
system.l2.tags.total_refs                      926504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.603439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.551065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.603620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15734.356872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15309                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59370152                       # Number of tag accesses
system.l2.tags.data_accesses                 59370152                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    160988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    292516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015078768250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9859                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9859                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293696                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160988                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293696                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160988                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.781925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.475039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.298993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9851     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9859                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9058     91.88%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.08%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      0.30%     92.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.08%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              689      6.99%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.50%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9859                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18796544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10303232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    236.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73670060500                       # Total gap between requests
system.mem_ctrls.avgGap                     648098.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        75520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18721024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10301504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 951662.818756087101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 235912373.806148797274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129814066.923558086157                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       292516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       160988                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48545000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  16771747250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1708350378250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     41139.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57336.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10611662.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        75520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18721024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18796544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        75520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        75520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10303232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10303232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        73129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          73424                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        40247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         40247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       951663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    235912374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        236864037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       951663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       951663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129835842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129835842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129835842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       951663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    235912374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       366699879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               293696                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              160961                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        18480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9980                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11313492250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1468480000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16820292250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38521.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57271.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              264906                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             143796                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   633.185682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   522.973672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   342.328882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          793      1.73%      1.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          866      1.88%      3.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14969     32.57%     36.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1139      2.48%     38.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5705     12.41%     51.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1498      3.26%     54.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3484      7.58%     61.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          435      0.95%     62.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17066     37.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18796544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10301504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.864037                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.814067                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       164941140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        87668295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1051379280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     422820000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6263796240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  11438241870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20840437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40269284745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.452079                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54040248250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2649660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  22665929250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       163177560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        86730930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1045610160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     417396420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6263796240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  11404776030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20868619680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40250107020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.210412                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54116163250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2649660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22590014250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40247                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16706                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18448                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       203801                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 203801                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29099776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29099776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73424                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           793738000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1276774750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            228691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       482099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           234941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          234941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       228243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1389040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1390261                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       197888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    231689216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              231887104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           57128                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10303232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           520760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000568                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 520464     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    296      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             520760                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79355837500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2232022500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2016998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2084329996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
