{"vcs1":{"timestamp_begin":1681601480.076999077, "rt":0.72, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681601480.831492233, "rt":0.91, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681601481.762717519, "rt":0.75, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681601479.794298126}
{"VCS_COMP_START_TIME": 1681601479.794298126}
{"VCS_COMP_END_TIME": 1681601483.210830995}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 238988}}
