// Seed: 3325010829
module module_0 (
    input logic id_1,
    output logic id_2,
    input logic id_3,
    output id_4
);
  always @(1'b0 or posedge id_4) begin
    id_3 = 1;
  end
endmodule
