<h1 id="Design/VerificationStatus07/18/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Wr Bandwidth done </li><li>Partial read --&gt; need to increase op que depth</li><li>pipe stage changes done.  </li><li>OTT limit changes are already done.  </li></ul></li><li>Verification<br/><ul><li>Run TT debug test case, include in random regressions  </li><li>2.2 Regression pass rate 99.71%<ul><li>Samsung config fail</li></ul></li><li>Oski assertion integration in progress Done!</li><li>Xprop regressions.<ul><li>no new failures seen</li></ul></li><li>OTT limit verification pending   </li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>dynamic OTT changes done</li><li>pipe stage parameter name change done  </li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 98.60%<br/><ul><li>Isolation mode failures. Have not been fixed.</li><li>Samsung config fail </li><li>Heart beat failures</li></ul></li><li>OTT limit verification in progress</li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-LLC:">LLC:</h1><ul><li>RTL<ul><li>Getting started Micro Arch </li></ul></li><li>Verification<ul><li>N/A</li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>Unoptflat 1 bug pending</li></ul></li><li>Verification<br/><ul><li>CCP SB integration done</li><li>2.2 regression pass rate 95.95%</li><li>enable Xprop  </li><li>Oski assertion integration pending, Oski fix needed. </li><li>un-initialized CCP test case </li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>unit level connections are done. Check in still pending <ul><li>6 DMI failures  </li></ul></li></ul></li><li>Verification<ul><li>ECC block verification in progress</li><li>Delay changes at block level verified. system level pending.</li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Branch merge is in with ECC changes <ul><li>Fatal lint errors need to be fixed</li><li>Maintenance read write test  </li><li>File 2 documentation and one RTL bug regarding way block</li><li>Clean up the ECC table when SF is enabled and disabled</li></ul></li><li>DCE JIRA clean up fro top level port </li><li>Tag filter ECC celan up fix   </li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 99.2%<ul><li>3 signatures for power test</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>DIN parameter issue fixed</li><li>OpQ depth issue for reads </li></ul></li><li>Verification<ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus07/18/2017-System">System</h1><ul><li>RTL<br/><ul><li>DCE data width clean up</li><li>Resiliency wiring done check in in progress </li><li>Synthesis <ul><li>working on standalone synthesis automation for 3.0</li><li>need to run for 2.2</li></ul></li></ul></li><li>Verification<ul><li>2.2 Regressions <ul><li>Fsys - 31.25%<ul><li>codgen related RTL generation issues </li></ul></li><li>Psys - 54.93%<ul><li>codegen update issues </li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul>