
*** Running vivado
    with args -log die_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source die_rom.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source die_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 318.777 ; gain = 80.543
INFO: [Synth 8-638] synthesizing module 'die_rom' [e:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/die_rom/synth/die_rom.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'die_rom' (11#1) [e:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/die_rom/synth/die_rom.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 00:02:55 . Memory (MB): peak = 525.289 ; gain = 287.055
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 525.289 ; gain = 287.055
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 670.875 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:01 ; elapsed = 00:03:25 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:01 ; elapsed = 00:03:25 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:25 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:02 ; elapsed = 00:03:27 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:30 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:57 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:03:57 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:57 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished IO Insertion : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Renaming Generated Ports : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Handling Custom Attributes : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
Finished Renaming Generated Nets : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT2        |     1|
|2     |LUT3        |     1|
|3     |LUT4        |     2|
|4     |LUT5        |    30|
|5     |LUT6        |    18|
|6     |RAMB18E1    |     1|
|7     |RAMB18E1_1  |     1|
|8     |RAMB36E1    |     1|
|9     |RAMB36E1_1  |     1|
|10    |RAMB36E1_10 |     1|
|11    |RAMB36E1_2  |     1|
|12    |RAMB36E1_3  |     3|
|13    |RAMB36E1_4  |     1|
|14    |RAMB36E1_5  |     1|
|15    |RAMB36E1_6  |     1|
|16    |RAMB36E1_7  |     1|
|17    |RAMB36E1_8  |     1|
|18    |RAMB36E1_9  |     1|
|19    |FDRE        |     8|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 670.875 ; gain = 432.641
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:04:06 . Memory (MB): peak = 670.875 ; gain = 433.266
