// Seed: 1351985987
module module_0 ();
  id_1(
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1'b0 ? id_2 : id_2),
      .id_3(1),
      .id_4(1),
      .id_5(""),
      .id_6(-1),
      .id_7(1),
      .id_8(id_2),
      .id_9(1'b0),
      .id_10(id_2),
      .id_11(id_3 - 1),
      .id_12(-1),
      .id_13(id_2.id_3),
      .id_14(-1),
      .id_15(id_3),
      .id_16(id_2 != (id_2)),
      .id_17(),
      .id_18(id_2)
  );
  wire id_4;
  initial assert (-1'b0) id_2 <= id_2;
  wire id_5;
  assign id_2 = -1'b0;
  assign id_3 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    output uwire id_3
);
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
