// Seed: 747183491
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  id_4 :
  assert property (@(posedge $display(1, {1}, id_2, id_4) << 1) id_4);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2
    , id_17,
    output tri id_3,
    output logic id_4,
    output tri0 id_5,
    input wor id_6,
    input tri id_7,
    input uwire id_8,
    output wor id_9,
    input tri1 id_10,
    output uwire id_11,
    input logic id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15
);
  wire id_18, id_19;
  always id_17[1 : 1] <= id_15 - id_8;
  module_0(
      id_19, id_19
  );
  initial
    #1 begin
      id_4 <= id_12;
    end
endmodule
