/*
 * Copyright (c) 2014-2015, TAKAHASHI Tomohiro (TTRFTECH) edy555@gmail.com
 * All rights reserved.
 *
 * This is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 3, or (at your option)
 * any later version.
 *
 * The software is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with GNU Radio; see the file COPYING.  If not, write to
 * the Free Software Foundation, Inc., 51 Franklin Street,
 * Boston, MA 02110-1301, USA.
 */
#include "ch.h"
#include "hal.h"
#include "nanovna.h"
#include <stdio.h> 
#include <string.h> 

#ifdef NANOVNA_F303
#include "adc_F303.h"

#define ADC_SMPR_SMP_TIME           ADC_SMPR_SMP_61P5
#define ADC_GRP_NUM_CHANNELS_VBAT   3
#define ADC_GRP_BUF_DEPTH_VBAT      2
static adcsample_t samplesVBAT[ADC_GRP_NUM_CHANNELS_VBAT*ADC_GRP_BUF_DEPTH_VBAT];
static adcsample_t samples[2];

static const ADCConversionGroup adcgrpcfgVBAT = {
  FALSE,
  ADC_GRP_NUM_CHANNELS_VBAT,
  NULL,
  NULL,
  //  ADC_CFGR_CONT | ADC_CFGR1_RES_12BIT,  /* CFGR1 */
  ADC_CFGR_CONT | ADC_CFGR1_RES_12BIT,       /* CFGR1 */
  ADC_TR(0, 4095),              /* TR */
  {0,
   ADC_SMPR2_SMP_AN16(ADC_SMPR_SMP_TIME) | ADC_SMPR2_SMP_AN17(ADC_SMPR_SMP_TIME) | ADC_SMPR2_SMP_AN18(ADC_SMPR_SMP_TIME)},                        /* SMPR */
  {ADC_SQR1_SQ1_N(ADC_CHANNEL_IN17) | ADC_SQR1_SQ2_N(ADC_CHANNEL_IN18)
   | ADC_SQR1_SQ3_N(ADC_CHANNEL_IN16) ,
   0,0,0}                       /* CHSELR */
};

adcerrorcallback_t adcerrorcallback(ADCDriver *adcp, adcerror_t err);

#define ADC_GRP_NUM_CHANNELS_TOUCH  1
#define ADC_GRP_BUF_DEPTH_TOUCH     1
static adcsample_t samplesTouch[ADC_GRP_NUM_CHANNELS_TOUCH*ADC_GRP_BUF_DEPTH_TOUCH];

static ADCConversionGroup adcgrpcfgTouch = {
  TRUE,
  ADC_GRP_NUM_CHANNELS_TOUCH,
  NULL,                         /* adccallback_touch */
  adcerrorcallback,             /* adcerrorcallback_touch */
                                /* CFGR    */
  ADC_CFGR_EXTEN_0     // rising edge of external trigger
  | ADC_CFGR_EXTSEL_2  // TIM3_TRGO
  | ADC_CFGR_AWD1EN
  ,
  ADC_TR(0, TOUCH_THRESHOLD),   /* TR1     */
  {ADC_SMPR1_SMP_AN3(ADC_SMPR_SMP_TIME) | ADC_SMPR1_SMP_AN4(ADC_SMPR_SMP_TIME),
   0},                        /* SMPR[2] */
  {                             /* SQR[4]  */
    ADC_SQR1_SQ1_N(ADC_CHANNEL_IN3) ,
    0,
    0,
    0
  }
};

static volatile ADCConversionGroup adcgrpcfgXY = {
  FALSE,
  1,
  NULL,                         /*adccallback_touch */
  NULL,                         /* adcerrorcallback_touch */
  ADC_CFGR1_RES_12BIT,          /* CFGR */
  ADC_TR(0, 0),                 /* TR1     */
  {ADC_SMPR1_SMP_AN3(ADC_SMPR_SMP_TIME) | ADC_SMPR1_SMP_AN4(ADC_SMPR_SMP_TIME),
   0},                        /* SMPR[2] */
  {                             /* SQR[4]  */
    ADC_SQR1_SQ1_N(ADC_CHANNEL_IN3) ,
    0,
    0,
    0
  }
};

#else
#define ADC_TR(low, high)               (((uint32_t)(high) << 16U) |        \
                                         (uint32_t)(low))
#define ADC_SMPR_SMP_1P5        0U  /**< @brief 14 cycles conversion time   */
#define ADC_SMPR_SMP_239P5      7U  /**< @brief 252 cycles conversion time. */ 
#define ADC_CFGR1_RES_12BIT             (0U << 3U)
#endif

void adc_init(void)
{
#ifdef NANOVNA_F303
  adcStart(&ADCD2, NULL);
  adcStart(&ADCD1, NULL);
  #ifdef F303_ADC_VREF_ALWAYS_ON
  adcSTM32EnableVBAT(&ADCD1);
  adcSTM32EnableVREF(&ADCD1);
  adcSTM32EnableTS(&ADCD1);
  #endif
#else
  rccEnableADC1(FALSE);

  /* Ensure flag states */
  ADC1->IER = 0;

  /* Calibration procedure.*/
  ADC->CCR = 0;
  if (ADC1->CR & ADC_CR_ADEN) {
      ADC1->CR |= ~ADC_CR_ADDIS; /* Disable ADC */
  }
  while (ADC1->CR & ADC_CR_ADEN)
    ;
  ADC1->CFGR1 &= ~ADC_CFGR1_DMAEN;
  ADC1->CR |= ADC_CR_ADCAL;
  while (ADC1->CR & ADC_CR_ADCAL)
    ;

  if (ADC1->ISR & ADC_ISR_ADRDY) {
      ADC1->ISR |= ADC_ISR_ADRDY; /* clear ADRDY */
  }
  /* Enable ADC */
  ADC1->CR |= ADC_CR_ADEN;
  while (!(ADC1->ISR & ADC_ISR_ADRDY))
    ;
#endif
}

uint16_t adc_single_read(ADC_TypeDef *adc, uint32_t chsel)
{
  /* ADC setup */
#ifdef NANOVNA_F303
  //adcStart(&ADCD2, NULL);
  adcgrpcfgXY.sqr[0] = ADC_SQR1_SQ1_N(chsel);
  adcConvert(&ADCD2, &adcgrpcfgXY, samples, 1);
  //adcStop(&ADCD2);
  return(samples[0]); 
#else
  adc->ISR    = adc->ISR;
  adc->IER    = 0;
  adc->TR     = ADC_TR(0, 0);
  adc->SMPR   = ADC_SMPR_SMP_239P5;
  adc->CFGR1  = ADC_CFGR1_RES_12BIT;
  adc->CHSELR = chsel;

  /* ADC conversion start.*/
  adc->CR |= ADC_CR_ADSTART;

  while (adc->CR & ADC_CR_ADSTART)
    ;

  return adc->DR;
#endif  
}

int16_t adc_vbat_read(ADC_TypeDef *adc)
{
#define ADC_FULL_SCALE  3300
  uint16_t VREFINT_CAL = (*((uint16_t*)0x1FFFF7BA));
  const uint16_t V25 = 1750;// when V25=1.41V at ref 3.3V
  const uint16_t Avg_Slope = 5; //when avg_slope=4.3mV/C at ref 3.3V
  uint16_t temperature_cal1 = *((uint16_t*) ((uint32_t)0x1FFFF7B8U));
                            /* Internal temperature sensor, address of parameter TS_CAL1: On STM32F3, 
                               temperature sensor ADC raw data acquired at temperature  25 DegC (tolerance: +-5 DegC), 
                               Vref+ = 3.3 V (tolerance: +-10 mV). */
  uint16_t temperature_cal2 = *((uint16_t*) ((uint32_t)0x1FFFF7C2U));
                            /* Internal temperature sensor, address of parameter TS_CAL2: On STM32F3,
                               temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC),
                               Vref+ = 3.3 V (tolerance: +-10 mV). */
  float avg_slope = ((float)(temperature_cal1 - temperature_cal2))/(110-25);
  
  float vbat = 0;
  float vrefint = 0;
  float ts = 0;
#ifdef NANOVNA_F303
 #ifndef F303_ADC_VREF_ALWAYS_ON
  adcSTM32EnableVBAT(&ADCD1);
  adcSTM32EnableVREF(&ADCD1);
  adcSTM32EnableTS(&ADCD1);
  adcConvert(&ADCD1, &adcgrpcfgVBAT, samplesVBAT,  ADC_GRP_BUF_DEPTH_VBAT);
  adcSTM32DisableVBAT(&ADCD1);
  adcSTM32DisableVREF(&ADCD1);
  adcSTM32DisableTS(&ADCD1);
 #else
  adcConvert(&ADCD1, &adcgrpcfgVBAT, samplesVBAT,  ADC_GRP_BUF_DEPTH_VBAT);
 #endif
  vbat = samplesVBAT[0];
  vrefint = samplesVBAT[1];
  ts = samplesVBAT[2]; 
  uint16_t vts = (ADC_FULL_SCALE * VREFINT_CAL * ts / (vrefint * ((1<<12)-1)));
  uint16_t TemperatureC2 = (uint16_t)((V25-ts)/Avg_Slope+25);
  uint16_t TemperatureC = (uint16_t)((V25-ts)/avg_slope+25);
#else
  ADC->CCR |= ADC_CCR_VREFEN | ADC_CCR_VBATEN;
  // VREFINT == ADC_IN17
  vrefint = adc_single_read(adc, ADC_CHSELR_VREFINT);
  // VBAT == ADC_IN18
  // VBATEN enables resister divider circuit. It consumes vbat power.
  vbat = adc_single_read(adc, ADC_CHSELR_VBAT);
  ADC->CCR &= ~(ADC_CCR_VREFEN | ADC_CCR_VBATEN);
#endif
  uint16_t vbat_raw = (ADC_FULL_SCALE * VREFINT_CAL * vbat * 2 / (vrefint * ((1<<12)-1)));
  if (vbat_raw < 100) {
    // maybe D2 is not installed
    return -1;
  }	
  return vbat_raw + config.vbat_offset;
}

void adc_start_analog_watchdogd(ADC_TypeDef *adc, uint32_t chsel)
{
  uint32_t cfgr1;

#ifdef NANOVNA_F303
  if ((ADCD2.state == ADC_STOP) || (ADCD2.state == ADC_READY)) {
    adcStart(&ADCD2, NULL);
  }
  if (ADCD2.state == ADC_ACTIVE) {
    return;
    //adcStopConversion(&ADCD2);
  }
  adcgrpcfgTouch.sqr[0] = ADC_SQR1_SQ1_N(chsel);
  ADC2->CFGR  &= ~ADC_CFGR_DMAEN; // No need to do DMA
  adcStartConversion(&ADCD2, &adcgrpcfgTouch, samplesTouch, ADC_GRP_BUF_DEPTH_TOUCH);
#else
  cfgr1 = ADC_CFGR1_RES_12BIT | ADC_CFGR1_AWDEN
    | ADC_CFGR1_EXTEN_0 // rising edge of external trigger
    | ADC_CFGR1_EXTSEL_0 | ADC_CFGR1_EXTSEL_1; // TRG3  , /* CFGR1 */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  adc->ISR    = adc->ISR;
  adc->IER    = ADC_IER_AWDIE;
  adc->TR     = ADC_TR(0, TOUCH_THRESHOLD);
  adc->SMPR   = ADC_SMPR_SMP_1P5;
  adc->CHSELR = chsel;

  /* ADC configuration and start.*/
  adc->CFGR1  = cfgr1;

  /* ADC conversion start.*/
  adc->CR |= ADC_CR_ADSTART;
#endif
}

void adc_stop(ADC_TypeDef *adc)
{
#ifdef NANOVNA_F303
  adcStopConversion(&ADCD2);
#else
  if (adc->CR & ADC_CR_ADEN) {
    if (adc->CR & ADC_CR_ADSTART) {
      adc->CR |= ADC_CR_ADSTP;
      while (adc->CR & ADC_CR_ADSTP)
        ;
    }

    /*    adc->CR |= ADC_CR_ADDIS;
    while (adc->CR & ADC_CR_ADDIS)
    ;*/
  }
#endif
}

adcerrorcallback_t adcerrorcallback(ADCDriver *adcp, adcerror_t err)
{
  (void)adcp;
  if (err == ADC_ERR_AWD1) {
    /* Analog watchdog1 error.*/
    handle_touch_interrupt();
  }
  return(NULL);
}

void adc_interrupt(ADC_TypeDef *adc)
{
 #ifdef NANOVNA_F303
  uint32_t isr = ADC2->ISR;
  
  ADC2->ISR = isr;
  if (isr & ADC_ISR_OVR) {
    /* ADC overflow condition, this could happen only if the DMA is unable
       to read data fast enough.*/
  }
  if (isr & ADC_ISR_AWD1) {
    /* Analog watchdog error.*/
    handle_touch_interrupt();
  }
 #else
  uint32_t isr = adc->ISR;
  adc->ISR = isr;

  if (isr & ADC_ISR_OVR) {
    /* ADC overflow condition, this could happen only if the DMA is unable
       to read data fast enough.*/
    
  }
  if (isr & ADC_ISR_AWD) {
    /* Analog watchdog error.*/
    handle_touch_interrupt();
  }
 #endif
}

#if 0
OSAL_IRQ_HANDLER(STM32_ADC1_HANDLER)
{
  OSAL_IRQ_PROLOGUE();

  adc_interrupt(ADC1);

  OSAL_IRQ_EPILOGUE();
}
#endif
