Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct 26 03:17:43 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 my_recorder/add_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_recorder/add_a_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.750ns (46.523%)  route 3.161ns (53.477%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 8.537 - 10.173 ) 
    Source Clock Delay      (SCD):    -1.043ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=203, estimated)      1.547    -1.043    my_recorder/clk_out
    SLICE_X47Y63         FDRE                                         r  my_recorder/add_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.587 r  my_recorder/add_a_reg[1]/Q
                         net (fo=25, estimated)       0.899     0.312    my_recorder/add_a_reg[1]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.968 r  my_recorder/add_a1_inferred__0/i__carry/CO[3]
                         net (fo=1, estimated)        0.000     0.968    my_recorder/add_a1_inferred__0/i__carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.082 r  my_recorder/add_a1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, estimated)        0.000     1.082    my_recorder/add_a1_inferred__0/i__carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.416 r  my_recorder/add_a1_inferred__0/i__carry__1/O[1]
                         net (fo=1, estimated)        0.914     2.330    my_recorder/add_a1[10]
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.303     2.633 r  my_recorder/i__carry_i_1/O
                         net (fo=1, routed)           0.000     2.633    my_recorder/i__carry_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.034 r  my_recorder/add_a0_inferred__2/i__carry/CO[3]
                         net (fo=1, estimated)        0.000     3.034    my_recorder/add_a0_inferred__2/i__carry_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.191 r  my_recorder/add_a0_inferred__2/i__carry__0/CO[1]
                         net (fo=1, estimated)        0.670     3.861    my_recorder/add_a0_inferred__2/i__carry__0_n_2
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.329     4.190 r  my_recorder/add_a[0]_i_1/O
                         net (fo=16, estimated)       0.678     4.868    my_recorder/add_a[0]_i_1_n_0
    SLICE_X47Y66         FDRE                                         r  my_recorder/add_a_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=203, estimated)      1.427     8.537    my_recorder/clk_out
    SLICE_X47Y66         FDRE                                         r  my_recorder/add_a_reg[12]/C
                         clock pessimism              0.568     9.104    
                         clock uncertainty           -0.107     8.997    
    SLICE_X47Y66         FDRE (Setup_fdre_C_R)       -0.429     8.568    my_recorder/add_a_reg[12]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  3.700    




