// Seed: 3370421849
module module_0 (
    input wor id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12
);
  wire id_14;
  wire id_15;
  function id_16(input id_17);
    `define pp_18 0
  endfunction
  tri1 id_19 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri1 id_10
);
  always @(posedge 1'd0) begin
    wait (1);
  end
  module_0(
      id_2, id_8, id_7, id_8, id_8, id_2, id_10, id_8, id_3, id_8, id_10, id_9, id_6
  );
endmodule
