<?xml version="1.0" encoding="UTF-8"?>
<device>
  <peripheral>
    <name>dbb_rx</name>
    <description>PAN2G RX Config</description>
    <baseAddress>TODO-base</baseAddress>
    <size>16</size>
    <registers>
      <register>
        <name>rx_info_version</name>
        <description>version</description>
        <addressOffset>0x0000</addressOffset>
        <fields>
          <field>
            <name>minor</name>
            <description>Version minor part</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>major</name>
            <description>Version major part</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_general_standard</name>
        <description>Standard: 1 = Zigbee (15.4), 2 = BAN (15.6),  3 = Bluetooth Low Energy (BTLE)</description>
        <addressOffset>0x0004</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>standard</name>
            <description>Wireless standard to use.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>zigbee</name>
                <description>Zigbee (15.4).</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ban</name>
                <description>BAN (15.6).</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>BTLE</name>
                <description>Bluetooth Low Energy (BTLE).</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_general_control</name>
        <description>control</description>
        <addressOffset>0x0006</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>agc_enable</name>
            <description>Enable automatic gain control</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>reserved</name>
            <description>reserved for future use</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>phy_enable</name>
            <description>Enable BB PHY layer</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>dl_enable</name>
            <description>Enable BB datalink</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>ph_mg_est_enable</name>
            <description>Enable phase magnitude estimator</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>cfo_hpf_enable</name>
            <description>Enable CFO high pass filter (only works when phase magnitude estimator is enabled)</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>btle_lngrng_en</name>
            <description>If the PHY is configuted for BTLE use this bit to setup the phy in BTLE long range mode</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>disable_timing_sync</name>
            <description>If high then the timingsync algorithem is disabled</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>encryption_enable</name>
            <description>enables encryption</description>
            <bitOffset>8</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_general_control</name>
        <description>control</description>
        <addressOffset>0x0008</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>sync_after_sig_detect</name>
            <description>Start timing sync and frame sync after signal is detected</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>start_cca</name>
            <description>Start clear channel assessment</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>cont_sync</name>
            <description>Continuous timing synchronization: 0 = Timing synchronization till PLD , 1 = Continuous timing synchronization during PLD</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>until_pld</name>
                <description>Timing synchronization till PLD.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>during_pld</name>
                <description>Continuous timing synchronization during PLD.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_general_agc_freeze_timer</name>
        <description>Set the amount of PHY clockcycles after signal detect after which the AGC gain control will be frozen </description>
        <addressOffset>0x000a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_general_sig_detect_init_timer</name>
        <description>After activating the RX phy the agc and frondend are allowed sig_detect_init_timer clock ticks to settle at the initial gain of the AGC befor the signal detect logic is activated. This is required to prevent false signal detection. This feature is disabled if this register is set to 0</description>
        <addressOffset>0x000c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_general_sig_detect_rst_timer</name>
        <description>After the AGC has switched without a signal detect beiing high then after sig_detect_rst_timer clock ticks and still nog signal detect the signal detect logic is reset. This allows the signal detect logic to "learn" the new noise level of the new gain and prevent false triggering. This feature is disabled if this register is set to 0</description>
        <addressOffset>0x000e</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_general_ddc_rst_timer</name>
        <description>Reset the DDC filter is there is no signal detect within the set amount of clk cycles to prevent leaning the wrong DC offset level due to interference; when set to 0 no rst is generated</description>
        <addressOffset>0x0010</addressOffset>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_alpha_start[%s]</name>
        <description>Dynamic DC offset compensation alpha start values (one value for each gain step)</description>
        <addressOffset>0x0014</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_alpha_stop[%s]</name>
        <description>Dynamic DC offset compensation alpha stop values (one value for each gain step)</description>
        <addressOffset>0x0024</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_alpha_step[%s]</name>
        <description>Dynamic DC offset compensation alpha step values (one value for each gain step)</description>
        <addressOffset>0x0034</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_beta[%s]</name>
        <description>Dynamic DC offset compensation Beta values (one value for each gain step)</description>
        <addressOffset>0x0044</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_ddc_rst_tmr</name>
        <description>Setpoint for the filter reset delay; After the agc_enc is ready with writting new AFE settings wait i_cgf_rst_tmr clk cycles and reset the DDC filter</description>
        <addressOffset>0x0054</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_offs_i[%s]</name>
        <description>Signed value that will be added to the I channel befor the DC offset filter to allow manual correction of the DC offset, one value per AGC gain step</description>
        <addressOffset>0x0056</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>8</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_ddc_offs_q[%s]</name>
        <description>Signed value that will be added to the Q channel befor the DC offset filter to allow manual correction of the DC offset, one value per AGC gain step</description>
        <addressOffset>0x0066</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_overwr</name>
        <description>overwr</description>
        <addressOffset>0x0078</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>wr_gain</name>
            <description>Change gain to fixed value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>new_gain</name>
            <description>Gain level used when gain is fixed</description>
            <bitOffset>1</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_agc5_gain</name>
        <description>gain</description>
        <addressOffset>0x007a</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>init</name>
            <description>Gain index used at beginning of procedure</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>min</name>
            <description>Minimum gain index</description>
            <bitOffset>3</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>max</name>
            <description>Maximum gain index</description>
            <bitOffset>6</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>index</name>
            <description>Gain index readout for debug purposes</description>
            <bitOffset>9</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_agc5_thresh7upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x007c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh7lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x007e</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh6upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0080</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh6lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0082</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh5upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0084</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh5lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0086</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh4upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0088</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh4lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x008a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh3upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x008c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh3lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x008e</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh2upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0090</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh2lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0092</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh1upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0094</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh1lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0096</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh0upper</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x0098</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_thresh0lower</name>
        <description>Gain is increased/decreased when samples are above/below this threshold</description>
        <addressOffset>0x009a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_agc5_row_upper</name>
        <description>row_upper</description>
        <addressOffset>0x009c</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>le</name>
            <description>specifies if gain is incremented when samples are larger-or-equal to this threshold (smaller otherwise)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>incr</name>
            <description>specifies the increment value (signed - can be used to increase and decrease)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>blk</name>
            <description>Specifies the number of blocks the threshold has to be reached before the gain is changed.  </description>
            <bitOffset>5</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_agc5_row_lower</name>
        <description>row_lower</description>
        <addressOffset>0x009e</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>le</name>
            <description>specifies if gain is incremented when samples are larger-or-equal to this threshold (smaller otherwise)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>incr</name>
            <description>specifies the increment value (signed - can be used to increase and decrease)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>blk</name>
            <description>Specifies the number of blocks the threshold has to be reached before the gain is changed.  </description>
            <bitOffset>5</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_agc5_cntr</name>
        <description>cntr</description>
        <addressOffset>0x00a0</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>stable</name>
            <description>Number of samples in a block and also number valid samples before gain is considered stable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>valid</name>
            <description>Number of samples needed after a gain change before samples are considered valid</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_agc5_offs_init</name>
        <description>offs_init</description>
        <addressOffset>0x00a2</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>start</name>
            <description>Initialize offset table</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>done</name>
            <description>Offset table has been initialized.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <dim>10</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_phsmagest_filter_coeff[%s]</name>
        <description>Filter to open the phase magniture output eye *signed*.</description>
        <addressOffset>0x00a4</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_phsmagest_scaling_factor</name>
        <description>Scalingfactor for the eye opening filter</description>
        <addressOffset>0x00b8</addressOffset>
      </register>
      <register>
        <dim>16</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_filters_coefficients[%s]</name>
        <description>Filter coefficients *signed*.</description>
        <addressOffset>0x00bc</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_filters_settings</name>
        <description>settings</description>
        <addressOffset>0x00dc</addressOffset>
        <fields>
          <field>
            <name>skip_mux_sel</name>
            <description>Filter length selection. When bit x is 1, data is input after 3x taps, effectively bypassing them.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
          <field>
            <name>scaling_factor</name>
            <description>Number of bits that filter output must be shifted right</description>
            <bitOffset>6</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_rssi_settings</name>
        <description>settings</description>
        <addressOffset>0x00e0</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>num_calc</name>
            <description>Number of consecutive RSSI calculations</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>pow_two_samples</name>
            <description>Number of samples to average over per RSSI calculation is equal to 2^"pow_two_samples"</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>comp_fact</name>
            <description>Compansation factor in dB to compensate for: receiver sensitivity, filter gain, etc. (two's complement format)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_rssi_ed_threshold</name>
        <description>Energy detection threshold in dBm; must be compensated when multiple consecutive RSSI calculations are done. (two's complement format)</description>
        <addressOffset>0x00e2</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det_settings</name>
        <description>settings</description>
        <addressOffset>0x00e4</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>div_factor</name>
            <description>Threshold that the average signal power needs to cross, before a signal is detected</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>delta_samples</name>
            <description>Number samples difference to calculate rise of avg after filter with</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_signal_det_thresholds</name>
        <description>thresholds</description>
        <addressOffset>0x00e6</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>delta_amp</name>
            <description>Threshold for difference in "i_delta_samples" number of samples</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>noise_factor</name>
            <description>Threshold factor for scaling the threshold up</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_signal_det_select_v2</name>
        <description>Signal detector block selection (0=old V1 implementation, 1=new V2 implementation)</description>
        <addressOffset>0x00e8</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det_settings_v2_div_factor</name>
        <description>settings_v2</description>
        <addressOffset>0x00ea</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>div_factor</name>
            <description>Threshold that the average signal power needs to cross, before a signal is detected</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_signal_det_gear_v2</name>
        <description>gear_v2</description>
        <addressOffset>0x00ec</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>delta</name>
            <description>Slow IIR gear increment</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>start</name>
            <description>Slow IIR initial gear value (-2 ~ 0)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>max</name>
            <description>Slow IIR final gear value</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>step</name>
            <description>Slow IIR gear update step (input samples)</description>
            <bitOffset>7</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_signal_det_thresholds_v2_noise_factor</name>
        <description>thresholds_v2</description>
        <addressOffset>0x00ee</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>noise_factor</name>
            <description>Threshold factor for scaling the threshold up (2 integer and 3 fractional bits)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_frame_sync_pd_comp</name>
        <description>pd_comp</description>
        <addressOffset>0x00f0</addressOffset>
        <fields>
          <field>
            <name>comp_all_gain_corr</name>
            <description>Compensate for all gain corrections: 1 = Compensate all, 0 = Only compensate for first correction</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>all</name>
                <description>Compensate all.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>first</name>
                <description>Only compensate for first correction.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>num_samples_corr</name>
            <description>Number of samples set to zero after AGC gain correction</description>
            <bitOffset>1</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <dim>4</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_frame_sync_sfd</name>
        <description>Start of frame delimiter (last 64 bits of preamble + sfd sequence).</description>
        <addressOffset>0x00f4</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_frame_sync_settings</name>
        <description>settings</description>
        <addressOffset>0x00fc</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>corr_length</name>
            <description>Number if LSBs in "sfd" used for correlation. </description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
          <field>
            <name>thresh_factor</name>
            <description>Multiplication factor which determines the synchronization threshold (Must be smaller then "corr_length").</description>
            <bitOffset>7</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
          <field>
            <name>hard_detect</name>
            <description>Detection mode: 1 = bit based hard detection, 0 = phase sample based soft detection</description>
            <bitOffset>14</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>all</name>
                <description>bit based hard detection.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>sample</name>
                <description>phase sample based soft detection.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_frame_sync_settings_min_corr_val</name>
        <description>Minimal correlation value before a start of frame is detected. It can be used as an extra measure against false start of frame detections.</description>
        <addressOffset>0x00fe</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_frame_sync_timeout_tmr_periode</name>
        <description>Start of frame detection timeout timer  period. Setting this periode to zero disables the timer. The timer runs on the RX clock frequency.</description>
        <addressOffset>0x0100</addressOffset>
      </register>
      <register>
        <name>rx_phy_timing_sync_cfg</name>
        <description>cfg</description>
        <addressOffset>0x0104</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>limit</name>
            <description>All input values above this set threshold are treaded as non-valid input samples by the module</description>
            <bitOffset>0</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
          <field>
            <name>bitshift</name>
            <description>The amount of bitshifts that are done after the accumulator (default /64)</description>
            <bitOffset>9</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_timing_sync_log_sum</name>
        <description>Log the current value of the acculator logic for debugging / monitoring</description>
        <addressOffset>0x0106</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_cfg</name>
        <description>Timing sync general config: 0 = Dynamic thresholding mode, 1 = Static thresholding mode</description>
        <addressOffset>0x0108</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>cfg</name>
            <description>All input values above this set threshold are treaded as non-valid input samples by the module</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>static</name>
                <description>Static thresholding mode.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dynamic</name>
                <description>Dynamic thresholding mode.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_te_thresh</name>
        <description>Timing error static threshold value (for static thresholding mode)</description>
        <addressOffset>0x010a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_te_thresh_scaling</name>
        <description>Timing error dynamic threshold scaling config (for dynamic thresholding mode)</description>
        <addressOffset>0x010c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_init</name>
        <description>init</description>
        <addressOffset>0x010e</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>sel_cnt_max</name>
            <description>Maximum value of sample select counter</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>min_num_chip</name>
            <description>Minimum number of symbols before starting adjustments (after TS is enabled)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_te_cnt_thresh</name>
        <description>te_cnt_thresh</description>
        <addressOffset>0x0110</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>value</name>
            <description>Timing error counter threshold value</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>incr_value</name>
            <description>Timing error counter threshold increase value (after each adjustment)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_te_cnt</name>
        <description>te_cnt</description>
        <addressOffset>0x0112</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>incr_value</name>
            <description>Timing error counter increase value (when timing error detected for current symbol)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>decr_value</name>
            <description>Timing error counter decrease value (when no timing error detected for current symbol)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_te_fifo_max_ptr</name>
        <description>Number of timing error events to be averaged</description>
        <addressOffset>0x0114</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_tim_sync_old_adjust_cnt</name>
        <description>adjust_cnt</description>
        <addressOffset>0x0116</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>is_fast</name>
            <description>Number of adjustments due to early sampling (read-only status register)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
          <field>
            <name>is_slow</name>
            <description>Number of adjustments due to late sampling (read-only status register)</description>
            <bitOffset>8</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_cfo_cfg</name>
        <description>CFO estimation and compensation config general (cfg(0)=enable, cfg(1)=comp. enable, cfg(2)=comp. data sign invert, cfg(3)=comp. data SW override enable, cfg(31) and cfg(24:16)=CFO comp. data used in override mode)</description>
        <addressOffset>0x0118</addressOffset>
        <size>32</size>
         <fields>
          <field>
            <name>enable</name>
            <description>enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>comp_enable</name>
            <description>comp_enable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>comp_inv</name>
            <description>comp data sign invert.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>sw_over</name>
            <description>comp. data SW override enable.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>comp_data0</name>
            <description>cfg(31) and cfg(24:16)=CFO comp. data used in override mode).</description>
            <bitOffset>16</bitOffset>
            <bitWidth>9</bitWidth>
          </field>
          <field>
            <name>comp_data1</name>
            <description>cfg(31) and cfg(24:16)=CFO comp. data used in override mode).</description>
            <bitOffset>31</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <dim>9</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_cfo_filter_coefficients</name>
        <description>CFO comp. filter coefficients</description>
        <addressOffset>0x011c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_filter_scaling</name>
        <description>CFO comp. filter scaling</description>
        <addressOffset>0x012e</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_pa_precnt_num</name>
        <description>CFO comp. delay between internal energy detection and start of CFO measurement</description>
        <addressOffset>0x0130</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_ph_accum_part_num</name>
        <description>CFO comp. number of samples to accumulate for partial CFO estimate</description>
        <addressOffset>0x0132</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_ed_thresh_factor</name>
        <description>CFO comp. energy detection threshold</description>
        <addressOffset>0x0134</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_ed_slow_factor</name>
        <description>CFO comp. slow energy estimate scaling factor</description>
        <addressOffset>0x0136</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_ed_fast_factor</name>
        <description>CFO comp. fast energy estimate scaling factor</description>
        <addressOffset>0x0138</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo_pa_max_limit_val</name>
        <description>CFO comp. maximum phase accumulation value limit</description>
        <addressOffset>0x013c</addressOffset>
      </register>
      <register>
        <name>rx_phy_cfo_cfo_est</name>
        <description>CFO comp. CFO estimation result (scaled)</description>
        <addressOffset>0x0140</addressOffset>
      </register>
      <register>
        <name>rx_phy_cfo_cfo_est_khz</name>
        <description>CFO comp. CFO estimation result (kHz)</description>
        <addressOffset>0x0144</addressOffset>
      </register>
      <register>
        <name>rx_debug_dl_lb</name>
        <description>loop back datalink: 0 = normal mode, 1 = loopback mode</description>
        <addressOffset>0x0148</addressOffset>
        <fields>
          <field>
            <name>loop</name>
            <description>loop back datalink</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>loopback</name>
                  <description>loopback mode.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_dbg_cfg</name>
        <description>RX debug config (cfg(0)=enable, cfg(1)=log to mem enable, cfg(4:2)=data source (0=IQ (after AGC), 1=IQ (after filter), 2=IQ (before AGC), 3=phase diff, 4=dbg counter))</description>
        <addressOffset>0x014c</addressOffset>
        <fields>
          <field>
            <name>enable</name>
            <description>enable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>log</name>
            <description>log to mem enable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>src</name>
            <description>data source.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>iq_after_agc</name>
                  <description>IQ after AGC.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iq_after_filter</name>
                  <description>IQ after filter.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>iq_before_agc</name>
                  <description>IQ before AGC.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>phase</name>
                  <description>phase diff.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>dbg_counter</name>
                  <description>dbg counter.</description>
                  <value>4</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_dbg_data</name>
        <description>RX debug IQ data register</description>
        <addressOffset>0x0150</addressOffset>
      </register>
      <register>
        <name>rx_dl_bypass</name>
        <description>Bypass the datalink layer. When this bit is set the payload data is sent directly to the payload memory</description>
        <addressOffset>0x0154</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_dl_crc_mode</name>
        <description>crc_mode</description>
        <addressOffset>0x0156</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>phr</name>
            <description>Header  CRC type: 0 = data bypassed, 1 = CRC-4, 2 = CRC-16, 3 = CRC-24</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>byp</name>
                  <description>data bypassed.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc4</name>
                  <description>CRC-4.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc16</name>
                  <description>CRC-16.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc24</name>
                  <description>CRC-24.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
          <field>
            <name>pld</name>
            <description>Payload CRC type: 0 = data bypassed, 1 = CRC-4,  2= CRC-16, 3 = CRC-24</description>
            <bitOffset>2</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>byp</name>
                  <description>data bypassed.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc4</name>
                  <description>CRC-4.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc16</name>
                  <description>CRC-16.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>crc24</name>
                  <description>CRC-24.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_crc_init_phr</name>
        <description>CRC LFSR initialization value for the header</description>
        <addressOffset>0x0158</addressOffset>
      </register>
      <register>
        <name>rx_dl_crc_init_pld</name>
        <description>CRC LFSR initialization value for the payload</description>
        <addressOffset>0x015c</addressOffset>
      </register>
      <register>
        <name>rx_dl_crc_residu</name>
        <description>The CRC residue value</description>
        <addressOffset>0x0160</addressOffset>
      </register>
      <register>
        <name>rx_dl_bch</name>
        <description>bch</description>
        <addressOffset>0x0164</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>phr_enable</name>
            <description>BCH decoding enabled on the header</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>pld_enable</name>
            <description>BCH decoding enabled on the payload</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>bit_err_nr</name>
            <description>BCH errors counter (bit error counter per frame)</description>
            <bitOffset>2</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_sprd_seq_err_nr</name>
        <description>sprd</description>
        <addressOffset>0x0166</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>seq_err_nr</name>
            <description>Despreader errors counter (sequence error counter per frame)</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_ban_settings</name>
        <description>ban_settings</description>
        <addressOffset>0x0168</addressOffset>
        <fields>
          <field>
            <name>phr_scrmbl_sd</name>
            <description>Header scrambler seed, used to initialize the LFSR of the scrambler module when processing the header</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>phr_sprd_fact</name>
            <description>Header spread factor: 1 = sprd_fact_1, 2 = sprd_fact_2, 3 = sprd_fact_4, 4 = sprd_fact_8, 5 = sprd_fact_16</description>
            <bitOffset>1</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>sprd_fact_1</name>
                  <description>sprd_fact_1.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_2</name>
                  <description>sprd_fact_2.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_4</name>
                  <description>sprd_fact_4.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_8</name>
                  <description>sprd_fact_8.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_16</name>
                  <description>sprd_fact_16.</description>
                  <value>5</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
          <field>
            <name>mdr_length</name>
            <description>MAC header length in bytes</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>prop_pld_mod</name>
            <description>Proprietary mode payload modulation: OQPSK=0,  1 = DBPSK 2 = DQPSK, 3 = D8PSK, 4 = GMSK, 5 = GFSK</description>
            <bitOffset>8</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>OQPSK</name>
                  <description>OQPSK.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBPSK</name>
                  <description>DBPSK.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DQPSK</name>
                  <description>DQPSK.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8PSK</name>
                  <description>D8PSK.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GMSK</name>
                  <description>GMSK.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GFSK</name>
                  <description>GFSK.</description>
                  <value>5</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
          <field>
            <name>prop_pld_sprd_fact</name>
            <description>Proprietary mode payload spread factor: 1 = sprd_fact_1, 2 = sprd_fact_2, 3 = sprd_fact_4, 4 = sprd_fact_8, 5 = sprd_fact_16</description>
            <bitOffset>11</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
                <enumeratedValue>
                  <name>sprd_fact_1</name>
                  <description>sprd_fact_1.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_2</name>
                  <description>sprd_fact_2.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_4</name>
                  <description>sprd_fact_4.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_8</name>
                  <description>sprd_fact_8.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sprd_fact_16</name>
                  <description>sprd_fact_16.</description>
                  <value>5</value>
                </enumeratedValue>
              </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_btle_settings_adv_acc_addr</name>
        <description>Advertisement channel access address used to determine if frame is for advertisement channel</description>
        <addressOffset>0x016c</addressOffset>
      </register>
      <register>
        <name>rx_dl_btle_settings_whit</name>
        <description>btle_settings_whit</description>
        <addressOffset>0x0170</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>chan_nr</name>
            <description>Channel number used dewhitening</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
          <field>
            <name>bypass</name>
            <description>Whitening bypass enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_phr_modulation</name>
        <description>Header modulation: OQPSK=0,  1 = DBPSK 2 = DQPSK, 3 = D8PSK, 4 = GMSK, 5 = GFSK</description>
        <addressOffset>0x0172</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>mod</name>
            <description>Header modulation.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>OQPSK</name>
                <description>OQPSK.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>DBPSK</name>
                <description>DBPSK.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>DQPSK</name>
                <description>DQPSK.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>D8PSK</name>
                <description>D8PSK.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>GMSK</name>
                <description>GMSK.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>GFSK</name>
                <description>GFSK.</description>
                <value>5</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_phy_rssi_out_pwr</name>
        <description>Power calculated by the RSSI module in dBm. (two's complement format)</description>
        <addressOffset>0x0174</addressOffset>
      </register>
      <register>
        <name>rx_dl_out_crc_stat</name>
        <description>crc_stat</description>
        <addressOffset>0x0178</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>phr_nok</name>
            <description>PHR CRC status bit: 0 = CRC is okay, 1 = CRC is not okay</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>pld_nok</name>
            <description>PLD CRC status bit: 0 = CRC is okay, 1 = CRC is not okay</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rx_dl_out_phr</name>
        <description>Header containing standard dependant information</description>
        <addressOffset>0x017a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_dl_out_acc_add_nok</name>
        <description>Is high when in coded phy mode the received access adress is not matching with the expected address and via this way the rx is terminated</description>
        <addressOffset>0x017c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_dl_out_ci</name>
        <description>When receiving a BTLE coded phy packet this field will indicate the value of the CI field (00 = S8 mode, 01=S2 mode, others resevered for future use)</description>
        <addressOffset>0x017e</addressOffset>
        <size>16</size>
        <fields>
          <field>
            <name>ci</name>
            <description>ci field of packet.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>S8</name>
                <description>S8.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>S2</name>
                <description>S2.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <dim>66</dim>
        <dimIncrement>4</dimIncrement>
        <name>rx_pld_mem</name>
        <description>Payload memory: 66 address</description>
        <addressOffset>0x0180</addressOffset>
      </register>
      <register>
        <name>rx_phy_signal_det2_timeout_tmr_periode</name>
        <description>Signal detect timeout timer which goes off when no SFD is detected.  Setting this periode to zero disables the timer. The timer runs on the RX clock frequency.</description>
        <addressOffset>0x0288</addressOffset>
      </register>
      <register>
        <name>rx_phy_signal_det2_ed_slow_fact</name>
        <description>Energy detection slow factor</description>
        <addressOffset>0x028c</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det2_ed_fast_fact</name>
        <description>Energy detection fast factor</description>
        <addressOffset>0x028e</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det2_ed_threshold_fact</name>
        <description>Energy detection threshold factor</description>
        <addressOffset>0x0290</addressOffset>
      </register>
      <register>
        <name>rx_phy_signal_det2_ed_timeout_tmr_periode</name>
        <description>Energy detection timeout timer periode</description>
        <addressOffset>0x0294</addressOffset>
      </register>
      <register>
        <name>rx_phy_signal_det2_stop_high_filt_corner</name>
        <description>Number of samples it takes to go from alpha/beta/gamma 2 to alpha/beta/gamma 3</description>
        <addressOffset>0x0298</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det2_beta_mux_en_stage</name>
        <description>Filter multiplexer enable stage (0 = multiplexer and beta filter disabled), 1 = alpha 1,  2 = alpha 2,  3 = alpha 3,  4 = alpha 4) </description>
        <addressOffset>0x029a</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_signal_det2_beta_mux_threshold</name>
        <description>Beta filter select threshold</description>
        <addressOffset>0x029c</addressOffset>
        <size>32</size>
      </register>
      <register>
        <name>rx_phy_signal_det2_gamma_mux_en_stage</name>
        <description>Filter multiplexer enable stage (0 = multiplexer and gamma filter disabled), 1 = alpha 1,  2 = alpha 2,  3 = alpha 3,  4 = alpha 4) </description>
        <addressOffset>0x02a0</addressOffset>
      </register>
      <register>
        <name>rx_phy_signal_det2_gamma_mux_threshold</name>
        <description>Gamma filter select threshold</description>
        <addressOffset>0x02a4</addressOffset>
      </register>
      <register>
        <dim>4</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_signal_det2_alpha</name>
        <description>Filter multiplication factor for alpha filter</description>
        <addressOffset>0x02a8</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>4</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_signal_det2_beta</name>
        <description>Filter multiplication factor for beta filter</description>
        <addressOffset>0x02b0</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>4</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_signal_det2_gamma</name>
        <description>Filter multiplication factor for gamma filter</description>
        <addressOffset>0x02b8</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo2_ed_timeout_tmr_periode</name>
        <description>Coarse CFO energy detection timeout timer periode</description>
        <addressOffset>0x02c0</addressOffset>
      </register>
      <register>
        <name>rx_phy_cfo2_cfg_ph_accum_upscl_fact</name>
        <description>Coarse CFO phase accumulation upscaling multiplication factor</description>
        <addressOffset>0x02c4</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo2_cfg_ph_accum_dwnscl_fact</name>
        <description>Coarse CFO phase accumulation downscaling division factor (downscaling is done by 2^cfg_ph_accum_dwnscl_fact)</description>
        <addressOffset>0x02c6</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_cfo2_cfg_ph_accum_comp</name>
        <description>Coarse CFO phase accumulation compensation for compensating default phase information</description>
        <addressOffset>0x02c8</addressOffset>
      </register>
      <register>
        <name>rx_phy_btlespeed_anti_alias_enable</name>
        <description>Anti-alias filter enable for BTLE high-speed mode</description>
        <addressOffset>0x02cc</addressOffset>
        <size>16</size>
      </register>
      <register>
        <dim>4</dim>
        <dimIncrement>2</dimIncrement>
        <name>rx_phy_btlespeed_filter_coeff</name>
        <description>Anti-alias filter coefficients (7-TAPs)</description>
        <addressOffset>0x02ce</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_btlespeed_scaling_factor</name>
        <description>Anti-alias filter scalingfactor</description>
        <addressOffset>0x02d6</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_frame_sync_lr_corr_length</name>
        <description>Number if LSBs in "sfd" used for correlation when in coded phy mode</description>
        <addressOffset>0x02d8</addressOffset>
        <size>16</size>
      </register>
      <register>
        <name>rx_phy_frame_sync_lr_thresh_factor</name>
        <description>Multiplication factor which determines the synchronization threshold (Must be smaller then "corr_length") when in coded phy mode</description>
        <addressOffset>0x02da</addressOffset>
        <size>16</size>
      </register>
    </registers>
  </peripheral>
</device>
