// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module ICache(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7
  input  [63:0] io_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
  output [31:0] io_insts_0,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_1,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_2,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_3,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_4,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_5,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_6,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
                io_insts_7	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:8:14
);

  wire [31:0][31:0] _GEN =
    '{32'h100093,
      32'h100093,
      32'h6F,
      32'h625513,
      32'hFE20ACE3,
      32'h108093,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120213,
      32'h120233,
      32'h929463,
      32'h2404B3,
      32'h62D433,
      32'h200313,
      32'h1002B3,
      32'h120233,
      32'h213,
      32'h4000113,
      32'h100093};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:29:23
  wire [5:0]        _idx_T_1 = io_pc[7:2] + 6'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_2 = io_pc[7:2] + 6'h2;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_3 = io_pc[7:2] + 6'h3;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_4 = io_pc[7:2] + 6'h4;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_5 = io_pc[7:2] + 6'h5;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_6 = io_pc[7:2] + 6'h6;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  wire [5:0]        _idx_T_7 = io_pc[7:2] + 6'h7;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:25:20, :28:21
  assign io_insts_0 = io_pc[7:2] < 6'h1E ? _GEN[io_pc[6:2]] : 32'h13;	// <stdin>:597:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :25:20, :29:{23,28}
  assign io_insts_1 = _idx_T_1 < 6'h1E ? _GEN[_idx_T_1[4:0]] : 32'h13;	// <stdin>:603:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_2 = _idx_T_2 < 6'h1E ? _GEN[_idx_T_2[4:0]] : 32'h13;	// <stdin>:609:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_3 = _idx_T_3 < 6'h1E ? _GEN[_idx_T_3[4:0]] : 32'h13;	// <stdin>:615:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_4 = _idx_T_4 < 6'h1E ? _GEN[_idx_T_4[4:0]] : 32'h13;	// <stdin>:621:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_5 = _idx_T_5 < 6'h1E ? _GEN[_idx_T_5[4:0]] : 32'h13;	// <stdin>:627:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_6 = _idx_T_6 < 6'h1E ? _GEN[_idx_T_6[4:0]] : 32'h13;	// <stdin>:633:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
  assign io_insts_7 = _idx_T_7 < 6'h1E ? _GEN[_idx_T_7[4:0]] : 32'h13;	// <stdin>:639:28, home/emerald/zaqal/src/main/scala/zaqal/frontend/ICache.scala:7:7, :28:21, :29:{23,28}
endmodule

