# USE OF RISC-V CORE VERILOG NETLIST AND TESTBENCH FOR FUNCTIONAL SIMULATION
<img src= "https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/iiitb_rv32i.JPG?raw=true"/>

## WAVEFORM SNAPSHOTS OF VARIOUS COMMANDS:
# Instruction 1:add r6,r2,r1
<img src= "https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/1.png?raw=true"/>
https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/1.png?raw=true
# Instruction 2:sub r7,r1,r2
<img src= "https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/2.png?raw=true"/>

# Instruction 3:and r8,r1,r3
<img src= "https://github.com/ridhikapila27/vsdsquadron-mini-internship/blob/main/TASK5/3.png?raw=true"/>

# Instruction 4:or r9,r2,r5
<img src= ""/>

# Instruction 5:xor r10,r1,r4
<img src= ""/>

# Instruction 6:slt r11,r2,r4
<img src= ""/>

# Instruction 7:addi r12,r4,5
<img src= ""/>

# Instruction 8:sw r3,r1,2
<img src= ""/>

# Instruction 9:lw r13,r1,2
<img src= ""/>

# Instruction 10:beq r0,r0,15
<img src= ""/>

# Instruction 12:bne r0,r1,20
<img src= ""/>

# Instruction 13:sll r15,r1,r2(2)
<img src= ""/>

# Instruction 14:srl r16,r14,r2(2)
<img src= ""/>

# Full 5-stage instruction pipeline and pc-increment description Waveform:
<img src= ""/>







