Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 19 23:59:29 2021
| Host         : DESKTOP-E2TJFCI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_pong_game_control_sets_placed.rpt
| Design       : top_pong_game
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            1 |
|      9 |            2 |
|     11 |            2 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              75 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              73 |           25 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------+------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                        |                  |                1 |              1 |
|  clock_IBUF_BUFG | vd1/gp1/Qt_reg[0]_1    | reset_IBUF       |                2 |              2 |
| ~vga_tick_BUFG   |                        | reset_IBUF       |                2 |              2 |
|  vga_tick_BUFG   |                        |                  |                2 |              4 |
|  vga_tick_BUFG   | ub1/gp5/E[0]           | reset_IBUF       |                3 |              9 |
|  vga_tick_BUFG   | ub1/gp5/Qt_reg[4]_0[0] | reset_IBUF       |                3 |              9 |
|  clock_IBUF_BUFG | vd1/gp1/E[0]           | reset_IBUF       |                4 |             11 |
|  clock_IBUF_BUFG | vd1/gp1/Qt_reg[0]_2[0] | reset_IBUF       |                4 |             11 |
|  vga_tick_BUFG   | controller/E[0]        | reset_IBUF       |                5 |             14 |
|  vga_tick_BUFG   | vd1/gp3/E[0]           | reset_IBUF       |                6 |             19 |
|  clock_IBUF_BUFG |                        | reset_IBUF       |                8 |             23 |
|  vga_tick_BUFG   |                        | reset_IBUF       |               13 |             50 |
+------------------+------------------------+------------------+------------------+----------------+


