<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3662" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3662{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3662{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3662{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3662{left:69px;bottom:1084px;}
#t5_3662{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_3662{left:295px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3662{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t8_3662{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_3662{left:274px;bottom:1061px;}
#ta_3662{left:289px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tb_3662{left:69px;bottom:1028px;}
#tc_3662{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3662{left:291px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#te_3662{left:69px;bottom:1005px;}
#tf_3662{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_3662{left:432px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3662{left:69px;bottom:982px;}
#ti_3662{left:95px;bottom:985px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tj_3662{left:394px;bottom:985px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_3662{left:69px;bottom:959px;}
#tl_3662{left:95px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_3662{left:430px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#tn_3662{left:95px;bottom:946px;letter-spacing:-0.14px;}
#to_3662{left:69px;bottom:919px;}
#tp_3662{left:95px;bottom:923px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_3662{left:316px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3662{left:95px;bottom:906px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_3662{left:69px;bottom:880px;}
#tt_3662{left:95px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tu_3662{left:346px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tv_3662{left:95px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tw_3662{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3662{left:69px;bottom:815px;}
#ty_3662{left:95px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tz_3662{left:384px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t10_3662{left:95px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3662{left:69px;bottom:776px;}
#t12_3662{left:95px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t13_3662{left:210px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t14_3662{left:95px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3662{left:95px;bottom:745px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#t16_3662{left:69px;bottom:363px;letter-spacing:0.13px;}
#t17_3662{left:151px;bottom:363px;letter-spacing:0.16px;word-spacing:0.01px;}
#t18_3662{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t19_3662{left:69px;bottom:322px;letter-spacing:-0.21px;word-spacing:-0.31px;}
#t1a_3662{left:157px;bottom:421px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_3662{left:258px;bottom:421px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1c_3662{left:302px;bottom:288px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1d_3662{left:392px;bottom:288px;letter-spacing:0.15px;}
#t1e_3662{left:74px;bottom:269px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1f_3662{left:194px;bottom:269px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1g_3662{left:275px;bottom:269px;letter-spacing:-0.14px;}
#t1h_3662{left:338px;bottom:269px;letter-spacing:-0.13px;}
#t1i_3662{left:74px;bottom:246px;letter-spacing:-0.13px;}
#t1j_3662{left:195px;bottom:246px;letter-spacing:-0.13px;}
#t1k_3662{left:275px;bottom:246px;letter-spacing:-0.13px;}
#t1l_3662{left:338px;bottom:246px;letter-spacing:-0.11px;}
#t1m_3662{left:74px;bottom:223px;letter-spacing:-0.15px;}
#t1n_3662{left:195px;bottom:223px;letter-spacing:-0.15px;}
#t1o_3662{left:275px;bottom:223px;letter-spacing:-0.15px;}
#t1p_3662{left:338px;bottom:223px;letter-spacing:-0.11px;}
#t1q_3662{left:74px;bottom:200px;letter-spacing:-0.16px;}
#t1r_3662{left:195px;bottom:200px;letter-spacing:-0.12px;}
#t1s_3662{left:275px;bottom:200px;letter-spacing:-0.13px;}
#t1t_3662{left:338px;bottom:200px;letter-spacing:-0.11px;}
#t1u_3662{left:338px;bottom:183px;letter-spacing:-0.11px;}
#t1v_3662{left:338px;bottom:166px;letter-spacing:-0.11px;}
#t1w_3662{left:257px;bottom:682px;letter-spacing:-0.16px;}
#t1x_3662{left:261px;bottom:509px;letter-spacing:-0.19px;word-spacing:0.01px;}
#t1y_3662{left:261px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1z_3662{left:261px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t20_3662{left:261px;bottom:468px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t21_3662{left:342px;bottom:652px;letter-spacing:0.11px;}
#t22_3662{left:564px;bottom:681px;}
#t23_3662{left:576px;bottom:681px;}
#t24_3662{left:588px;bottom:681px;}
#t25_3662{left:599px;bottom:681px;}
#t26_3662{left:611px;bottom:681px;}
#t27_3662{left:623px;bottom:681px;}
#t28_3662{left:635px;bottom:681px;}
#t29_3662{left:647px;bottom:681px;}
#t2a_3662{left:662px;bottom:681px;}
#t2b_3662{left:261px;bottom:523px;letter-spacing:-0.2px;word-spacing:-0.02px;}
#t2c_3662{left:302px;bottom:523px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_3662{left:261px;bottom:495px;letter-spacing:-0.18px;}
#t2e_3662{left:553px;bottom:681px;}
#t2f_3662{left:536px;bottom:681px;letter-spacing:-0.16px;}
#t2g_3662{left:261px;bottom:549px;letter-spacing:-0.18px;word-spacing:0.01px;}
#t2h_3662{left:260px;bottom:562px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t2i_3662{left:261px;bottom:577px;letter-spacing:-0.2px;}
#t2j_3662{left:260px;bottom:591px;letter-spacing:-0.21px;}
#t2k_3662{left:524px;bottom:681px;letter-spacing:-0.97px;}
#t2l_3662{left:508px;bottom:681px;letter-spacing:-0.16px;}
#t2m_3662{left:482px;bottom:681px;letter-spacing:-0.16px;}
#t2n_3662{left:259px;bottom:615px;letter-spacing:-0.21px;}
#t2o_3662{left:260px;bottom:604px;letter-spacing:-0.21px;}
#t2p_3662{left:495px;bottom:681px;letter-spacing:-0.25px;}

.s1_3662{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3662{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3662{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3662{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3662{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3662{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3662{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3662{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3662{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3662{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3662{font-size:11px;font-family:Arial_b5v;color:#000;}
.sc_3662{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3662" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3662Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3662" style="-webkit-user-select: none;"><object width="935" height="1210" data="3662/3662.svg" type="image/svg+xml" id="pdf3662" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3662" class="t s1_3662">18-30 </span><span id="t2_3662" class="t s1_3662">Vol. 3B </span>
<span id="t3_3662" class="t s2_3662">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3662" class="t s3_3662">• </span><span id="t5_3662" class="t s4_3662">Branch trace messages — </span><span id="t6_3662" class="t s5_3662">The IA32_DEBUGCTL MSR provides bit fields for software to enable each logical </span>
<span id="t7_3662" class="t s5_3662">processor to generate branch trace messages. See Section 18.4.4. However, not all BTM messages are </span>
<span id="t8_3662" class="t s5_3662">observable using the Intel </span>
<span id="t9_3662" class="t s6_3662">® </span>
<span id="ta_3662" class="t s5_3662">QPI link. </span>
<span id="tb_3662" class="t s3_3662">• </span><span id="tc_3662" class="t s4_3662">Last exception records — </span><span id="td_3662" class="t s5_3662">See Section 18.13.3. </span>
<span id="te_3662" class="t s3_3662">• </span><span id="tf_3662" class="t s4_3662">Branch trace store and CPL-qualified BTS — </span><span id="tg_3662" class="t s5_3662">See Section 18.4.6 and Section 18.4.5. </span>
<span id="th_3662" class="t s3_3662">• </span><span id="ti_3662" class="t s4_3662">FREEZE_LBRS_ON_PMI flag (bit 11) — </span><span id="tj_3662" class="t s5_3662">see Section 18.4.7 for legacy Freeze_LBRs_On_PMI operation. </span>
<span id="tk_3662" class="t s3_3662">• </span><span id="tl_3662" class="t s4_3662">FREEZE_PERFMON_ON_PMI flag (bit 12) — </span><span id="tm_3662" class="t s5_3662">see Section 18.4.7 for legacy Freeze_Perfmon_On_PMI </span>
<span id="tn_3662" class="t s5_3662">operation. </span>
<span id="to_3662" class="t s3_3662">• </span><span id="tp_3662" class="t s4_3662">UNCORE_PMI_EN (bit 13) — </span><span id="tq_3662" class="t s5_3662">When set. this logical processor is enabled to receive an counter overflow </span>
<span id="tr_3662" class="t s5_3662">interrupt form the uncore. </span>
<span id="ts_3662" class="t s3_3662">• </span><span id="tt_3662" class="t s4_3662">FREEZE_WHILE_SMM (bit 14) — </span><span id="tu_3662" class="t s5_3662">FREEZE_WHILE_SMM is supported if IA32_PERF_CAPABIL- </span>
<span id="tv_3662" class="t s5_3662">ITIES.FREEZE_WHILE_SMM[Bit 12] is reporting 1. See Section 18.4.1. </span>
<span id="tw_3662" class="t s5_3662">Processors based on Nehalem microarchitecture provide additional capabilities: </span>
<span id="tx_3662" class="t s3_3662">• </span><span id="ty_3662" class="t s4_3662">Independent control of uncore PMI — </span><span id="tz_3662" class="t s5_3662">The IA32_DEBUGCTL MSR provides a bit field (see Figure 18-11) for </span>
<span id="t10_3662" class="t s5_3662">software to enable each logical processor to receive an uncore counter overflow interrupt. </span>
<span id="t11_3662" class="t s3_3662">• </span><span id="t12_3662" class="t s4_3662">LBR filtering — </span><span id="t13_3662" class="t s5_3662">Processors based on Nehalem microarchitecture support filtering of LBR based on combination </span>
<span id="t14_3662" class="t s5_3662">of CPL and branch type conditions. When LBR filtering is enabled, the LBR stack only captures the subset of </span>
<span id="t15_3662" class="t s5_3662">branches that are specified by MSR_LBR_SELECT. </span>
<span id="t16_3662" class="t s7_3662">18.9.1 </span><span id="t17_3662" class="t s7_3662">LBR Stack </span>
<span id="t18_3662" class="t s5_3662">Processors based on Nehalem microarchitecture provide 16 pairs of MSR to record last branch record information. </span>
<span id="t19_3662" class="t s5_3662">The layout of each MSR pair is shown in Table 18-8 and Table 18-9. </span>
<span id="t1a_3662" class="t s8_3662">Figure 18-11. </span><span id="t1b_3662" class="t s8_3662">IA32_DEBUGCTL MSR for Processors Based on Nehalem Microarchitecture </span>
<span id="t1c_3662" class="t s8_3662">Table 18-8. </span><span id="t1d_3662" class="t s8_3662">MSR_LASTBRANCH_x_FROM_IP </span>
<span id="t1e_3662" class="t s9_3662">Bit Field </span><span id="t1f_3662" class="t s9_3662">Bit Offset </span><span id="t1g_3662" class="t s9_3662">Access </span><span id="t1h_3662" class="t s9_3662">Description </span>
<span id="t1i_3662" class="t s9_3662">Data </span><span id="t1j_3662" class="t sa_3662">47:0 </span><span id="t1k_3662" class="t sa_3662">R/W </span><span id="t1l_3662" class="t sa_3662">This is the “branch from” address. See Section 18.4.8.1 for address format. </span>
<span id="t1m_3662" class="t s9_3662">SIGN_EXt </span><span id="t1n_3662" class="t sa_3662">62:48 </span><span id="t1o_3662" class="t sa_3662">R/W </span><span id="t1p_3662" class="t sa_3662">Signed extension of bit 47 of this register. </span>
<span id="t1q_3662" class="t s9_3662">MISPRED </span><span id="t1r_3662" class="t sa_3662">63 </span><span id="t1s_3662" class="t sa_3662">R/W </span><span id="t1t_3662" class="t sa_3662">When set, indicates either the target of the branch was mispredicted and/or the </span>
<span id="t1u_3662" class="t sa_3662">direction (taken/non-taken) was mispredicted; otherwise, the target branch was </span>
<span id="t1v_3662" class="t sa_3662">predicted. </span>
<span id="t1w_3662" class="t sb_3662">31 </span>
<span id="t1x_3662" class="t sb_3662">TR — Trace messages enable </span>
<span id="t1y_3662" class="t sb_3662">BTINT — Branch trace interrupt </span>
<span id="t1z_3662" class="t sb_3662">BTF — Single-step on branches </span>
<span id="t20_3662" class="t sb_3662">LBR — Last branch/interrupt/exception </span>
<span id="t21_3662" class="t sc_3662">Reserved </span>
<span id="t22_3662" class="t sb_3662">8 </span><span id="t23_3662" class="t sb_3662">7 </span><span id="t24_3662" class="t sb_3662">6 </span><span id="t25_3662" class="t sb_3662">5 </span><span id="t26_3662" class="t sb_3662">4 </span><span id="t27_3662" class="t sb_3662">3 </span><span id="t28_3662" class="t sb_3662">2 </span><span id="t29_3662" class="t sb_3662">1 </span><span id="t2a_3662" class="t sb_3662">0 </span>
<span id="t2b_3662" class="t sb_3662">BTS — </span><span id="t2c_3662" class="t sb_3662">Branch trace store </span>
<span id="t2d_3662" class="t sb_3662">Reserved </span>
<span id="t2e_3662" class="t sb_3662">9 </span><span id="t2f_3662" class="t sb_3662">10 </span>
<span id="t2g_3662" class="t sb_3662">BTS_OFF_OS — BTS off in OS </span>
<span id="t2h_3662" class="t sb_3662">BTS_OFF_USR — BTS off in user code </span>
<span id="t2i_3662" class="t sb_3662">FREEZE_LBRS_ON_PMI </span>
<span id="t2j_3662" class="t sb_3662">FREEZE_PERFMON_ON_PMI </span>
<span id="t2k_3662" class="t sb_3662">11 </span><span id="t2l_3662" class="t sb_3662">12 </span><span id="t2m_3662" class="t sb_3662">14 </span>
<span id="t2n_3662" class="t sb_3662">FREEZE_WHILE_SMM </span>
<span id="t2o_3662" class="t sb_3662">UNCORE_PMI_EN </span>
<span id="t2p_3662" class="t sb_3662">13 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
