{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725890098532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725890098532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 15:54:58 2024 " "Processing started: Mon Sep  9 15:54:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725890098532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725890098532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Array_readout -c Array_readout " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Array_readout -c Array_readout" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725890098533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_7_1200mv_85c_slow.vho /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_7_1200mv_85c_slow.vho in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890103973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_7_1200mv_0c_slow.vho /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_7_1200mv_0c_slow.vho in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890107562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_min_1200mv_0c_fast.vho /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_min_1200mv_0c_fast.vho in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890111151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout.vho /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout.vho in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890114817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_7_1200mv_85c_vhd_slow.sdo /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_7_1200mv_85c_vhd_slow.sdo in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890116931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_7_1200mv_0c_vhd_slow.sdo /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_7_1200mv_0c_vhd_slow.sdo in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890119039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_min_1200mv_0c_vhd_fast.sdo /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_min_1200mv_0c_vhd_fast.sdo in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890121141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Array_readout_vhd.sdo /home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/ simulation " "Generated file Array_readout_vhd.sdo in folder \"/home/dl-lab-pc3/Dylan/FPGA/Array_readout/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725890123282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725890123548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  9 15:55:23 2024 " "Processing ended: Mon Sep  9 15:55:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725890123548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725890123548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725890123548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725890123548 ""}
