$date
    Wed Apr 13 13:34:29 2016
$end
$version
    MyHDL 0.9.0
$end
$timescale
    1ns
$end

$scope module sim_udiv $end
$var reg 5 ! a $end
$var reg 3 " b $end
$var reg 1 # clk $end
$var reg 5 $ q $end
$var reg 1 % start $end
$var reg 5 & r $end
$var reg 1 ' done $end
$var reg 1 ( rst $end
$var reg 1 ) div0 $end
$scope module dut $end
$var reg 5 * q_par $end
$var reg 3 " b_i $end
$var reg 1 ) div0_o $end
$var reg 1 ' done_o $end
$var reg 1 ( rst_i $end
$var reg 1 % start_i $end
$var reg 5 $ q_o $end
$var reg 5 & r_o $end
$var reg 5 + a_par $end
$var reg 3 , i $end
$var real 1 - state $end
$var reg 3 . b $end
$var reg 1 # clk_i $end
$var reg 6 / r_par $end
$var reg 5 ! a_i $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b11000 !
b101 "
0#
b00000 $
0%
b00000 &
0'
0(
0)
b00000 *
b00000 +
b000 ,
sWAIT_START -
b000 .
b000000 /
$end
#10
1#
#20
0#
#30
1#
#35
1%
#40
0#
#50
1#
0%
b101 .
b10000 +
b000001 /
sDIVIDE -
#60
0#
#70
1#
b000011 /
b00000 +
b001 ,
#80
0#
#90
1#
b000110 /
b010 ,
#100
0#
#110
1#
b00001 *
b000010 /
b011 ,
#120
0#
#130
1#
b00010 *
b000100 /
b100 ,
#140
0#
#150
1#
b00100 *
b001000 /
b101 ,
#160
0#
#170
1#
1'
b00100 $
b00100 &
sWAIT_START -
#180
0#
#190
1#
0'
#200
0#
#210
1#
