{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560171593744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560171593751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:59:53 2019 " "Processing started: Mon Jun 10 14:59:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560171593751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171593751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function -c function " "Command: quartus_map --read_settings_files=on --write_settings_files=off function -c function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171593752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560171594548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560171594548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_toplevel_framework_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_toplevel_framework_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_toplevel_framework_tb " "Found entity 1: state_machine_toplevel_framework_tb" {  } { { "state_machine_toplevel_framework_tb.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework_tb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171604881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171604881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine_toplevel_framework.sv(71) " "Verilog HDL information at state_machine_toplevel_framework.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560171604883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_toplevel_framework.sv 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_toplevel_framework.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171604884 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_toplevel_framework " "Found entity 1: state_machine_toplevel_framework" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171604884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171604884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha_1.sv(216) " "Verilog HDL information at sha_1.sv(216): always construct contains both blocking and non-blocking assignments" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560171604887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1 " "Found entity 1: sha_1" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171604888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171604888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "state_machine_toplevel_framework " "Elaborating entity \"state_machine_toplevel_framework\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560171604933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_counter state_machine_toplevel_framework.sv(54) " "Verilog HDL or VHDL warning at state_machine_toplevel_framework.sv(54): object \"state_counter\" assigned a value but never read" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560171604944 "|state_machine_toplevel_framework"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl state_machine_toplevel_framework.sv(56) " "Verilog HDL or VHDL warning at state_machine_toplevel_framework.sv(56): object \"ctrl\" assigned a value but never read" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560171604944 "|state_machine_toplevel_framework"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha_1 sha_1:inst_0 " "Elaborating entity \"sha_1\" for hierarchy \"sha_1:inst_0\"" {  } { { "state_machine_toplevel_framework.sv" "inst_0" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560171604945 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "myHash sha_1.sv(212) " "Verilog HDL warning at sha_1.sv(212): object myHash used but never assigned" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 212 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560171604977 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha_1.sv(178) " "Verilog HDL Case Statement warning at sha_1.sv(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560171604977 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "temp_hash sha_1.sv(199) " "Verilog HDL Function Declaration warning at sha_1.sv(199): variable \"temp_hash\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 199 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1560171604977 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SHA_Kernel.temp_hash 0 sha_1.sv(170) " "Net \"SHA_Kernel.temp_hash\" at sha_1.sv(170) has no driver or initial value, using a default initial value '0'" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560171604977 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sha_1:inst_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sha_1:inst_0\|Mod0\"" {  } { { "sha_1.sv" "Mod0" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171616639 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560171616639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sha_1:inst_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sha_1:inst_0\|lpm_divide:Mod0\"" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560171616704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sha_1:inst_0\|lpm_divide:Mod0 " "Instantiated megafunction \"sha_1:inst_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171616704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171616704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171616704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171616704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171616704 ""}  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560171616704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fho " "Found entity 1: lpm_divide_fho" {  } { { "db/lpm_divide_fho.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_divide_fho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171616753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171616753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171616775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171616775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171616820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171616820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ln9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ln9 " "Found entity 1: lpm_abs_ln9" {  } { { "db/lpm_abs_ln9.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_abs_ln9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171616848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171616848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171616870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171616870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[0\] VCC " "Pin \"config_status_2\[0\]\" is stuck at VCC" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[1\] GND " "Pin \"config_status_2\[1\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[2\] GND " "Pin \"config_status_2\[2\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[3\] GND " "Pin \"config_status_2\[3\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[4\] GND " "Pin \"config_status_2\[4\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[5\] GND " "Pin \"config_status_2\[5\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[6\] GND " "Pin \"config_status_2\[6\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[7\] GND " "Pin \"config_status_2\[7\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[8\] GND " "Pin \"config_status_2\[8\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[9\] GND " "Pin \"config_status_2\[9\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[10\] GND " "Pin \"config_status_2\[10\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[11\] GND " "Pin \"config_status_2\[11\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[12\] GND " "Pin \"config_status_2\[12\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[13\] GND " "Pin \"config_status_2\[13\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[14\] GND " "Pin \"config_status_2\[14\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[15\] GND " "Pin \"config_status_2\[15\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[16\] GND " "Pin \"config_status_2\[16\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[17\] GND " "Pin \"config_status_2\[17\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[18\] GND " "Pin \"config_status_2\[18\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[19\] GND " "Pin \"config_status_2\[19\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[20\] GND " "Pin \"config_status_2\[20\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[21\] GND " "Pin \"config_status_2\[21\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[22\] GND " "Pin \"config_status_2\[22\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[23\] GND " "Pin \"config_status_2\[23\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[24\] GND " "Pin \"config_status_2\[24\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[25\] GND " "Pin \"config_status_2\[25\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[26\] GND " "Pin \"config_status_2\[26\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[27\] GND " "Pin \"config_status_2\[27\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[28\] GND " "Pin \"config_status_2\[28\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[29\] GND " "Pin \"config_status_2\[29\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[30\] GND " "Pin \"config_status_2\[30\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "config_status_2\[31\] GND " "Pin \"config_status_2\[31\]\" is stuck at GND" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560171627394 "|state_machine_toplevel_framework|config_status_2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560171627394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560171627787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/output_files/function.map.smsg " "Generated suppressed messages file D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/output_files/function.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171633779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560171634236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560171634236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[1\] " "No output dependent on input pin \"config_status_1\[1\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[2\] " "No output dependent on input pin \"config_status_1\[2\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[3\] " "No output dependent on input pin \"config_status_1\[3\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[4\] " "No output dependent on input pin \"config_status_1\[4\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[5\] " "No output dependent on input pin \"config_status_1\[5\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[6\] " "No output dependent on input pin \"config_status_1\[6\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[7\] " "No output dependent on input pin \"config_status_1\[7\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[8\] " "No output dependent on input pin \"config_status_1\[8\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[9\] " "No output dependent on input pin \"config_status_1\[9\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[10\] " "No output dependent on input pin \"config_status_1\[10\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[11\] " "No output dependent on input pin \"config_status_1\[11\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[12\] " "No output dependent on input pin \"config_status_1\[12\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[13\] " "No output dependent on input pin \"config_status_1\[13\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[14\] " "No output dependent on input pin \"config_status_1\[14\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[15\] " "No output dependent on input pin \"config_status_1\[15\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[16\] " "No output dependent on input pin \"config_status_1\[16\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[17\] " "No output dependent on input pin \"config_status_1\[17\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[18\] " "No output dependent on input pin \"config_status_1\[18\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[19\] " "No output dependent on input pin \"config_status_1\[19\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[20\] " "No output dependent on input pin \"config_status_1\[20\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[21\] " "No output dependent on input pin \"config_status_1\[21\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[22\] " "No output dependent on input pin \"config_status_1\[22\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[23\] " "No output dependent on input pin \"config_status_1\[23\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[24\] " "No output dependent on input pin \"config_status_1\[24\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[25\] " "No output dependent on input pin \"config_status_1\[25\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[26\] " "No output dependent on input pin \"config_status_1\[26\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[27\] " "No output dependent on input pin \"config_status_1\[27\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[28\] " "No output dependent on input pin \"config_status_1\[28\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[29\] " "No output dependent on input pin \"config_status_1\[29\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[30\] " "No output dependent on input pin \"config_status_1\[30\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "config_status_1\[31\] " "No output dependent on input pin \"config_status_1\[31\]\"" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171634868 "|state_machine_toplevel_framework|config_status_1[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560171634868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10348 " "Implemented 10348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "547 " "Implemented 547 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560171634899 ""} { "Info" "ICUT_CUT_TM_OPINS" "196 " "Implemented 196 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560171634899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9605 " "Implemented 9605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560171634899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560171634899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560171634924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 15:00:34 2019 " "Processing ended: Mon Jun 10 15:00:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560171634924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560171634924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560171634924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171634924 ""}
