$date
	Sun Apr 06 03:39:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ex1_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var reg 1 % t_Y $end
$var reg 1 & t_clk $end
$var reg 1 ' t_reset $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 " C $end
$var wire 1 ! D $end
$var wire 1 ( TA $end
$var wire 1 ) TB $end
$var wire 1 * TC $end
$var wire 1 + TD $end
$var wire 1 % Y $end
$var wire 1 & clock $end
$var wire 1 ' reset $end
$var wire 1 , QD $end
$var wire 1 - QC $end
$var wire 1 . QB $end
$var wire 1 / QA $end
$scope module F1 $end
$var wire 1 ( T $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 / Q $end
$upscope $end
$scope module F2 $end
$var wire 1 ) T $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 . Q $end
$upscope $end
$scope module F3 $end
$var wire 1 * T $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 - Q $end
$upscope $end
$scope module F4 $end
$var wire 1 + T $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
0+
1*
0)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#5000
1&
#10000
0&
1'
#15000
1"
1-
1&
#20000
0&
#25000
0"
0-
1&
#30000
0&
#35000
1"
1-
1&
#40000
0&
#45000
0"
0-
1&
#50000
0&
#55000
1"
1-
1&
#60000
0&
#65000
0"
0-
1&
#70000
0&
0%
#75000
1"
1-
1&
#80000
0&
#85000
0"
0-
1&
#90000
0&
#95000
1"
1-
1&
#100000
0&
1%
#105000
0"
0-
1&
#110000
0&
#115000
1"
1-
1&
#120000
0&
#125000
0"
0-
1&
#130000
0&
