Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Jun  3 12:19:26 2024
| Host         : tiago-Lenovo-Legion-5-15IMH05 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VgaTopLevel_timing_summary_routed.rpt -pb VgaTopLevel_timing_summary_routed.pb -rpx VgaTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : VgaTopLevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.369        0.000                      0                  713        0.061        0.000                      0                  713        2.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
_VgaPll/inst/i_Clk    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  o_Clk25M_clk_wiz_0  {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
_VgaPll/inst/i_Clk                                                                                                                                                      2.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  
  o_Clk25M_clk_wiz_0       32.181        0.000                      0                  710        0.061        0.000                      0                  710       19.020        0.000                       0                   131  
sys_clk_pin                 6.369        0.000                      0                    3        0.213        0.000                      0                    3        3.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)              o_Clk25M_clk_wiz_0                      
(none)                                  o_Clk25M_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  _VgaPll/inst/i_Clk
  To Clock:  _VgaPll/inst/i_Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         _VgaPll/inst/i_Clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { _VgaPll/inst/i_Clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { _VgaPll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   _VgaPll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_Clk25M_clk_wiz_0
  To Clock:  o_Clk25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.181ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.642ns (8.884%)  route 6.584ns (91.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 44.390 - 40.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.666     4.964    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=1, routed)           0.519     6.001    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/POR_A
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.125 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          6.065    12.191    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.522    44.390    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.431    44.820    
                         clock uncertainty           -0.090    44.730    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    44.371    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         44.371    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 32.181    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 0.642ns (9.251%)  route 6.298ns (90.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 44.393 - 40.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.666     4.964    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=1, routed)           0.519     6.001    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/POR_A
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.125 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.779    11.904    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.525    44.393    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.431    44.823    
                         clock uncertainty           -0.090    44.733    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    44.374    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         44.374    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.771ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 0.642ns (9.667%)  route 5.999ns (90.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 44.395 - 40.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.666     4.964    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=1, routed)           0.519     6.001    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/POR_A
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.125 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.480    11.605    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.527    44.395    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.431    44.825    
                         clock uncertainty           -0.090    44.735    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    44.376    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         44.376    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                 32.771    

Slack (MET) :             32.815ns  (required time - arrival time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.456ns (7.120%)  route 5.948ns (92.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 44.405 - 40.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.662     4.960    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.456     5.416 r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/Q
                         net (fo=38, routed)          5.948    11.364    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.537    44.405    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.431    44.835    
                         clock uncertainty           -0.090    44.745    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    44.179    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.179    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 32.815    

Slack (MET) :             32.916ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 0.580ns (9.033%)  route 5.841ns (90.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 44.405 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.668     4.966    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X26Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/Q
                         net (fo=30, routed)          5.498    10.920    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENA_dly_D
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=1, routed)           0.343    11.387    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ENA_I
    RAMB36_X0Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.537    44.405    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.431    44.835    
                         clock uncertainty           -0.090    44.745    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.302    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.302    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                 32.916    

Slack (MET) :             33.070ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.642ns (10.119%)  route 5.702ns (89.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 44.397 - 40.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.666     4.964    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=1, routed)           0.519     6.001    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/POR_A
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.125 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.183    11.308    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.529    44.397    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.431    44.827    
                         clock uncertainty           -0.090    44.737    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    44.378    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         44.378    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                 33.070    

Slack (MET) :             33.154ns  (required time - arrival time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 0.456ns (7.517%)  route 5.610ns (92.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 44.406 - 40.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.662     4.960    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.456     5.416 r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/Q
                         net (fo=38, routed)          5.610    11.026    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.538    44.406    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.431    44.836    
                         clock uncertainty           -0.090    44.746    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    44.180    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.180    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                 33.154    

Slack (MET) :             33.268ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.580ns (9.556%)  route 5.489ns (90.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 44.406 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.668     4.966    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X26Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/Q
                         net (fo=30, routed)          5.147    10.569    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENA_dly_D
    SLICE_X6Y52          LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.343    11.035    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.538    44.406    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.431    44.836    
                         clock uncertainty           -0.090    44.746    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.303    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.303    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                 33.268    

Slack (MET) :             33.273ns  (required time - arrival time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.608ns (10.177%)  route 5.367ns (89.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 44.399 - 40.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.664     4.962    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y36         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDCE (Prop_fdce_C_Q)         0.456     5.418 f  _VgaDataManagerControlFSM/o_MemAddr_reg[15]/Q
                         net (fo=47, routed)          4.841    10.259    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt
    SLICE_X26Y17         LUT3 (Prop_lut3_I1_O)        0.152    10.411 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.525    10.937    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_12
    RAMB18_X1Y7          RAMB18E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.532    44.399    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.545    44.945    
                         clock uncertainty           -0.090    44.855    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.645    44.210    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.210    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 33.273    

Slack (MET) :             33.276ns  (required time - arrival time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (o_Clk25M_clk_wiz_0 rise@40.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.580ns (9.529%)  route 5.507ns (90.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 44.417 - 40.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.668     4.966    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X26Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/Q
                         net (fo=30, routed)          5.164    10.586    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENA_dly_D
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.343    11.053    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/ENA_I
    RAMB36_X0Y9          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512    41.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    38.318 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    39.912    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035    42.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    42.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.550    44.417    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.445    44.862    
                         clock uncertainty           -0.090    44.772    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.329    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.329    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                 33.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.317%)  route 0.247ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.687    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y36         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  _VgaDataManagerControlFSM/o_MemAddr_reg[14]/Q
                         net (fo=37, routed)          0.247     2.076    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X20Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.825     2.323    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.371     1.952    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.063     2.015    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.405%)  route 0.269ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.687    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y35         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  _VgaDataManagerControlFSM/o_MemAddr_reg[12]/Q
                         net (fo=38, routed)          0.269     2.097    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X20Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.825     2.323    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.371     1.952    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.059     2.011    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.842%)  route 0.242ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.558     1.689    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y33         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.141     1.830 r  _VgaDataManagerControlFSM/o_MemAddr_reg[4]/Q
                         net (fo=38, routed)          0.242     2.072    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.866     2.365    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.619     1.746    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.929    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.957%)  route 0.532ns (79.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.687    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  _VgaDataManagerControlFSM/o_MemAddr_reg[9]/Q
                         net (fo=38, routed)          0.532     2.360    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.869     2.368    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.371     1.996    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.179    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.735%)  route 0.539ns (79.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.687    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  _VgaDataManagerControlFSM/o_MemAddr_reg[2]/Q
                         net (fo=38, routed)          0.539     2.367    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.874     2.373    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.371     2.001    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.184    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/o_MemAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.571%)  route 0.320ns (69.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.556     1.687    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141     1.828 r  _VgaDataManagerControlFSM/o_MemAddr_reg[1]/Q
                         net (fo=38, routed)          0.320     2.148    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y7          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.871     2.370    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.600     1.770    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.953    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.558     1.689    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.148     1.837 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.075     1.912    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.098     2.010 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     2.010    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.826     2.324    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/clka
    SLICE_X24Y38         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.635     1.689    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.120     1.809    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/r_HPixelCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerControlFSM/r_HPixelCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.610%)  route 0.121ns (39.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.555     1.686    _VgaDataManagerControlFSM/CLK
    SLICE_X22Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDCE (Prop_fdce_C_Q)         0.141     1.827 r  _VgaDataManagerControlFSM/r_HPixelCount_reg[2]/Q
                         net (fo=7, routed)           0.121     1.948    _VgaDataManagerControlFSM/r_HPixelCount_reg[2]
    SLICE_X23Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.993 r  _VgaDataManagerControlFSM/r_HPixelCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.993    _VgaDataManagerControlFSM/p_0_in__0[5]
    SLICE_X23Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.821     2.319    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[5]/C
                         clock pessimism             -0.620     1.699    
    SLICE_X23Y33         FDCE (Hold_fdce_C_D)         0.092     1.791    _VgaDataManagerControlFSM/r_HPixelCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerControlFSM/r_HPixelCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.555     1.686    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.827 r  _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/Q
                         net (fo=7, routed)           0.142     1.969    _VgaDataManagerControlFSM/r_HPixelCount_reg[1]
    SLICE_X22Y33         LUT5 (Prop_lut5_I1_O)        0.048     2.017 r  _VgaDataManagerControlFSM/r_HPixelCount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.017    _VgaDataManagerControlFSM/p_0_in__0[3]
    SLICE_X22Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.821     2.319    _VgaDataManagerControlFSM/CLK
    SLICE_X22Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[3]/C
                         clock pessimism             -0.620     1.699    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.107     1.806    _VgaDataManagerControlFSM/r_HPixelCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            _VgaDataManagerControlFSM/o_MemAddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             o_Clk25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_Clk25M_clk_wiz_0 rise@0.000ns - o_Clk25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.440%)  route 0.156ns (52.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.555     1.686    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y33         FDCE                                         r  _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.827 r  _VgaDataManagerControlFSM/r_HPixelCount_reg[1]/Q
                         net (fo=7, routed)           0.156     1.983    _VgaDataManagerControlFSM/r_HPixelCount_reg[1]
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.822     2.320    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
                         clock pessimism             -0.619     1.701    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.070     1.771    _VgaDataManagerControlFSM/o_MemAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_Clk25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { _VgaPll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  _VgaPll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y37    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y37    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33    _VgaDataManagerControlFSM/o_HSync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33    _VgaDataManagerControlFSM/o_HSync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y34    _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y34    _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y37    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X24Y37    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33    _VgaDataManagerControlFSM/o_HSync_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33    _VgaDataManagerControlFSM/o_HSync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y34    _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y34    _VgaDataManagerControlFSM/o_MemAddr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35    _VgaDataManagerControlFSM/o_MemAddr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.389%)  route 1.030ns (61.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clkin1_ibufg/O
                         net (fo=1, routed)           2.076     3.568    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.673     5.342    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.518     5.860 r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/Q
                         net (fo=3, routed)           1.030     6.890    _VgaClkControl/r_CurrentState[0]
    SLICE_X24Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.014 r  _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.014    _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     8.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880    11.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499    12.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.077    13.383    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/o_ClkSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.634ns (38.092%)  route 1.030ns (61.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clkin1_ibufg/O
                         net (fo=1, routed)           2.076     3.568    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.673     5.342    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.518     5.860 f  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/Q
                         net (fo=3, routed)           1.030     6.890    _VgaClkControl/r_CurrentState[0]
    SLICE_X24Y47         LUT2 (Prop_lut2_I1_O)        0.116     7.006 r  _VgaClkControl/o_ClkSel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.006    _VgaClkControl/o_ClkSel[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     8.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880    11.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499    12.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.118    13.424    _VgaClkControl/o_ClkSel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.642ns (54.720%)  route 0.531ns (45.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clkin1_ibufg/O
                         net (fo=1, routed)           2.076     3.568    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.673     5.342    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.518     5.860 r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/Q
                         net (fo=3, routed)           0.531     6.391    _VgaClkControl/r_CurrentState[0]
    SLICE_X24Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.515 r  _VgaClkControl/FSM_sequential_r_CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    _VgaClkControl/FSM_sequential_r_CurrentState[1]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     8.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880    11.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499    12.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
                         clock pessimism              0.450    13.342    
                         clock uncertainty           -0.035    13.306    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.081    13.387    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.627     0.887    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.475    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/Q
                         net (fo=3, routed)           0.125     1.765    _VgaClkControl/r_CurrentState[1]
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  _VgaClkControl/FSM_sequential_r_CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    _VgaClkControl/FSM_sequential_r_CurrentState[1]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X24Y47         FDCE (Hold_fdce_C_D)         0.121     1.596    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/o_ClkSel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.208ns (47.059%)  route 0.234ns (52.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.627     0.887    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.475    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/Q
                         net (fo=3, routed)           0.234     1.873    _VgaClkControl/r_CurrentState[1]
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.044     1.917 r  _VgaClkControl/o_ClkSel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    _VgaClkControl/o_ClkSel[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X24Y47         FDCE (Hold_fdce_C_D)         0.131     1.606    _VgaClkControl/o_ClkSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.178%)  route 0.234ns (52.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.627     0.887    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.475    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/Q
                         net (fo=3, routed)           0.234     1.873    _VgaClkControl/r_CurrentState[1]
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.918 r  _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X24Y47         FDCE (Hold_fdce_C_D)         0.120     1.595    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  w_ClkBuffered_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X24Y47    _VgaClkControl/o_ClkSel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/o_ClkSel_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/o_ClkSel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/o_ClkSel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47    _VgaClkControl/o_ClkSel_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _VgaPll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaPll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.101ns (2.839%)  route 3.456ns (97.161%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     5.705    _VgaPll/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.557     2.148 f  _VgaPll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.754     3.902    _VgaPll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.003 f  _VgaPll/inst/clkf_buf/O
                         net (fo=1, routed)           1.702     5.705    _VgaPll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  _VgaPll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _VgaPll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            _VgaPll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.026ns (2.422%)  route 1.048ns (97.578%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkf_buf/O
                         net (fo=1, routed)           0.551     0.553    _VgaPll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  _VgaPll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  o_Clk25M_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.043ns  (logic 7.048ns (50.192%)  route 6.994ns (49.808%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.006    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.460 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.721     9.181    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_1[4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.305 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.305    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I0_O)      0.209     9.514 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.145    11.658    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.297    11.955 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.884    12.839    _VgaDataManagerDatapath/w_MemOut[11]
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.148    12.987 r  _VgaDataManagerDatapath/o_Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.245    15.232    o_Red_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.816    19.048 r  o_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.048    o_Red[3]
    T10                                                               r  o_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.039ns  (logic 7.088ns (50.491%)  route 6.951ns (49.509%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.006    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.460 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.987     9.446    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_1[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     9.570 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.570    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I0_O)      0.241     9.811 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.798    11.610    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X26Y43         LUT5 (Prop_lut5_I4_O)        0.298    11.908 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.614    12.522    _VgaDataManagerDatapath/w_MemOut[9]
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.150    12.672 r  _VgaDataManagerDatapath/o_Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.551    15.223    o_Red_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         3.821    19.045 r  o_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.045    o_Red[1]
    W15                                                               r  o_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 6.832ns (49.066%)  route 7.092ns (50.934%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.006    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.460 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.943     9.403    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_1[1]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.527 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.527    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.209     9.736 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.938    11.674    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X26Y43         LUT5 (Prop_lut5_I4_O)        0.297    11.971 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.824    12.795    _VgaDataManagerDatapath/w_MemOut[8]
    SLICE_X28Y42         LUT2 (Prop_lut2_I1_O)        0.124    12.919 r  _VgaDataManagerDatapath/o_Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.386    15.305    o_Red_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.624    18.929 r  o_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.929    o_Red[0]
    V15                                                               r  o_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.549ns  (logic 6.828ns (50.393%)  route 6.721ns (49.607%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.707     5.006    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.460 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.889     9.349    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_1[3]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124     9.473 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.473    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_6_n_0
    SLICE_X6Y33          MUXF7 (Prop_muxf7_I0_O)      0.209     9.682 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.924    11.606    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.297    11.903 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.598    12.501    _VgaDataManagerDatapath/w_MemOut[10]
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.124    12.625 r  _VgaDataManagerDatapath/o_Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310    14.935    o_Red_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620    18.555 r  o_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.555    o_Red[2]
    T11                                                               r  o_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.322ns  (logic 7.013ns (52.646%)  route 6.308ns (47.354%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.718     5.017    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.471 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.925     9.396    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_6[0]
    SLICE_X7Y30          LUT6 (Prop_lut6_I3_O)        0.124     9.520 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.520    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_7_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I1_O)      0.217     9.737 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.416    11.152    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X26Y40         LUT5 (Prop_lut5_I4_O)        0.299    11.451 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.020    12.471    _VgaDataManagerDatapath/w_MemOut[7]
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.148    12.619 r  _VgaDataManagerDatapath/o_Green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.948    14.567    o_Green_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.771    18.338 r  o_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.338    o_Green[3]
    R14                                                               r  o_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.982ns  (logic 7.372ns (56.781%)  route 5.611ns (43.219%))
  Logic Levels:           4  (LUT2=1 LUT3=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.716     5.015    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.887 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.952    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.377 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.757    10.134    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/o_Blue_OBUF[2]_inst_i_1[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.150    10.284 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.275    11.559    _VgaDataManagerDatapath/w_MemOut[2]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.328    11.887 r  _VgaDataManagerDatapath/o_Blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514    14.400    o_Blue_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    17.997 r  o_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.997    o_Blue[2]
    T12                                                               r  o_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.346ns  (logic 6.658ns (53.925%)  route 5.689ns (46.075%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.704     5.003    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.457 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.016     8.472    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_0[0]
    SLICE_X26Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.596 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.968     9.565    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.689 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.229    10.917    _VgaDataManagerDatapath/w_MemOut[3]
    SLICE_X30Y35         LUT2 (Prop_lut2_I1_O)        0.146    11.063 r  _VgaDataManagerDatapath/o_Blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.476    13.539    o_Blue_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.810    17.349 r  o_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.349    o_Blue[3]
    U12                                                               r  o_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 7.411ns (61.032%)  route 4.732ns (38.968%))
  Logic Levels:           4  (LUT2=1 LUT3=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.715     5.014    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.886 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.951    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.376 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.170     9.546    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/o_Blue_OBUF[1]_inst_i_1[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     9.670 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.575    11.245    _VgaDataManagerDatapath/w_MemOut[1]
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.146    11.391 r  _VgaDataManagerDatapath/o_Blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.922    13.313    o_Blue_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.844    17.157 r  o_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.157    o_Blue[1]
    Y14                                                               r  o_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 6.619ns (55.535%)  route 5.300ns (44.465%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.704     5.003    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.457 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.168     8.625    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_0[1]
    SLICE_X26Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.749 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.076     9.825    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.975 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.973    10.948    _VgaDataManagerDatapath/w_MemOut[4]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.328    11.276 r  _VgaDataManagerDatapath/o_Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.082    13.358    o_Green_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563    16.922 r  o_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.922    o_Green[0]
    T14                                                               r  o_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 7.341ns (63.290%)  route 4.258ns (36.710%))
  Logic Levels:           4  (LUT2=1 LUT5=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.705     1.705    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -1.852 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -0.098    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.340     2.343    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.467 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     3.197    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.298 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.700     4.999    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.871 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.936    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.361 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.652    10.013    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/o_Green_OBUF[1]_inst_i_1[0]
    SLICE_X32Y38         LUT5 (Prop_lut5_I4_O)        0.124    10.137 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.452    10.589    _VgaDataManagerDatapath/w_MemOut[5]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.150    10.739 r  _VgaDataManagerDatapath/o_Green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.089    12.828    o_Green_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.770    16.598 r  o_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.598    o_Green[1]
    T15                                                               r  o_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_HSync_reg/C
                            (rising edge-triggered cell FDPE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.480ns (70.099%)  route 0.631ns (29.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.558     1.689    _VgaDataManagerControlFSM/CLK
    SLICE_X28Y33         FDPE                                         r  _VgaDataManagerControlFSM/o_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.853 r  _VgaDataManagerControlFSM/o_HSync_reg/Q
                         net (fo=1, routed)           0.631     2.484    o_HSync_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.800 r  o_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.800    o_HSync
    U14                                                               r  o_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_VSync_reg/C
                            (rising edge-triggered cell FDPE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.476ns (69.120%)  route 0.659ns (30.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X30Y35         FDPE                                         r  _VgaDataManagerControlFSM/o_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.854 r  _VgaDataManagerControlFSM/o_VSync_reg/Q
                         net (fo=1, routed)           0.659     2.514    o_VSync_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.826 r  o_VSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.826    o_VSync
    U15                                                               r  o_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.459ns (61.283%)  route 0.922ns (38.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.384     2.216    _VgaDataManagerDatapath/w_OutEn
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.045     2.261 r  _VgaDataManagerDatapath/o_Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.798    o_Green_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     4.070 r  o_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.070    o_Green[2]
    P14                                                               r  o_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.523ns (63.613%)  route 0.871ns (36.387%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.384     2.216    _VgaDataManagerDatapath/w_OutEn
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.048     2.264 r  _VgaDataManagerDatapath/o_Green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.750    o_Green_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.334     4.084 r  o_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.084    o_Green[3]
    R14                                                               r  o_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.483ns (59.113%)  route 1.026ns (40.887%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.293     2.124    _VgaDataManagerDatapath/w_OutEn
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  _VgaDataManagerDatapath/o_Blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.733     2.902    o_Blue_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     4.199 r  o_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.199    o_Blue[2]
    T12                                                               r  o_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.556ns (60.437%)  route 1.019ns (39.563%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.293     2.124    _VgaDataManagerDatapath/w_OutEn
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.043     2.167 r  _VgaDataManagerDatapath/o_Blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.726     2.893    o_Blue_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.372     4.265 r  o_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.265    o_Blue[3]
    U12                                                               r  o_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.523ns (58.534%)  route 1.079ns (41.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.555     2.386    _VgaDataManagerDatapath/w_OutEn
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.431 r  _VgaDataManagerDatapath/o_Blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.955    o_Blue_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     4.293 r  o_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.293    o_Blue[0]
    W14                                                               r  o_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.588ns (60.591%)  route 1.033ns (39.409%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y36         FDRE                                         r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.854 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.350     2.204    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X32Y38         LUT5 (Prop_lut5_I3_O)        0.045     2.249 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.140     2.389    _VgaDataManagerDatapath/w_MemOut[5]
    SLICE_X32Y38         LUT2 (Prop_lut2_I1_O)        0.046     2.435 r  _VgaDataManagerDatapath/o_Green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.978    o_Green_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.333     4.311 r  o_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.311    o_Green[1]
    T15                                                               r  o_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.450ns (55.222%)  route 1.176ns (44.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.635     2.467    _VgaDataManagerDatapath/w_OutEn
    SLICE_X32Y38         LUT2 (Prop_lut2_I0_O)        0.045     2.512 r  _VgaDataManagerDatapath/o_Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.540     3.052    o_Green_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     4.316 r  o_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.316    o_Green[0]
    T14                                                               r  o_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _VgaDataManagerControlFSM/o_OutEn_reg/C
                            (rising edge-triggered cell FDCE clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.591ns (60.586%)  route 1.035ns (39.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.553     0.553    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.521 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.024    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           0.793     0.795    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.840 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.106    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.559     1.690    _VgaDataManagerControlFSM/CLK
    SLICE_X26Y34         FDCE                                         r  _VgaDataManagerControlFSM/o_OutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  _VgaDataManagerControlFSM/o_OutEn_reg/Q
                         net (fo=12, routed)          0.555     2.386    _VgaDataManagerDatapath/w_OutEn
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.044     2.430 r  _VgaDataManagerDatapath/o_Blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.910    o_Blue_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.406     4.316 r  o_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.316    o_Blue[1]
    Y14                                                               r  o_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  o_Clk25M_clk_wiz_0

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.791ns  (logic 1.613ns (14.947%)  route 9.178ns (85.053%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          6.065    10.791    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.522     4.390    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.504ns  (logic 1.613ns (15.355%)  route 8.891ns (84.645%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.779    10.504    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.525     4.393    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.205ns  (logic 1.613ns (15.804%)  route 8.593ns (84.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.480    10.205    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.527     4.395    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.909ns  (logic 1.613ns (16.277%)  route 8.296ns (83.723%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          5.183     9.909    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.529     4.397    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.610ns  (logic 1.613ns (16.783%)  route 7.997ns (83.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          4.884     9.610    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.531     4.399    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.313ns  (logic 1.613ns (17.318%)  route 7.701ns (82.682%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          4.588     9.313    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.532     4.400    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.015ns  (logic 1.613ns (17.892%)  route 7.402ns (82.108%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          4.289     9.015    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.532     4.400    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.718ns  (logic 1.613ns (18.500%)  route 7.105ns (81.500%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          3.992     8.718    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.533     4.401    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.418ns  (logic 1.613ns (19.160%)  route 6.805ns (80.840%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          3.692     8.418    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X2Y9          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.544     4.411    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.613ns (19.325%)  route 6.733ns (80.675%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          3.113     4.602    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/rsta
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.726 r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=77, routed)          3.621     8.346    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ram_rstram_a
    RAMB36_X1Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.512     1.512    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194    -1.682 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -0.088    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           2.035     2.038    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100     2.138 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     2.776    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.867 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         1.526     4.394    _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  _VgaDataManagerDatapath/_VgaVideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[0]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.257ns (15.375%)  route 1.412ns (84.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.412     1.669    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y37         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.824     2.322    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y37         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[0]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[2]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.257ns (15.375%)  route 1.412ns (84.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.412     1.669    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y37         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.824     2.322    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y37         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[2]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[3]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.257ns (15.375%)  route 1.412ns (84.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.412     1.669    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y37         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.824     2.322    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y37         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[3]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[5]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.257ns (15.274%)  route 1.423ns (84.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.423     1.680    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X23Y36         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y36         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[5]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[6]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.257ns (15.274%)  route 1.423ns (84.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.423     1.680    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X23Y36         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y36         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[6]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/o_MemAddr_reg[14]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.257ns (14.642%)  route 1.496ns (85.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.496     1.753    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y36         FDCE                                         f  _VgaDataManagerControlFSM/o_MemAddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y36         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[14]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/o_MemAddr_reg[15]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.257ns (14.642%)  route 1.496ns (85.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.496     1.753    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y36         FDCE                                         f  _VgaDataManagerControlFSM/o_MemAddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y36         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[15]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/o_MemAddr_reg[16]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.257ns (14.642%)  route 1.496ns (85.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.496     1.753    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X25Y36         FDCE                                         f  _VgaDataManagerControlFSM/o_MemAddr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X25Y36         FDCE                                         r  _VgaDataManagerControlFSM/o_MemAddr_reg[16]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[1]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.257ns (14.633%)  route 1.497ns (85.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.497     1.754    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X23Y35         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y35         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[1]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaDataManagerControlFSM/r_VLineCount_reg[4]/CLR
                            (removal check against rising-edge clock o_Clk25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.257ns (14.633%)  route 1.497ns (85.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.497     1.754    _VgaDataManagerControlFSM/i_Rst_IBUF
    SLICE_X23Y35         FDCE                                         f  _VgaDataManagerControlFSM/r_VLineCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_Clk25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.819     0.819    _VgaPll/inst/i_Clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.571 r  _VgaPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    _VgaPll/inst/o_Clk25M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  _VgaPll/inst/clkout1_buf/O
                         net (fo=1, routed)           1.112     1.114    _VgaClkControl/o_Clk25M
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.170 r  _VgaClkControl/w_VgaClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.469    w_VgaClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.498 r  w_VgaClk_BUFG_inst/O
                         net (fo=128, routed)         0.823     2.321    _VgaDataManagerControlFSM/CLK
    SLICE_X23Y35         FDCE                                         r  _VgaDataManagerControlFSM/r_VLineCount_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.489ns (39.509%)  route 2.280ns (60.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          2.280     3.768    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880     3.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499     4.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.489ns (39.509%)  route 2.280ns (60.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          2.280     3.768    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880     3.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499     4.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/o_ClkSel_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.489ns (39.509%)  route 2.280ns (60.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          2.280     3.768    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/o_ClkSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880     3.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499     4.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/C

Slack:                    inf
  Source:                 _VgaPll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 0.124ns (6.523%)  route 1.777ns (93.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  _VgaPll/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.777     1.777    _VgaClkControl/o_Locked
    SLICE_X24Y47         LUT3 (Prop_lut3_I0_O)        0.124     1.901 r  _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clkin1_ibufg/O
                         net (fo=1, routed)           1.880     3.301    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           1.499     4.891    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _VgaPll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.045ns (5.523%)  route 0.770ns (94.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  _VgaPll/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.770     0.770    _VgaClkControl/o_Locked
    SLICE_X24Y47         LUT3 (Prop_lut3_I0_O)        0.045     0.815 r  _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.815    _VgaClkControl/FSM_sequential_r_CurrentState[0]_i_1_n_0
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.257ns (19.844%)  route 1.037ns (80.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.037     1.293    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.257ns (19.844%)  route 1.037ns (80.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.037     1.293    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/FSM_sequential_r_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 i_Rst
                            (input port)
  Destination:            _VgaClkControl/o_ClkSel_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.257ns (19.844%)  route 1.037ns (80.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_Rst (IN)
                         net (fo=0)                   0.000     0.000    i_Rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  i_Rst_IBUF_inst/O
                         net (fo=45, routed)          1.037     1.293    _VgaClkControl/i_Rst_IBUF
    SLICE_X24Y47         FDCE                                         f  _VgaClkControl/o_ClkSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clkin1_ibufg/O
                         net (fo=1, routed)           0.683     1.130    w_ClkBuffered
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  w_ClkBuffered_BUFG_inst/O
                         net (fo=4, routed)           0.831     1.990    _VgaClkControl/w_ClkBuffered_BUFG
    SLICE_X24Y47         FDCE                                         r  _VgaClkControl/o_ClkSel_reg[0]/C





