# do ula_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {ula.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity ula
# -- Compiling architecture structure of ula
# 
vsim -do ula_run_msim_gate_vhdl.do -l msim_transcript -i -sdftyp /=/home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo work.ula
# vsim -do ula_run_msim_gate_vhdl.do -l msim_transcript -i -sdftyp /=/home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo work.ula 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.ula(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading instances from /home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo
# Loading timing data from /home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ula File: ula.vho
# do ula_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {ula.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity ula
# -- Compiling architecture structure of ula
# 
add wave -position insertpoint  \
sim:/ula/A \
sim:/ula/B \
sim:/ula/S \
sim:/ula/cout \
sim:/ula/opcode
force -freeze sim:/ula/A 00000001 0
force -freeze sim:/ula/B 00000010 0
force -freeze sim:/ula/opcode 101 0
run
