module FIR_filter #(
	parameter DATA_BIT_NUM = 16
)(
	input clk,
	input rst_n,
	input signed [DATA_BIT_NUM-1:0] data_in,
	output signed [DATA_BIT_NUM-1:0] data_out
);



endmodule 