// Seed: 3221737362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  supply0 id_5;
  parameter id_6 = 1;
  assign id_5 = 1;
  wire id_7, id_8;
  wire id_9;
  assign id_1 = -1'b0;
  assign {1, -1, 1} = -1;
  assign module_1.id_0 = 0;
  wire id_10;
  assign id_4 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    id_10,
    id_11,
    output supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    output uwire id_7,
    output wire id_8,
    id_12 = 1
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12
  );
endmodule
