Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 23 12:52:33 2022
| Host         : DESKTOP-1IE6CUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (231)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (231)
--------------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  241          inf        0.000                      0                  241           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digsel[0]
                            (input port)
  Destination:            digctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.165ns  (logic 5.126ns (50.429%)  route 5.039ns (49.571%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  digsel[0] (IN)
                         net (fo=0)                   0.000     0.000    digsel[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  digsel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.363     3.830    digsel_IBUF[0]
    SLICE_X46Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.954 r  digctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.676     6.629    digctrl_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.165 r  digctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.165    digctrl[0]
    J17                                                               r  digctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[3]
                            (input port)
  Destination:            digctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 5.200ns (54.711%)  route 4.305ns (45.289%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  digsel[3] (IN)
                         net (fo=0)                   0.000     0.000    digsel[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  digsel_IBUF[3]_inst/O
                         net (fo=1, routed)           2.025     3.549    digsel_IBUF[3]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 r  digctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.280     5.953    digctrl_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.505 r  digctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.505    digctrl[3]
    J14                                                               r  digctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[1]
                            (input port)
  Destination:            digctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 5.183ns (56.171%)  route 4.044ns (43.829%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  digsel[1] (IN)
                         net (fo=0)                   0.000     0.000    digsel[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  digsel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.686     3.209    digsel_IBUF[1]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.124     3.333 r  digctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.358     5.692    digctrl_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.227 r  digctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.227    digctrl[1]
    J18                                                               r  digctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_b/count_c_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_b_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.862ns (57.290%)  route 3.625ns (42.710%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDSE                         0.000     0.000 r  counter_b/count_c_reg[3]/C
    SLICE_X2Y89          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  counter_b/count_c_reg[3]/Q
                         net (fo=2, routed)           0.805     1.283    counter_b/count_c_reg[7]_1[3]
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.301     1.584 r  counter_b/ltOp_carry_i_7__4/O
                         net (fo=1, routed)           0.000     1.584    pwm_b_c/led_b_c[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.134 r  pwm_b_c/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.820     4.954    led_b_c_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.533     8.487 r  led_b_c_OBUF_inst/O
                         net (fo=0)                   0.000     8.487    led_b_c
    G14                                                               r  led_b_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digsel[2]
                            (input port)
  Destination:            digctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 5.208ns (62.819%)  route 3.083ns (37.181%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  digsel[2] (IN)
                         net (fo=0)                   0.000     0.000    digsel[2]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  digsel_IBUF[2]_inst/O
                         net (fo=1, routed)           1.415     2.925    digsel_IBUF[2]
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.124     3.049 r  digctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.717    digctrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.291 r  digctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.291    digctrl[2]
    T9                                                                r  digctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_g/count_c_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led_g_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.193ns  (logic 4.657ns (56.843%)  route 3.536ns (43.157%))
  Logic Levels:           4  (CARRY4=1 FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDSE                         0.000     0.000 r  counter_g/count_c_reg[6]/C
    SLICE_X1Y82          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  counter_g/count_c_reg[6]/Q
                         net (fo=2, routed)           1.109     1.528    counter_g/count_c_reg[7]_1[6]
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.297     1.825 r  counter_g/ltOp_carry_i_5__3/O
                         net (fo=1, routed)           0.000     1.825    pwm_g_c/led_g_c[3]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.226 r  pwm_g_c/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.427     4.653    led_g_c_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.540     8.193 r  led_g_c_OBUF_inst/O
                         net (fo=0)                   0.000     8.193    led_g_c
    R11                                                               r  led_g_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_r/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.784ns (58.924%)  route 3.335ns (41.076%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  counter_r/count_reg[3]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_r/count_reg[3]/Q
                         net (fo=6, routed)           1.180     1.599    counter_r/Q[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.299     1.898 r  counter_r/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     1.898    pwm_r/S[1]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.448 r  pwm_r/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.156     4.603    led_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.516     8.120 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000     8.120    led_r
    N15                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_b/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 4.834ns (60.417%)  route 3.167ns (39.583%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  counter_b/count_reg[3]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_b/count_reg[3]/Q
                         net (fo=15, routed)          1.168     1.587    counter_b/Q[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.299     1.886 r  counter_b/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.886    pwm_b/S[1]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.436 r  pwm_b/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.999     4.435    led_b_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.566     8.002 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     8.002    led_b
    R12                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_g/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.563ns (57.153%)  route 3.421ns (42.847%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  counter_g/count_reg[6]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter_g/count_reg[6]/Q
                         net (fo=13, routed)          1.413     1.931    counter_g/Q[6]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.124     2.055 r  counter_g/ltOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000     2.055    pwm_g/S[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.456 r  pwm_g/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.008     4.464    led_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.520     7.984 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000     7.984    led_g
    M16                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r_c/counter_PWM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_r_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.653ns (59.420%)  route 3.178ns (40.580%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  pwm_r_c/counter_PWM_reg[2]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwm_r_c/counter_PWM_reg[2]/Q
                         net (fo=7, routed)           0.968     1.424    counter_r/ltOp_carry_0[2]
    SLICE_X1Y73          LUT4 (Prop_lut4_I3_O)        0.124     1.548 r  counter_r/ltOp_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.548    pwm_r_c/led_r_c[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.098 r  pwm_r_c/ltOp_carry/CO[3]
                         net (fo=1, routed)           2.209     4.308    led_r_c_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.523     7.830 r  led_r_c_OBUF_inst/O
                         net (fo=0)                   0.000     7.830    led_r_c
    N16                                                               r  led_r_c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 synch_b/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            synch_b/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  synch_b/sreg_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  synch_b/sreg_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    synch_b/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  synch_b/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_r/counter_PWM_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  pwm_r/counter_PWM_reg[3]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_r/counter_PWM_reg[3]/Q
                         net (fo=8, routed)           0.111     0.252    pwm_r/Q[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.045     0.297 r  pwm_r/counter_PWM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.297    pwm_r/plusOp[6]
    SLICE_X2Y76          FDRE                                         r  pwm_r/counter_PWM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synch_r/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            synch_r/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  synch_r/sreg_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  synch_r/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    synch_r/sreg_reg_n_0_[0]
    SLICE_X2Y75          SRL16E                                       r  synch_r/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r/counter_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_r/counter_PWM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.279%)  route 0.113ns (37.721%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  pwm_r/counter_PWM_reg[3]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_r/counter_PWM_reg[3]/Q
                         net (fo=8, routed)           0.113     0.254    pwm_r/Q[3]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  pwm_r/counter_PWM[7]_i_2/O
                         net (fo=1, routed)           0.000     0.299    pwm_r/plusOp[7]
    SLICE_X2Y76          FDRE                                         r  pwm_r/counter_PWM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 synch_g/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            synch_g/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.200%)  route 0.158ns (52.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  synch_g/sreg_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  synch_g/sreg_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    synch_g/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  synch_g/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b_c/counter_PWM_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_b_c/counter_PWM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  pwm_b_c/counter_PWM_reg[5]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_b_c/counter_PWM_reg[5]/Q
                         net (fo=6, routed)           0.120     0.261    pwm_b_c/Q[5]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  pwm_b_c/counter_PWM[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.306    pwm_b_c/plusOp__4[5]
    SLICE_X1Y88          FDRE                                         r  pwm_b_c/counter_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_r_c/counter_PWM_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_r_c/counter_PWM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  pwm_r_c/counter_PWM_reg[5]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_r_c/counter_PWM_reg[5]/Q
                         net (fo=6, routed)           0.122     0.263    pwm_r_c/Q[5]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  pwm_r_c/counter_PWM[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.308    pwm_r_c/plusOp__2[5]
    SLICE_X1Y72          FDRE                                         r  pwm_r_c/counter_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_r/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_r/count_c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  counter_r/count_reg[2]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_r/count_reg[2]/Q
                         net (fo=7, routed)           0.123     0.264    counter_r/Q[2]
    SLICE_X2Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.309 r  counter_r/count_c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    counter_r/count_c[2]_i_1_n_0
    SLICE_X2Y73          FDSE                                         r  counter_r/count_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b_c/counter_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_b_c/counter_PWM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  pwm_b_c/counter_PWM_reg[7]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_b_c/counter_PWM_reg[7]/Q
                         net (fo=4, routed)           0.126     0.267    pwm_b_c/Q[7]
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  pwm_b_c/counter_PWM[7]_i_2__4/O
                         net (fo=1, routed)           0.000     0.312    pwm_b_c/plusOp__4[7]
    SLICE_X1Y90          FDRE                                         r  pwm_b_c/counter_PWM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_b/counter_PWM_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_b/counter_PWM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.256%)  route 0.096ns (29.744%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  pwm_b/counter_PWM_reg[4]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwm_b/counter_PWM_reg[4]/Q
                         net (fo=7, routed)           0.096     0.224    pwm_b/Q[4]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.099     0.323 r  pwm_b/counter_PWM[7]_i_2__1/O
                         net (fo=1, routed)           0.000     0.323    pwm_b/plusOp__1[7]
    SLICE_X1Y91          FDRE                                         r  pwm_b/counter_PWM_reg[7]/D
  -------------------------------------------------------------------    -------------------





