verilog work "seven_seg.v"
verilog work "top_module.v"
