# Midun_VSD_Risc-V_Tapeout



ðŸ”½ Links to Detailed Logs
Day	Topics Covered	Status
Day 0	Tools Installation	
Day 1	Introduction to Verilog RTL design and Synthesis	
Day 2	Timing libs, hierarchical vs flat synthesis and efficient flop coding styles	
Day 3	Combinational and sequential optimizations	
Day 4	GLS, blocking vs non-blocking and Synthesis-Simulation mismatch	
Day 5	VSDBabySoC Design and Modeling	
Day 6	VSDBabySoC Post-Synthesis Simulation	
Day 7	Timing Graphs using openSTA	
Day 8	CMOS Circuit Design and SPICE Simulations
Day 9	Velocity Saturation and basics of CMOS inverter VTC	
Day 10	CMOS Switching threshold and dynamic simulations	
Day 11	Static Behavior Evaluation: CMOS Inverter Robustness and Noise Margin
Day 12	CMOS power supply and device variation robustness evaluation	
Day 13	Inception of open-source EDA, OpenROAD and Sky130 PDK	
Day 14	OpenROAD installation guide	
Day 15	Floorplan and Placement of VSDBabySoC in OpenROAD	
Day 16	Advanced Physical Design using OpenLane for picorv32a design
Day 17	Expand Ubuntu VM Disk Space in VirtualBox	
Day 18	Magic Layout and ngspice characterization	
Day 19	Pre-layout timing analysis and importance of good clock tree	
Day 20	Final steps for RTL2GDS using tritonRoute and openSTA	
Day 21	OpenROAD-Flow-Scripts: Physical Design, Post-Route SPEF and Verilog Netlist Generation for VSDBabySoC	
Day 22	Post-Routing STA analysis of VSDBabySoC Design	
