OpenROAD 1.1.0 abac172768
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: history.tcl, 306 invoked "return" outside of a proc.
Notice 0: Reading LEF file:  merged.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  merged.lef
Notice 0: 
Reading DEF file: aes.def
Notice 0: Design: aes_cipher_top
Notice 0:     Created 388 pins.
Notice 0:     Created 19005 components and 100029 component-terminals.
Notice 0:     Created 18831 nets and 61489 connections.
Notice 0: Finished DEF file: aes.def
 *****************
 * TritonCTS 2.0 *
 *****************
 Current time: Thu Jan 30 00:53:05 2020
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 Using OpenSTA to find clock roots.
 Looking for clock sources...
    Clock names: clk 
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Number of user-input clocks: 1 ( "clk" )
 Looking for clock nets in the design
 Net "clk" found
clk
    [WARNING] Net "clk" has 0 sinks. Skipping...
    [ERROR] No valid clock nets in the design. Exiting...
