command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	7755972	File	/home/p4ultr4n/workplace/ReVeal/raw_code/serial_ioport_write_1.c								
ANR	7755973	Function	serial_ioport_write	1:0:0:2272							
ANR	7755974	FunctionDef	"serial_ioport_write (void * opaque , uint32_t addr , uint32_t val)"		7755973	0					
ANR	7755975	CompoundStatement		3:0:76:2272	7755973	0					
ANR	7755976	IdentifierDeclStatement	SerialState * s = opaque ;	5:4:83:106	7755973	0	True				
ANR	7755977	IdentifierDecl	* s = opaque		7755973	0					
ANR	7755978	IdentifierDeclType	SerialState *		7755973	0					
ANR	7755979	Identifier	s		7755973	1					
ANR	7755980	AssignmentExpression	* s = opaque		7755973	2		=			
ANR	7755981	Identifier	opaque		7755973	0					
ANR	7755982	Identifier	opaque		7755973	1					
ANR	7755983	IdentifierDeclStatement	unsigned char ch ;	7:4:113:129	7755973	1	True				
ANR	7755984	IdentifierDecl	ch		7755973	0					
ANR	7755985	IdentifierDeclType	unsigned char		7755973	0					
ANR	7755986	Identifier	ch		7755973	1					
ANR	7755987	ExpressionStatement	addr &= 7	11:4:138:147	7755973	2	True				
ANR	7755988	AssignmentExpression	addr &= 7		7755973	0		&=			
ANR	7755989	Identifier	addr		7755973	0					
ANR	7755990	PrimaryExpression	7		7755973	1					
ANR	7755991	ExpressionStatement	"printf ( ""serial: write addr=0x%02x val=0x%02x\\n"" , addr , val )"	15:4:175:234	7755973	3	True				
ANR	7755992	CallExpression	"printf ( ""serial: write addr=0x%02x val=0x%02x\\n"" , addr , val )"		7755973	0					
ANR	7755993	Callee	printf		7755973	0					
ANR	7755994	Identifier	printf		7755973	0					
ANR	7755995	ArgumentList	"""serial: write addr=0x%02x val=0x%02x\\n"""		7755973	1					
ANR	7755996	Argument	"""serial: write addr=0x%02x val=0x%02x\\n"""		7755973	0					
ANR	7755997	PrimaryExpression	"""serial: write addr=0x%02x val=0x%02x\\n"""		7755973	0					
ANR	7755998	Argument	addr		7755973	1					
ANR	7755999	Identifier	addr		7755973	0					
ANR	7756000	Argument	val		7755973	2					
ANR	7756001	Identifier	val		7755973	0					
ANR	7756002	SwitchStatement	switch ( addr )		7755973	4					
ANR	7756003	Condition	addr	19:11:256:259	7755973	0	True				
ANR	7756004	Identifier	addr		7755973	0					
ANR	7756005	CompoundStatement		17:17:185:185	7755973	1					
ANR	7756006	Label	default :	21:4:269:276	7755973	0	True				
ANR	7756007	Identifier	default		7755973	0					
ANR	7756008	Label	case 0 :	23:4:283:289	7755973	1	True				
ANR	7756009	IfStatement	if ( s -> lcr & UART_LCR_DLAB )		7755973	2					
ANR	7756010	Condition	s -> lcr & UART_LCR_DLAB	25:12:304:325	7755973	0	True				
ANR	7756011	BitAndExpression	s -> lcr & UART_LCR_DLAB		7755973	0		&			
ANR	7756012	PtrMemberAccess	s -> lcr		7755973	0					
ANR	7756013	Identifier	s		7755973	0					
ANR	7756014	Identifier	lcr		7755973	1					
ANR	7756015	Identifier	UART_LCR_DLAB		7755973	1					
ANR	7756016	CompoundStatement		23:36:251:251	7755973	1					
ANR	7756017	ExpressionStatement	s -> divider = ( s -> divider & 0xff00 ) | val	27:12:343:383	7755973	0	True				
ANR	7756018	AssignmentExpression	s -> divider = ( s -> divider & 0xff00 ) | val		7755973	0		=			
ANR	7756019	PtrMemberAccess	s -> divider		7755973	0					
ANR	7756020	Identifier	s		7755973	0					
ANR	7756021	Identifier	divider		7755973	1					
ANR	7756022	InclusiveOrExpression	( s -> divider & 0xff00 ) | val		7755973	1		|			
ANR	7756023	BitAndExpression	s -> divider & 0xff00		7755973	0		&			
ANR	7756024	PtrMemberAccess	s -> divider		7755973	0					
ANR	7756025	Identifier	s		7755973	0					
ANR	7756026	Identifier	divider		7755973	1					
ANR	7756027	PrimaryExpression	0xff00		7755973	1					
ANR	7756028	Identifier	val		7755973	1					
ANR	7756029	ExpressionStatement	serial_update_parameters ( s )	29:12:398:425	7755973	1	True				
ANR	7756030	CallExpression	serial_update_parameters ( s )		7755973	0					
ANR	7756031	Callee	serial_update_parameters		7755973	0					
ANR	7756032	Identifier	serial_update_parameters		7755973	0					
ANR	7756033	ArgumentList	s		7755973	1					
ANR	7756034	Argument	s		7755973	0					
ANR	7756035	Identifier	s		7755973	0					
ANR	7756036	ElseStatement	else		7755973	0					
ANR	7756037	CompoundStatement		29:15:366:366	7755973	0					
ANR	7756038	ExpressionStatement	s -> thr_ipending = 0	33:12:458:477	7755973	0	True				
ANR	7756039	AssignmentExpression	s -> thr_ipending = 0		7755973	0		=			
ANR	7756040	PtrMemberAccess	s -> thr_ipending		7755973	0					
ANR	7756041	Identifier	s		7755973	0					
ANR	7756042	Identifier	thr_ipending		7755973	1					
ANR	7756043	PrimaryExpression	0		7755973	1					
ANR	7756044	ExpressionStatement	s -> lsr &= ~UART_LSR_THRE	35:12:492:516	7755973	1	True				
ANR	7756045	AssignmentExpression	s -> lsr &= ~UART_LSR_THRE		7755973	0		&=			
ANR	7756046	PtrMemberAccess	s -> lsr		7755973	0					
ANR	7756047	Identifier	s		7755973	0					
ANR	7756048	Identifier	lsr		7755973	1					
ANR	7756049	Identifier	~UART_LSR_THRE		7755973	1					
ANR	7756050	ExpressionStatement	serial_update_irq ( s )	37:12:531:551	7755973	2	True				
ANR	7756051	CallExpression	serial_update_irq ( s )		7755973	0					
ANR	7756052	Callee	serial_update_irq		7755973	0					
ANR	7756053	Identifier	serial_update_irq		7755973	0					
ANR	7756054	ArgumentList	s		7755973	1					
ANR	7756055	Argument	s		7755973	0					
ANR	7756056	Identifier	s		7755973	0					
ANR	7756057	ExpressionStatement	ch = val	39:12:566:574	7755973	3	True				
ANR	7756058	AssignmentExpression	ch = val		7755973	0		=			
ANR	7756059	Identifier	ch		7755973	0					
ANR	7756060	Identifier	val		7755973	1					
ANR	7756061	IfStatement	if ( ! ( s -> mcr & UART_MCR_LOOP ) )		7755973	4					
ANR	7756062	Condition	! ( s -> mcr & UART_MCR_LOOP )	41:16:593:617	7755973	0	True				
ANR	7756063	UnaryOperationExpression	! ( s -> mcr & UART_MCR_LOOP )		7755973	0					
ANR	7756064	UnaryOperator	!		7755973	0					
ANR	7756065	BitAndExpression	s -> mcr & UART_MCR_LOOP		7755973	1		&			
ANR	7756066	PtrMemberAccess	s -> mcr		7755973	0					
ANR	7756067	Identifier	s		7755973	0					
ANR	7756068	Identifier	mcr		7755973	1					
ANR	7756069	Identifier	UART_MCR_LOOP		7755973	1					
ANR	7756070	CompoundStatement		39:43:543:543	7755973	1					
ANR	7756071	ExpressionStatement	"qemu_chr_write ( s -> chr , & ch , 1 )"	45:16:703:733	7755973	0	True				
ANR	7756072	CallExpression	"qemu_chr_write ( s -> chr , & ch , 1 )"		7755973	0					
ANR	7756073	Callee	qemu_chr_write		7755973	0					
ANR	7756074	Identifier	qemu_chr_write		7755973	0					
ANR	7756075	ArgumentList	s -> chr		7755973	1					
ANR	7756076	Argument	s -> chr		7755973	0					
ANR	7756077	PtrMemberAccess	s -> chr		7755973	0					
ANR	7756078	Identifier	s		7755973	0					
ANR	7756079	Identifier	chr		7755973	1					
ANR	7756080	Argument	& ch		7755973	1					
ANR	7756081	UnaryOperationExpression	& ch		7755973	0					
ANR	7756082	UnaryOperator	&		7755973	0					
ANR	7756083	Identifier	ch		7755973	1					
ANR	7756084	Argument	1		7755973	2					
ANR	7756085	PrimaryExpression	1		7755973	0					
ANR	7756086	ElseStatement	else		7755973	0					
ANR	7756087	CompoundStatement		45:19:678:678	7755973	0					
ANR	7756088	ExpressionStatement	"serial_receive_byte ( s , ch )"	51:16:848:874	7755973	0	True				
ANR	7756089	CallExpression	"serial_receive_byte ( s , ch )"		7755973	0					
ANR	7756090	Callee	serial_receive_byte		7755973	0					
ANR	7756091	Identifier	serial_receive_byte		7755973	0					
ANR	7756092	ArgumentList	s		7755973	1					
ANR	7756093	Argument	s		7755973	0					
ANR	7756094	Identifier	s		7755973	0					
ANR	7756095	Argument	ch		7755973	1					
ANR	7756096	Identifier	ch		7755973	0					
ANR	7756097	IfStatement	if ( s -> tx_burst > 0 )		7755973	5					
ANR	7756098	Condition	s -> tx_burst > 0	55:16:908:922	7755973	0	True				
ANR	7756099	RelationalExpression	s -> tx_burst > 0		7755973	0		>			
ANR	7756100	PtrMemberAccess	s -> tx_burst		7755973	0					
ANR	7756101	Identifier	s		7755973	0					
ANR	7756102	Identifier	tx_burst		7755973	1					
ANR	7756103	PrimaryExpression	0		7755973	1					
ANR	7756104	CompoundStatement		53:33:848:848	7755973	1					
ANR	7756105	ExpressionStatement	s -> tx_burst --	57:16:944:957	7755973	0	True				
ANR	7756106	PostIncDecOperationExpression	s -> tx_burst --		7755973	0					
ANR	7756107	PtrMemberAccess	s -> tx_burst		7755973	0					
ANR	7756108	Identifier	s		7755973	0					
ANR	7756109	Identifier	tx_burst		7755973	1					
ANR	7756110	IncDec	--		7755973	1					
ANR	7756111	ExpressionStatement	serial_tx_done ( s )	59:16:976:993	7755973	1	True				
ANR	7756112	CallExpression	serial_tx_done ( s )		7755973	0					
ANR	7756113	Callee	serial_tx_done		7755973	0					
ANR	7756114	Identifier	serial_tx_done		7755973	0					
ANR	7756115	ArgumentList	s		7755973	1					
ANR	7756116	Argument	s		7755973	0					
ANR	7756117	Identifier	s		7755973	0					
ANR	7756118	ElseStatement	else		7755973	0					
ANR	7756119	IfStatement	if ( s -> tx_burst == 0 )		7755973	0					
ANR	7756120	Condition	s -> tx_burst == 0	61:23:1019:1034	7755973	0	True				
ANR	7756121	EqualityExpression	s -> tx_burst == 0		7755973	0		==			
ANR	7756122	PtrMemberAccess	s -> tx_burst		7755973	0					
ANR	7756123	Identifier	s		7755973	0					
ANR	7756124	Identifier	tx_burst		7755973	1					
ANR	7756125	PrimaryExpression	0		7755973	1					
ANR	7756126	CompoundStatement		59:41:960:960	7755973	1					
ANR	7756127	ExpressionStatement	s -> tx_burst --	63:16:1056:1069	7755973	0	True				
ANR	7756128	PostIncDecOperationExpression	s -> tx_burst --		7755973	0					
ANR	7756129	PtrMemberAccess	s -> tx_burst		7755973	0					
ANR	7756130	Identifier	s		7755973	0					
ANR	7756131	Identifier	tx_burst		7755973	1					
ANR	7756132	IncDec	--		7755973	1					
ANR	7756133	ExpressionStatement	"qemu_mod_timer ( s -> tx_timer , qemu_get_clock ( vm_clock ) + ticks_per_sec * THROTTLE_TX_INTERVAL / 1000 )"	65:16:1088:1219	7755973	1	True				
ANR	7756134	CallExpression	"qemu_mod_timer ( s -> tx_timer , qemu_get_clock ( vm_clock ) + ticks_per_sec * THROTTLE_TX_INTERVAL / 1000 )"		7755973	0					
ANR	7756135	Callee	qemu_mod_timer		7755973	0					
ANR	7756136	Identifier	qemu_mod_timer		7755973	0					
ANR	7756137	ArgumentList	s -> tx_timer		7755973	1					
ANR	7756138	Argument	s -> tx_timer		7755973	0					
ANR	7756139	PtrMemberAccess	s -> tx_timer		7755973	0					
ANR	7756140	Identifier	s		7755973	0					
ANR	7756141	Identifier	tx_timer		7755973	1					
ANR	7756142	Argument	qemu_get_clock ( vm_clock ) + ticks_per_sec * THROTTLE_TX_INTERVAL / 1000		7755973	1					
ANR	7756143	AdditiveExpression	qemu_get_clock ( vm_clock ) + ticks_per_sec * THROTTLE_TX_INTERVAL / 1000		7755973	0		+			
ANR	7756144	CallExpression	qemu_get_clock ( vm_clock )		7755973	0					
ANR	7756145	Callee	qemu_get_clock		7755973	0					
ANR	7756146	Identifier	qemu_get_clock		7755973	0					
ANR	7756147	ArgumentList	vm_clock		7755973	1					
ANR	7756148	Argument	vm_clock		7755973	0					
ANR	7756149	Identifier	vm_clock		7755973	0					
ANR	7756150	MultiplicativeExpression	ticks_per_sec * THROTTLE_TX_INTERVAL / 1000		7755973	1		*			
ANR	7756151	Identifier	ticks_per_sec		7755973	0					
ANR	7756152	MultiplicativeExpression	THROTTLE_TX_INTERVAL / 1000		7755973	1		/			
ANR	7756153	Identifier	THROTTLE_TX_INTERVAL		7755973	0					
ANR	7756154	PrimaryExpression	1000		7755973	1					
ANR	7756155	BreakStatement	break ;	73:8:1256:1261	7755973	3	True				
ANR	7756156	Label	case 1 :	75:4:1268:1274	7755973	4	True				
ANR	7756157	IfStatement	if ( s -> lcr & UART_LCR_DLAB )		7755973	5					
ANR	7756158	Condition	s -> lcr & UART_LCR_DLAB	77:12:1289:1310	7755973	0	True				
ANR	7756159	BitAndExpression	s -> lcr & UART_LCR_DLAB		7755973	0		&			
ANR	7756160	PtrMemberAccess	s -> lcr		7755973	0					
ANR	7756161	Identifier	s		7755973	0					
ANR	7756162	Identifier	lcr		7755973	1					
ANR	7756163	Identifier	UART_LCR_DLAB		7755973	1					
ANR	7756164	CompoundStatement		75:36:1236:1236	7755973	1					
ANR	7756165	ExpressionStatement	s -> divider = ( s -> divider & 0x00ff ) | ( val << 8 )	79:12:1328:1375	7755973	0	True				
ANR	7756166	AssignmentExpression	s -> divider = ( s -> divider & 0x00ff ) | ( val << 8 )		7755973	0		=			
ANR	7756167	PtrMemberAccess	s -> divider		7755973	0					
ANR	7756168	Identifier	s		7755973	0					
ANR	7756169	Identifier	divider		7755973	1					
ANR	7756170	InclusiveOrExpression	( s -> divider & 0x00ff ) | ( val << 8 )		7755973	1		|			
ANR	7756171	BitAndExpression	s -> divider & 0x00ff		7755973	0		&			
ANR	7756172	PtrMemberAccess	s -> divider		7755973	0					
ANR	7756173	Identifier	s		7755973	0					
ANR	7756174	Identifier	divider		7755973	1					
ANR	7756175	PrimaryExpression	0x00ff		7755973	1					
ANR	7756176	ShiftExpression	val << 8		7755973	1		<<			
ANR	7756177	Identifier	val		7755973	0					
ANR	7756178	PrimaryExpression	8		7755973	1					
ANR	7756179	ExpressionStatement	serial_update_parameters ( s )	81:12:1390:1417	7755973	1	True				
ANR	7756180	CallExpression	serial_update_parameters ( s )		7755973	0					
ANR	7756181	Callee	serial_update_parameters		7755973	0					
ANR	7756182	Identifier	serial_update_parameters		7755973	0					
ANR	7756183	ArgumentList	s		7755973	1					
ANR	7756184	Argument	s		7755973	0					
ANR	7756185	Identifier	s		7755973	0					
ANR	7756186	ElseStatement	else		7755973	0					
ANR	7756187	CompoundStatement		81:15:1358:1358	7755973	0					
ANR	7756188	ExpressionStatement	s -> ier = val & 0x0f	85:12:1450:1469	7755973	0	True				
ANR	7756189	AssignmentExpression	s -> ier = val & 0x0f		7755973	0		=			
ANR	7756190	PtrMemberAccess	s -> ier		7755973	0					
ANR	7756191	Identifier	s		7755973	0					
ANR	7756192	Identifier	ier		7755973	1					
ANR	7756193	BitAndExpression	val & 0x0f		7755973	1		&			
ANR	7756194	Identifier	val		7755973	0					
ANR	7756195	PrimaryExpression	0x0f		7755973	1					
ANR	7756196	IfStatement	if ( s -> lsr & UART_LSR_THRE )		7755973	1					
ANR	7756197	Condition	s -> lsr & UART_LSR_THRE	87:16:1488:1509	7755973	0	True				
ANR	7756198	BitAndExpression	s -> lsr & UART_LSR_THRE		7755973	0		&			
ANR	7756199	PtrMemberAccess	s -> lsr		7755973	0					
ANR	7756200	Identifier	s		7755973	0					
ANR	7756201	Identifier	lsr		7755973	1					
ANR	7756202	Identifier	UART_LSR_THRE		7755973	1					
ANR	7756203	CompoundStatement		85:40:1435:1435	7755973	1					
ANR	7756204	ExpressionStatement	s -> thr_ipending = 1	89:16:1531:1550	7755973	0	True				
ANR	7756205	AssignmentExpression	s -> thr_ipending = 1		7755973	0		=			
ANR	7756206	PtrMemberAccess	s -> thr_ipending		7755973	0					
ANR	7756207	Identifier	s		7755973	0					
ANR	7756208	Identifier	thr_ipending		7755973	1					
ANR	7756209	PrimaryExpression	1		7755973	1					
ANR	7756210	ExpressionStatement	serial_update_irq ( s )	93:12:1580:1600	7755973	2	True				
ANR	7756211	CallExpression	serial_update_irq ( s )		7755973	0					
ANR	7756212	Callee	serial_update_irq		7755973	0					
ANR	7756213	Identifier	serial_update_irq		7755973	0					
ANR	7756214	ArgumentList	s		7755973	1					
ANR	7756215	Argument	s		7755973	0					
ANR	7756216	Identifier	s		7755973	0					
ANR	7756217	BreakStatement	break ;	97:8:1622:1627	7755973	6	True				
ANR	7756218	Label	case 2 :	99:4:1634:1640	7755973	7	True				
ANR	7756219	BreakStatement	break ;	101:8:1651:1656	7755973	8	True				
ANR	7756220	Label	case 3 :	103:4:1663:1669	7755973	9	True				
ANR	7756221	CompoundStatement		105:12:1618:1634	7755973	10					
ANR	7756222	IdentifierDeclStatement	int break_enable ;	107:12:1695:1711	7755973	0	True				
ANR	7756223	IdentifierDecl	break_enable		7755973	0					
ANR	7756224	IdentifierDeclType	int		7755973	0					
ANR	7756225	Identifier	break_enable		7755973	1					
ANR	7756226	ExpressionStatement	s -> lcr = val	109:12:1726:1738	7755973	1	True				
ANR	7756227	AssignmentExpression	s -> lcr = val		7755973	0		=			
ANR	7756228	PtrMemberAccess	s -> lcr		7755973	0					
ANR	7756229	Identifier	s		7755973	0					
ANR	7756230	Identifier	lcr		7755973	1					
ANR	7756231	Identifier	val		7755973	1					
ANR	7756232	ExpressionStatement	serial_update_parameters ( s )	111:12:1753:1780	7755973	2	True				
ANR	7756233	CallExpression	serial_update_parameters ( s )		7755973	0					
ANR	7756234	Callee	serial_update_parameters		7755973	0					
ANR	7756235	Identifier	serial_update_parameters		7755973	0					
ANR	7756236	ArgumentList	s		7755973	1					
ANR	7756237	Argument	s		7755973	0					
ANR	7756238	Identifier	s		7755973	0					
ANR	7756239	ExpressionStatement	break_enable = ( val >> 6 ) & 1	113:12:1795:1824	7755973	3	True				
ANR	7756240	AssignmentExpression	break_enable = ( val >> 6 ) & 1		7755973	0		=			
ANR	7756241	Identifier	break_enable		7755973	0					
ANR	7756242	BitAndExpression	( val >> 6 ) & 1		7755973	1		&			
ANR	7756243	ShiftExpression	val >> 6		7755973	0		>>			
ANR	7756244	Identifier	val		7755973	0					
ANR	7756245	PrimaryExpression	6		7755973	1					
ANR	7756246	PrimaryExpression	1		7755973	1					
ANR	7756247	IfStatement	if ( break_enable != s -> last_break_enable )		7755973	4					
ANR	7756248	Condition	break_enable != s -> last_break_enable	115:16:1843:1878	7755973	0	True				
ANR	7756249	EqualityExpression	break_enable != s -> last_break_enable		7755973	0		!=			
ANR	7756250	Identifier	break_enable		7755973	0					
ANR	7756251	PtrMemberAccess	s -> last_break_enable		7755973	1					
ANR	7756252	Identifier	s		7755973	0					
ANR	7756253	Identifier	last_break_enable		7755973	1					
ANR	7756254	CompoundStatement		113:54:1804:1804	7755973	1					
ANR	7756255	ExpressionStatement	s -> last_break_enable = break_enable	117:16:1900:1935	7755973	0	True				
ANR	7756256	AssignmentExpression	s -> last_break_enable = break_enable		7755973	0		=			
ANR	7756257	PtrMemberAccess	s -> last_break_enable		7755973	0					
ANR	7756258	Identifier	s		7755973	0					
ANR	7756259	Identifier	last_break_enable		7755973	1					
ANR	7756260	Identifier	break_enable		7755973	1					
ANR	7756261	ExpressionStatement	"qemu_chr_ioctl ( s -> chr , CHR_IOCTL_SERIAL_SET_BREAK , & break_enable )"	119:16:1954:2051	7755973	1	True				
ANR	7756262	CallExpression	"qemu_chr_ioctl ( s -> chr , CHR_IOCTL_SERIAL_SET_BREAK , & break_enable )"		7755973	0					
ANR	7756263	Callee	qemu_chr_ioctl		7755973	0					
ANR	7756264	Identifier	qemu_chr_ioctl		7755973	0					
ANR	7756265	ArgumentList	s -> chr		7755973	1					
ANR	7756266	Argument	s -> chr		7755973	0					
ANR	7756267	PtrMemberAccess	s -> chr		7755973	0					
ANR	7756268	Identifier	s		7755973	0					
ANR	7756269	Identifier	chr		7755973	1					
ANR	7756270	Argument	CHR_IOCTL_SERIAL_SET_BREAK		7755973	1					
ANR	7756271	Identifier	CHR_IOCTL_SERIAL_SET_BREAK		7755973	0					
ANR	7756272	Argument	& break_enable		7755973	2					
ANR	7756273	UnaryOperationExpression	& break_enable		7755973	0					
ANR	7756274	UnaryOperator	&		7755973	0					
ANR	7756275	Identifier	break_enable		7755973	1					
ANR	7756276	BreakStatement	break ;	127:8:2088:2093	7755973	11	True				
ANR	7756277	Label	case 4 :	129:4:2100:2106	7755973	12	True				
ANR	7756278	ExpressionStatement	s -> mcr = val & 0x1f	131:8:2117:2136	7755973	13	True				
ANR	7756279	AssignmentExpression	s -> mcr = val & 0x1f		7755973	0		=			
ANR	7756280	PtrMemberAccess	s -> mcr		7755973	0					
ANR	7756281	Identifier	s		7755973	0					
ANR	7756282	Identifier	mcr		7755973	1					
ANR	7756283	BitAndExpression	val & 0x1f		7755973	1		&			
ANR	7756284	Identifier	val		7755973	0					
ANR	7756285	PrimaryExpression	0x1f		7755973	1					
ANR	7756286	BreakStatement	break ;	133:8:2147:2152	7755973	14	True				
ANR	7756287	Label	case 5 :	135:4:2159:2165	7755973	15	True				
ANR	7756288	BreakStatement	break ;	137:8:2176:2181	7755973	16	True				
ANR	7756289	Label	case 6 :	139:4:2188:2194	7755973	17	True				
ANR	7756290	BreakStatement	break ;	141:8:2205:2210	7755973	18	True				
ANR	7756291	Label	case 7 :	143:4:2217:2223	7755973	19	True				
ANR	7756292	ExpressionStatement	s -> scr = val	145:8:2234:2246	7755973	20	True				
ANR	7756293	AssignmentExpression	s -> scr = val		7755973	0		=			
ANR	7756294	PtrMemberAccess	s -> scr		7755973	0					
ANR	7756295	Identifier	s		7755973	0					
ANR	7756296	Identifier	scr		7755973	1					
ANR	7756297	Identifier	val		7755973	1					
ANR	7756298	BreakStatement	break ;	147:8:2257:2262	7755973	21	True				
ANR	7756299	ReturnType	static void		7755973	1					
ANR	7756300	Identifier	serial_ioport_write		7755973	2					
ANR	7756301	ParameterList	"void * opaque , uint32_t addr , uint32_t val"		7755973	3					
ANR	7756302	Parameter	void * opaque	1:32:32:43	7755973	0	True				
ANR	7756303	ParameterType	void *		7755973	0					
ANR	7756304	Identifier	opaque		7755973	1					
ANR	7756305	Parameter	uint32_t addr	1:46:46:58	7755973	1	True				
ANR	7756306	ParameterType	uint32_t		7755973	0					
ANR	7756307	Identifier	addr		7755973	1					
ANR	7756308	Parameter	uint32_t val	1:61:61:72	7755973	2	True				
ANR	7756309	ParameterType	uint32_t		7755973	0					
ANR	7756310	Identifier	val		7755973	1					
ANR	7756311	CFGEntryNode	ENTRY		7755973		True				
ANR	7756312	CFGExitNode	EXIT		7755973		True				
ANR	7756313	Symbol	UART_LCR_DLAB		7755973						
ANR	7756314	Symbol	s -> tx_burst		7755973						
ANR	7756315	Symbol	s -> ier		7755973						
ANR	7756316	Symbol	s -> mcr		7755973						
ANR	7756317	Symbol	s -> lcr		7755973						
ANR	7756318	Symbol	CHR_IOCTL_SERIAL_SET_BREAK		7755973						
ANR	7756319	Symbol	& break_enable		7755973						
ANR	7756320	Symbol	& ch		7755973						
ANR	7756321	Symbol	s -> last_break_enable		7755973						
ANR	7756322	Symbol	vm_clock		7755973						
ANR	7756323	Symbol	s -> tx_timer		7755973						
ANR	7756324	Symbol	qemu_get_clock		7755973						
ANR	7756325	Symbol	ticks_per_sec		7755973						
ANR	7756326	Symbol	s -> lsr		7755973						
ANR	7756327	Symbol	addr		7755973						
ANR	7756328	Symbol	~UART_LSR_THRE		7755973						
ANR	7756329	Symbol	val		7755973						
ANR	7756330	Symbol	break_enable		7755973						
ANR	7756331	Symbol	opaque		7755973						
ANR	7756332	Symbol	ch		7755973						
ANR	7756333	Symbol	UART_LSR_THRE		7755973						
ANR	7756334	Symbol	s -> divider		7755973						
ANR	7756335	Symbol	s -> thr_ipending		7755973						
ANR	7756336	Symbol	s -> scr		7755973						
ANR	7756337	Symbol	s		7755973						
ANR	7756338	Symbol	s -> chr		7755973						
ANR	7756339	Symbol	UART_MCR_LOOP		7755973						
ANR	7756340	Symbol	THROTTLE_TX_INTERVAL		7755973						
ANR	7756341	Symbol	* s		7755973						
