

================================================================
== Vitis HLS Report for 'update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3'
================================================================
* Date:           Sun Feb  5 17:03:00 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_182_2_VITIS_LOOP_184_3  |        ?|        ?|         6|          4|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    4688|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    41|        0|     914|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     160|    -|
|Register             |        -|     -|      607|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    41|      607|    5762|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3839  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U3840   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |mul_64ns_66ns_129_1_1_U3841           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U3842           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  41|  0|  914|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln182_1_fu_273_p2     |         +|   0|  0|    71|          64|           1|
    |add_ln182_2_fu_361_p2     |         +|   0|  0|    16|           9|           9|
    |add_ln182_3_fu_384_p2     |         +|   0|  0|    16|           9|           9|
    |add_ln182_fu_264_p2       |         +|   0|  0|   107|          96|           1|
    |add_ln184_fu_525_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln186_1_fu_443_p2     |         +|   0|  0|    47|          40|          40|
    |add_ln186_2_fu_513_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln186_3_fu_519_p2     |         +|   0|  0|    71|          64|          64|
    |add_ln186_4_fu_627_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln186_fu_429_p2       |         +|   0|  0|    39|          39|           7|
    |empty_396_fu_253_p2       |         -|   0|  0|    16|           9|           9|
    |p_mid113_fu_343_p2        |         -|   0|  0|    16|           9|           9|
    |sub_ln186_1_fu_507_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln186_2_fu_621_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln186_fu_423_p2       |         -|   0|  0|    39|          39|          39|
    |cmp23_i_fu_224_p2         |      icmp|   0|  0|    29|          64|          64|
    |cmp23_i_mid1_fu_306_p2    |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln182_fu_259_p2      |      icmp|   0|  0|    39|          96|          96|
    |icmp_ln184_fu_279_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln186_1_fu_651_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln186_fu_557_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln182_1_fu_292_p3  |    select|   0|  0|    63|           1|          64|
    |select_ln182_2_fu_311_p3  |    select|   0|  0|     2|           1|           1|
    |select_ln182_3_fu_376_p3  |    select|   0|  0|     9|           1|           9|
    |select_ln182_fu_284_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  4688|        1823|        1674|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |grp_fu_187_p0                |  14|          3|   64|        192|
    |indvar_flatten_fu_106        |   9|          2|   96|        192|
    |j_2_fu_102                   |   9|          2|   64|        128|
    |k_fu_98                      |   9|          2|   32|         64|
    |ref_tmp_address0             |  20|          4|    6|         24|
    |ref_tmp_d0                   |  14|          3|   64|        192|
    |ref_tmp_we0                  |   9|          2|    8|         16|
    |solver_address0              |  14|          3|   10|         30|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 160|         34|  349|        851|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln186_2_reg_765                   |  64|   0|   64|          0|
    |add_ln186_3_reg_770                   |  61|   0|   64|          3|
    |add_ln186_4_reg_786                   |  61|   0|   64|          3|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |icmp_ln182_reg_742                    |   1|   0|    1|          0|
    |indvar_flatten_fu_106                 |  96|   0|   96|          0|
    |j_2_fu_102                            |  64|   0|   64|          0|
    |k_fu_98                               |  32|   0|   32|          0|
    |mul_i8_reg_791                        |  64|   0|   64|          0|
    |ref_tmp_addr_1_reg_801                |   6|   0|    6|          0|
    |ref_tmp_addr_reg_796                  |   6|   0|    6|          0|
    |select_ln182_2_reg_746                |   1|   0|    1|          0|
    |select_ln182_2_reg_746_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln186_reg_776                   |  64|   0|   64|          0|
    |zext_ln180_2_cast_reg_736             |  32|   0|   64|         32|
    |zext_ln182_cast_reg_731               |  35|   0|   40|          5|
    |zext_ln186_mid2_v_reg_750             |   6|   0|    6|          0|
    |zext_ln188_mid2_v_reg_755             |   6|   0|    6|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 607|   0|  650|         43|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_182_2_VITIS_LOOP_184_3|  return value|
|zext_ln180_2      |   in|   32|     ap_none|                                       zext_ln180_2|        scalar|
|mul_ln180         |   in|   96|     ap_none|                                          mul_ln180|        scalar|
|p_cast5           |   in|   32|     ap_none|                                            p_cast5|        scalar|
|empty             |   in|    9|     ap_none|                                              empty|        scalar|
|trunc_ln9         |   in|    9|     ap_none|                                          trunc_ln9|        scalar|
|zext_ln182        |   in|   35|     ap_none|                                         zext_ln182|        scalar|
|solver_address0   |  out|   10|   ap_memory|                                             solver|         array|
|solver_ce0        |  out|    1|   ap_memory|                                             solver|         array|
|solver_q0         |   in|  448|   ap_memory|                                             solver|         array|
|ref_tmp_address0  |  out|    6|   ap_memory|                                            ref_tmp|         array|
|ref_tmp_ce0       |  out|    1|   ap_memory|                                            ref_tmp|         array|
|ref_tmp_we0       |  out|    8|   ap_memory|                                            ref_tmp|         array|
|ref_tmp_d0        |  out|   64|   ap_memory|                                            ref_tmp|         array|
|ref_tmp_q0        |   in|   64|   ap_memory|                                            ref_tmp|         array|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

