$date
	Thu Sep 22 10:30:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module q $end
$var wire 4 # g [3:0] $end
$var wire 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b111 #
b111 "
b1 !
$end
#20
b110 !
b110 $
b1010 "
b1010 #
#40
