<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="memRead" language="c" vlnv="xilinx.com:hls:memRead:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -D VGG16 -I /home/zhoujw/FPGA/PipeCNN/project_xilinx/device" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
      <port name="BIAS_OUT" mode="write_only" dataWidth="16" portType="stream"/>
      <port name="WEIGHT_OUT" mode="write_only" dataWidth="64" portType="stream"/>
      <port name="DATA_OUT" mode="write_only" dataWidth="64" portType="stream"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="data_dim1" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="data_dim2" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="data_dim1xdim2" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
      <arg name="weight_dim1" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="weight_dim2" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="weight_dim3" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
      <arg name="weight_dim4_div_lane" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x2" type="unsigned int"/>
      <arg name="weight_dim1x2" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="weight_dim1x2x3" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="conv_x" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="stride" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="padding" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="split" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="group_num_x" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="group_num_y" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="group_rem_size_x" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="group_rem_size_xyz" addressQualifier="0" id="16" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="win_size_x" addressQualifier="0" id="17" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="win_size_y" addressQualifier="0" id="18" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="win_size_xyz" addressQualifier="0" id="19" port="S_AXI_CONTROL" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="bottom" addressQualifier="1" id="20" port="M_AXI_GMEM0" size="0x8" offset="0xB0" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="weights" addressQualifier="1" id="21" port="M_AXI_GMEM1" size="0x8" offset="0xBC" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="bias" addressQualifier="1" id="22" port="M_AXI_GMEM2" size="0x8" offset="0xC8" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="bias_out" addressQualifier="4" id="23" port="BIAS_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;16>, 0, 0, 0>, 0>&amp;" memSize="0x2" origName="bias_out" origUse="variable"/>
      <arg name="weight_out" addressQualifier="4" id="24" port="WEIGHT_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="weight_out" origUse="variable"/>
      <arg name="data_out" addressQualifier="4" id="25" port="DATA_OUT" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;hls::axis&lt;ap_uint&lt;64>, 0, 0, 0>, 0>&amp;" memSize="0x8" origName="data_out" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
