module random_num_gen (
		input logic Clk,
		input logic Reset,  //assume active high
		input logic[9:0] car1_pos,
		input logic[9:0] car2_pos,
		output logic[9:0] random_num
		);
		
		//internal logic
		logic[9:0] counter = 10'b0;
		
		always_ff @ (posedge Clk or posedge Reset)
		begin
			if(Reset)
			begin
				random_num <= 10'b0;
				counter <= 10'b0;
			end
			
			else
			begin
				if(counter == 1000)
					counter <= 0;
				random_num <= car1_pos ^ car2_pos & counter;
				counter <= counter + 1;
			end
		end


endmodule
