// Seed: 1884993593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0(id_6),
      .id_1(id_4 ^ 1),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_1),
      .id_5(1'd0),
      .id_6(1),
      .id_7(1'd0),
      .id_8(1 == id_2)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2
);
  assign id_0 = ~id_1;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
