/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [34:0] _05_;
  reg [13:0] _06_;
  wire [5:0] _07_;
  wire [6:0] _08_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [42:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [18:0] celloutsig_0_76z;
  wire [2:0] celloutsig_0_7z;
  wire [24:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [34:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z[0] ? _01_ : _00_;
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? in_data[102] : celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? celloutsig_1_1z : _02_;
  assign celloutsig_0_11z = in_data[16] ? celloutsig_0_1z : celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_5z ? celloutsig_0_6z : celloutsig_0_21z[0];
  assign celloutsig_0_36z = ~(celloutsig_0_3z[3] & celloutsig_0_32z);
  assign celloutsig_0_23z = ~(celloutsig_0_7z[0] & _03_);
  assign celloutsig_0_75z = ~(celloutsig_0_37z | celloutsig_0_49z[33]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[77]);
  assign celloutsig_0_0z = ~in_data[16];
  assign celloutsig_0_40z = ~celloutsig_0_17z;
  assign celloutsig_0_46z = ~celloutsig_0_39z;
  assign celloutsig_0_6z = ~((_04_ | celloutsig_0_5z) & (celloutsig_0_3z[14] | celloutsig_0_3z[13]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_0z[1]) & (_02_ | celloutsig_1_2z));
  assign celloutsig_0_57z = celloutsig_0_11z | celloutsig_0_18z;
  assign celloutsig_0_65z = celloutsig_0_38z | celloutsig_0_21z[0];
  assign celloutsig_1_7z = celloutsig_1_0z[1] | celloutsig_1_5z;
  assign celloutsig_1_1z = in_data[165] ^ in_data[160];
  assign celloutsig_0_25z = in_data[40] ^ celloutsig_0_9z;
  assign celloutsig_0_38z = ~(celloutsig_0_24z ^ celloutsig_0_17z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 14'h0000;
    else _06_ <= { celloutsig_0_61z[1:0], celloutsig_0_20z, celloutsig_0_66z, celloutsig_0_57z };
  reg [5:0] _30_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 6'h00;
    else _30_ <= { celloutsig_1_0z, celloutsig_1_0z };
  assign { _07_[5:2], _02_, _07_[0] } = _30_;
  reg [34:0] _31_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 35'h000000000;
    else _31_ <= in_data[85:51];
  assign { _05_[34:25], _00_, _01_, _05_[22:8], _04_, _05_[6:0] } = _31_;
  reg [6:0] _32_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 7'h00;
    else _32_ <= { celloutsig_0_15z[4], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z };
  assign { _08_[6:2], _03_, _08_[0] } = _32_;
  assign celloutsig_0_61z = celloutsig_0_29z[5:3] & celloutsig_0_27z;
  assign celloutsig_0_3z = in_data[64:50] / { 1'h1, _05_[31:25], _00_, _01_, _05_[22:18] };
  assign celloutsig_0_44z = { celloutsig_0_33z[1:0], celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_37z, celloutsig_0_37z } / { 1'h1, _08_[5:2], _03_, celloutsig_0_7z, celloutsig_0_38z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[110:107], celloutsig_1_7z } / { 1'h1, celloutsig_1_9z[11], celloutsig_1_4z };
  assign celloutsig_0_39z = { in_data[12:7], celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_0z } == { celloutsig_0_15z[6], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_0_16z = { in_data[62:54], celloutsig_0_13z } == { celloutsig_0_10z[13:6], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_4z = { _05_[12:11], celloutsig_0_0z } === { _05_[10:9], celloutsig_0_1z };
  assign celloutsig_1_13z = ! { in_data[142:140], celloutsig_1_2z, celloutsig_1_7z, _07_[5:2], _02_, _07_[0] };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } || { in_data[33:21], celloutsig_0_6z };
  assign celloutsig_0_53z = { celloutsig_0_49z[8:7], celloutsig_0_0z } < { celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_8z[9], celloutsig_0_6z, celloutsig_0_1z } < { in_data[16], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_69z = celloutsig_0_40z & ~(_06_[0]);
  assign celloutsig_0_33z = { _08_[4:2], _03_, celloutsig_0_14z } % { 1'h1, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_26z };
  assign celloutsig_0_86z = { celloutsig_0_76z[8], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_65z } != celloutsig_0_50z[7:1];
  assign celloutsig_0_87z = { celloutsig_0_85z[23:11], celloutsig_0_12z } != { celloutsig_0_85z[19:7], celloutsig_0_22z };
  assign celloutsig_0_22z = { _05_[32:25], _00_, _01_, celloutsig_0_18z, celloutsig_0_4z } != { celloutsig_0_3z[7:3], _08_[6:2], _03_, _08_[0] };
  assign celloutsig_1_9z = - { in_data[173:149], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, _07_[5:2], _02_, _07_[0], celloutsig_1_1z };
  assign celloutsig_0_29z = - { celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_0_34z = _05_[17:14] !== { celloutsig_0_15z[4:2], celloutsig_0_18z };
  assign celloutsig_0_14z = _05_[22:12] !== { in_data[37:32], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_3z[8:5] !== celloutsig_0_3z[3:0];
  assign celloutsig_0_28z = ~ { celloutsig_0_17z, celloutsig_0_22z, _08_[6:2], _03_, _08_[0], celloutsig_0_9z };
  assign celloutsig_0_49z = { _05_[33:25], _00_, _01_, _05_[22:8], _04_, _05_[6:0], celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_46z, celloutsig_0_11z } | { celloutsig_0_21z, celloutsig_0_9z, _05_[34:25], _00_, _01_, _05_[22:8], _04_, _05_[6:0], celloutsig_0_30z };
  assign celloutsig_0_30z = { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_26z } | in_data[6:3];
  assign celloutsig_1_18z = | { celloutsig_1_14z[2], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_1_19z = celloutsig_1_13z & celloutsig_1_4z[1];
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_8z[9:2], celloutsig_0_12z, celloutsig_0_17z } << { _00_, _01_, _05_[22:20], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_33z, celloutsig_0_11z, _08_[6:2], _03_, _08_[0] } >> { celloutsig_0_28z[8:1], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_85z = { celloutsig_0_15z[7:4], celloutsig_0_50z, celloutsig_0_34z, _08_[6:2], _03_, _08_[0], celloutsig_0_53z, celloutsig_0_75z } >> { celloutsig_0_31z[7:3], celloutsig_0_31z[5], celloutsig_0_4z, celloutsig_0_53z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[164:162] >> in_data[151:149];
  assign celloutsig_0_8z = { celloutsig_0_3z[12:4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z } >> { _05_[25], _00_, _01_, _05_[22:12], celloutsig_0_7z };
  assign celloutsig_1_4z = celloutsig_1_0z >> _07_[4:2];
  assign celloutsig_0_21z = celloutsig_0_3z[10:8] >> { celloutsig_0_8z[12], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_24z } >> { celloutsig_0_3z[13:12], celloutsig_0_24z };
  assign celloutsig_0_76z = { celloutsig_0_28z[8:5], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_44z } >>> { _05_[8], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_69z, celloutsig_0_35z };
  assign celloutsig_0_10z = { _05_[31:25], _00_, _01_, _05_[22:19], celloutsig_0_4z, celloutsig_0_6z } >>> { celloutsig_0_8z[14:1], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_3z[7:3], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z } >>> { _00_, _01_, _05_[22:19], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_50z = { celloutsig_0_10z[14:6], celloutsig_0_1z, celloutsig_0_32z } ~^ { celloutsig_0_29z[1:0], celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_36z };
  assign celloutsig_0_7z = { celloutsig_0_3z[4:3], celloutsig_0_4z } ~^ { celloutsig_0_3z[2:1], celloutsig_0_1z };
  assign celloutsig_0_32z = ~((celloutsig_0_16z & celloutsig_0_5z) | celloutsig_0_12z);
  assign celloutsig_0_37z = ~((celloutsig_0_20z[1] & celloutsig_0_31z[9]) | celloutsig_0_33z[3]);
  assign celloutsig_0_66z = ~((celloutsig_0_37z & celloutsig_0_57z) | in_data[83]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z & celloutsig_0_8z[2]) | celloutsig_0_5z);
  assign celloutsig_0_26z = ~((celloutsig_0_6z & in_data[73]) | (celloutsig_0_4z & celloutsig_0_1z));
  assign celloutsig_0_31z[11:3] = ~ { celloutsig_0_28z[7:2], celloutsig_0_27z };
  assign { _05_[24:23], _05_[7] } = { _00_, _01_, _04_ };
  assign _07_[1] = _02_;
  assign _08_[1] = _03_;
  assign celloutsig_0_31z[2:0] = celloutsig_0_31z[5:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
