// Seed: 1257473024
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2
    , id_9,
    input wire id_3,
    input wire id_4
    , id_10,
    output wire id_5,
    output wor id_6,
    output tri id_7
);
  assign id_5 = id_10 == id_2;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  uwire id_7
    , id_11,
    output wand  id_8,
    output wire  id_9
);
  module_0(
      id_3, id_2, id_7, id_7, id_7, id_1, id_8, id_8
  );
  uwire id_12 = id_3;
  xor (id_8, id_6, id_4, id_11, id_7, id_3, id_5);
endmodule : id_13
