Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 10 10:12:59 2017
| Host         : 5CG4363RFZ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              43 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------+------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                  Enable Signal                 |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------+------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  ap_clk_IBUF_BUFG | design_1_i/Zevenseg_0/U0/ap_CS_fsm_state2      | design_1_i/Zevenseg_0/U0/tmp_21_i_reg_488[6]_i_1_n_2 |                2 |              5 |
|  ap_clk_IBUF_BUFG | design_1_i/Zevenseg_0/U0/ap_CS_fsm_state3      |                                                      |                2 |              7 |
|  ap_clk_IBUF_BUFG |                                                |                                                      |                4 |             12 |
|  ap_clk_IBUF_BUFG | design_1_i/Zevenseg_0/U0/display_V_ap_vld      | design_1_i/Zevenseg_0/U0/i_reg_126                   |                7 |             27 |
|  ap_clk_IBUF_BUFG | design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg_n_2_[0] |                                                      |               14 |             36 |
+-------------------+------------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 7      |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


