// Seed: 4099465908
module module_0 (
    input  tri1  id_0,
    output uwire id_1
);
  wire id_3;
  not primCall (id_1, id_0);
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
    , id_7,
    input tri1 id_2,
    output supply1 id_3#(.id_8(id_7)),
    output tri0 id_4,
    output wand id_5
);
  assign id_8 = 1;
  wor id_9 = 1'd0;
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output supply1 id_4
);
  tri1 id_6 = 1;
  assign module_0.id_1 = 0;
endmodule
