

================================================================
== Vitis HLS Report for 'iclarke'
================================================================
* Date:           Tue Feb  1 00:04:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        iclarke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    235|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     169|     52|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     58|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     337|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_33ns_63_2_1_U1  |mul_32s_33ns_63_2_1  |        0|   3|  169|  52|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   3|  169|  52|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_180_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln27_fu_176_p2     |         +|   0|  0|  32|          32|          32|
    |sub_ln26_1_fu_150_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln26_2_fu_232_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln26_fu_134_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln27_1_fu_208_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln27_fu_184_p2     |         -|   0|  0|  32|           1|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4        |        or|   0|  0|   2|           1|           1|
    |ap_block_state5        |        or|   0|  0|   2|           1|           1|
    |phb_clamped_fu_237_p3  |    select|   0|  0|  16|           1|          16|
    |phc_clamped_fu_224_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 235|          90|         197|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |axis_debug_TDATA_blk_n   |   9|          2|    1|          2|
    |current_out_TDATA_blk_n  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         12|    4|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |ia_reg_256            |  32|   0|   32|          0|
    |pha_clamped_reg_272   |  16|   0|   16|          0|
    |phc_clamped_reg_304   |  16|   0|   16|          0|
    |sqt_reg_277           |  32|   0|   32|          0|
    |tmp_reg_289           |   1|   0|    1|          0|
    |trunc_ln26_1_reg_294  |  16|   0|   16|          0|
    |trunc_ln26_2_reg_299  |  16|   0|   16|          0|
    |trunc_ln27_4_reg_284  |  17|   0|   17|          0|
    |trunc_ln27_reg_267    |  17|   0|   17|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 168|   0|  168|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       iclarke|  return value|
|data_in_TDATA       |   in|   64|        axis|       data_in|       pointer|
|data_in_TVALID      |   in|    1|        axis|       data_in|       pointer|
|data_in_TREADY      |  out|    1|        axis|       data_in|       pointer|
|current_out_TDATA   |  out|   64|        axis|   current_out|       pointer|
|current_out_TVALID  |  out|    1|        axis|   current_out|       pointer|
|current_out_TREADY  |   in|    1|        axis|   current_out|       pointer|
|axis_debug_TDATA    |  out|   32|        axis|    axis_debug|       pointer|
|axis_debug_TVALID   |  out|    1|        axis|    axis_debug|       pointer|
|axis_debug_TREADY   |   in|    1|        axis|    axis_debug|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

