library ieee;
use ieee.std_logic_1164.all;

entity 3to8_decoder is
	port (input: in std_logic_vector(2 downto 0);
			output: out std_logic_vector(7 downto 0));
end entity 3to8_decoder;

architecture dec of 3to8_decoder is
begin
	decode_process: process(input)
	begin
		output(0) = not(input(0)) and not(input(1)) and not(input(2));
		output(1) = (input(0)) and not(input(1)) and not(input(2));
		output(2) = not(input(0)) and (input(1)) and not(input(2));
		output(3) = (input(0)) and (input(1)) and not(input(2));
		output(4) = not(input(0)) and not(input(1)) and input(2));
		output(5) = (input(0)) and not(input(1)) and (input(2));
		output(6) = not(input(0)) and (input(1)) and (input(2));
		output(7) = (input(0)) and (input(1)) and (input(2));
	end process;
end dec;