Command: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/prueba3 -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2_Full64; Runtime version R-2020.12-SP2_Full64;  May 24 21:42 2025

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};set ucliCore::support_restore_through_stask_in_verdi 1;cbug::config pretty_print auto;fsdbDumpfile {/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs202012.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP2, Linux x86_64/64bit, 05/23/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* : Create FSDB file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
3211250
ucli% sps_interactive
*Verdi* : Enable RPC Server(3211250)

ucli% ucliCore::getToolPID
3211250
ucli% ucliCore::getToolPID
3211250
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
3211250
ucli% pid
3211268
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.VARGAS_CHAVARRIA_2025.3211250 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\n<VERDI_Terminated>\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\n<VERDI_RESTORE>\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% info procs
ipi_get_str fsdbDumpMDAByFile fsdbDumpMDA echo fsdbDumpMemNow fsdbAutoSwitchDumpfile unknown sps_interactive auto_import stat fsdbDumpfile setenv auto_execok pkg_mkIndex stateVerdiChangeCB fsdbDumpSingle proc_body ipi_begin fsdbDumpoff getenv fsdbDumplimit fsdbDumpPattern ipi_handle ipi_get_prop fsdbDumpvarsByFile fsdbDumpMDAInScope lminus ipi_sim_get ls auto_load_index proc_args fsdbAddRuntimeSignal fsdbDumpSC print_message_info ridbDump fsdbDumpSVAoff fsdbSuppress fsdbDumpvars help fsdbDumpMDAOnChange ipi_control auto_qualify fsdbDumpMem tclPkgUnknown printenv ipi_handle_by_name helpdoc fsdbDumpMemInScope fsdbDumpFinish is_true fsdbDumpon sh fsdbQueryInfo LoadFSDBDumpCmd fsdbDumpPSL fsdbDumpSVA ipi_end wrapperSpecmanSn fsdbDumpSVAon fsdbDumpClassObjectByFile is_false auto_load fsdbDumpPSLon ipi_get_int64 fsdbSubstituteHier ipi_get_value ipi_iterate exit fsdbDumpMemInFile tclLog fsdbDumpflush get_unix_variable mem_debug ipi_scan fsdbDumpPSLoff fsdbDumpClassObject fsdbDumpvarsToFile set_unix_variable bgerror fsdbDumpStrength clock add_group fsdbSwitchDumpfile source add_wave ipi_set_prop unsetenv fsdbDumpvarsES readline fsdbDisplay ipi_handle_free set_group ipi_get quit define_proc_attributes tclPkgSetup fsdbDumpMDANow ipi_init_play_tcl fsdbDumpIO
ucli% set ucliCore::resultTagsForVerdi [list <?special_verdi_begin?> <?special_verdi_end?>]
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: tb_3.sv
activeFrame: 
activeLine: 5
activeScope: universal_register_4bit_tb
activeThread: 
endCol: 0
file: tb_3.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 5
logFilename: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 3211250
scope: universal_register_4bit_tb
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename tb_3.sv
tb_3.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 "universal_register_4bit_tb.dut.clk"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.rst"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.enable"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.mode"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.load"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.serial_in"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.parallel_in"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.serial_out"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.parallel_out"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.width"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.blocks"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.reg_data"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.reg_data_next"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.corrected_data"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.syndrome"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.fault"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p1"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p2"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p3"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p1_next"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p2_next"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p3_next"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p1_corr"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p2_corr"  +all +trace_process;fsdbDumpvars 1 "universal_register_4bit_tb.dut.p3_corr"  +all +trace_process;fsdbDumpflush 
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.clk).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.rst).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.enable).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.mode).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.load).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.serial_in).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.parallel_in).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.serial_out).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.parallel_out).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.width).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.blocks).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.reg_data).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.reg_data_next).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.corrected_data).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.syndrome).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.fault).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p1).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p2).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p3).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p1_next).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p2_next).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p3_next).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p1_corr).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p2_corr).
*Verdi* : Dumping the signal (universal_register_4bit_tb.dut.p3_corr).
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
<slp!&*()_+>

Test 1: Modo SISO
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_3.sv<sls!&*()_+>line: 54<sls!&*()_+>time: 5000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

Test 2: Modo SIPO
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_3.sv<sls!&*()_+>line: 87<sls!&*()_+>time: 175000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

Test 3: Modo PISO
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_3.sv<sls!&*()_+>line: 109<sls!&*()_+>time: 295000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>

Test 4: Modo PIPO
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_3.sv<sls!&*()_+>line: 136<sls!&*()_+>time: 515000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Inyectando errores en reg_parallel de u0 y u2 antes de la carga
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: tb_3.sv<sls!&*()_+>line: 140<sls!&*()_+>time: 515000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
$finish called from file "tb_3.sv", line 147.
$finish at simulation time               555000
Simulation complete, time is 555000 ps.
tb_3.sv, 147 :      $finish;

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
3211250
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 555,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: tb_3.sv
activeFrame: 
activeLine: 147
activeScope: universal_register_4bit_tb
activeThread: 
endCol: 0
file: tb_3.sv
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 147
logFilename: /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/Registro/TSMC_Hamming_8_version2/FLOW/common/rtl/sverilog/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 3211250
scope: universal_register_4bit_tb
startCol: 0
state: stopped
thread: 
time: 555000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename tb_3.sv
tb_3.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 555000 ps
CPU Time:      0.310 seconds;       Data structure size:   0.0Mb
Sun May 25 00:13:46 2025

<VERDI_Terminated>

