{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634930268817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634930268819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 22 15:17:48 2021 " "Processing started: Fri Oct 22 15:17:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634930268819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634930268819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU2 -c CombinedASU2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU2 -c CombinedASU2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634930268819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1634930269261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930269565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634930269565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU2 " "Elaborating entity \"CombinedASU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634930269723 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 176 584 616 208 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1634930269725 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 256 560 592 288 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1634930269725 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sseg.vhd 2 1 " "Using design file sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634930270333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst10 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst10\"" {  } { { "CombinedASU2.bdf" "inst10" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 112 832 1008 192 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634930270338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C.vhd 2 1 " "Using design file C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behaviour " "Found design unit 1: C-Behaviour" {  } { { "C.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/C.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270434 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634930270434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C C:inst9 " "Elaborating entity \"C\" for hierarchy \"C:inst9\"" {  } { { "CombinedASU2.bdf" "inst9" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 80 608 760 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634930270436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ASU.vhd 2 1 " "Using design file ASU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270505 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634930270505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1634930270505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst8 " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst8\"" {  } { { "CombinedASU2.bdf" "inst8" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 96 368 536 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634930270506 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow ASU.vhd(9) " "VHDL Signal Declaration warning at ASU.vhd(9): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(18) " "VHDL Process Statement warning at ASU.vhd(18): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(18) " "VHDL Process Statement warning at ASU.vhd(18): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(19) " "VHDL Process Statement warning at ASU.vhd(19): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(20) " "VHDL Process Statement warning at ASU.vhd(20): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(23) " "VHDL Process Statement warning at ASU.vhd(23): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(24) " "VHDL Process Statement warning at ASU.vhd(24): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ASU.vhd(25) " "VHDL Process Statement warning at ASU.vhd(25): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 3-2/ASU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634930270508 "|CombinedASU2|ASU:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 128 1104 1280 144 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 128 1104 1280 144 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[4\] GND " "Pin \"ledss\[4\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[5\] GND " "Pin \"ledss\[5\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[6\] GND " "Pin \"ledss\[6\]\" is stuck at GND" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 3-2/CombinedASU2.bdf" { { 192 1128 1304 208 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634930271076 "|CombinedASU2|ledss[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634930271076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634930271459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634930271459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634930271806 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634930271806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634930271806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634930271806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634930271962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 22 15:17:51 2021 " "Processing ended: Fri Oct 22 15:17:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634930271962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634930271962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634930271962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634930271962 ""}
