module seven_seg_driver(
    input clk,
    input [7:0] value,
    output reg [6:0] seg,
    output reg [7:0] an
);

reg [3:0] digit;
reg [16:0] refresh_count = 0;
wire sel;

always @(posedge clk) begin
    refresh_count <= refresh_count + 1;
end

assign sel = refresh_count[16];

always @(*) begin
    if (sel) begin
        digit = value[3:0];      // lower 4 bits
        an = 8'b11111110;
    end else begin
        digit = value[7:4];      // upper 4 bits
        an = 8'b11111101;
    end

    case(digit)
        4'h0: seg = 7'b1000000;
        4'h1: seg = 7'b1111001;
        4'h2: seg = 7'b0100100;
        4'h3: seg = 7'b0110000;
        4'h4: seg = 7'b0011001;
        4'h5: seg = 7'b0010010;
        4'h6: seg = 7'b0000010;
        4'h7: seg = 7'b1111000;
        4'h8: seg = 7'b0000000;
        4'h9: seg = 7'b0010000;
        4'hA: seg = 7'b0001000;
        4'hB: seg = 7'b0000011;
        4'hC: seg = 7'b1000110;
        4'hD: seg = 7'b0100001;
        4'hE: seg = 7'b0000110;
        4'hF: seg = 7'b0001110;
    endcase
end

endmodule