D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5

Top level modules:
	Median_filter_5x5

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5_calc

Top level modules:
	Median_filter_5x5_calc

} {} {}} D:/Thesis/Src/test_benches/MedianFilterModule/median_no_image_tb.v {1 {vlog -work work -stats=none D:/Thesis/Src/test_benches/MedianFilterModule/median_no_image_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module median_no_image_tb

Top level modules:
	median_no_image_tb

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sorting_network

Top level modules:
	Sorting_network

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_data_modulate.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_data_modulate.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Median_filter_5x5_data_modulate

Top level modules:
	Median_filter_5x5_data_modulate

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SortAscending5

Top level modules:
	SortAscending5

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/median_no_image.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/median_no_image.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module median_no_image

Top level modules:
	median_no_image

} {} {}} D:/Thesis/Src/modules/MedianFilterModule/Node.v {1 {vlog -work work -stats=none D:/Thesis/Src/modules/MedianFilterModule/Node.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Node

Top level modules:
	Node

} {} {}}
