Warning: Design 'fpu' has '115' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : fpu
Version: U-2022.12-SP7
Date   : Tue Dec 12 15:59:38 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:             150.00
  Critical Path Length:         21.22
  Critical Path Slack:          -2.72
  Critical Path Clk Period:     20.00
  Total Negative Slack:        -30.08
  No. of Violating Paths:       13.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        193
  Leaf Cell Count:               2621
  Buf/Inv Cell Count:             676
  Buf Cell Count:                  32
  Inv Cell Count:                 644
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2621
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19705.651373
  Noncombinational Area:     0.000000
  Buf/Inv Area:           4004.352087
  Total Buffer Area:           436.84
  Total Inverter Area:        3567.51
  Macro/Black Box Area:      0.000000
  Net Area:               1399.853107
  -----------------------------------
  Cell Area:             19705.651373
  Design Area:           21105.504481


  Design Rules
  -----------------------------------
  Total Number of Nets:          2688
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.66
  Logic Optimization:                  5.75
  Mapping Optimization:               50.81
  -----------------------------------------
  Overall Compile Time:               57.68
  Overall Compile Wall Clock Time:    57.95

  --------------------------------------------------------------------

  Design  WNS: 2.72  TNS: 30.08  Number of Violating Paths: 13


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
