static void F_1 ( T_1 V_1 , T_1 V_2 ,\r\nT_1 V_3 )\r\n{\r\nF_2 ( L_1 , V_2 , V_3 ) ;\r\nF_2 ( L_2 ) ;\r\nF_2 ( L_3 ,\r\n( unsigned int ) ( F_3 ( V_1 ) & 0x3f ) ,\r\n( int ) ( F_3 ( V_1 ) >> 6 ) ,\r\n( int ) F_4 ( V_1 ) ,\r\n( int ) F_5 ( V_1 ) ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nT_2 V_1 , V_2 , V_3 ;\r\n#if F_7 ( V_4 ) || F_7 ( V_5 )\r\nV_1 = F_8 ( F_9 ( V_6 ) ) ;\r\n#elif F_7 ( V_7 ) || F_7 ( V_8 )\r\nV_1 = F_8 ( F_9 ( V_9 ) ) ;\r\n#else\r\n#error bus watcher being built for unknown Sibyte SOC!\r\n#endif\r\nif ( ! ( V_1 & 0x7fffffff ) ) {\r\nF_2 ( L_4 ) ;\r\nV_1 = V_10 . V_1 ;\r\nV_2 = V_10 . V_2 ;\r\nV_3 = V_10 . V_3 ;\r\n} else {\r\nV_2 = F_8 ( F_9 ( V_11 ) ) ;\r\nV_3 = F_8 ( F_9 ( V_12 ) ) ;\r\n}\r\nif ( V_1 & ~ ( 1UL << 31 ) )\r\nF_1 ( V_1 , V_2 , V_3 ) ;\r\nelse\r\nF_2 ( L_5 ) ;\r\n}\r\nstatic int F_10 ( struct V_13 * V_14 , void * V_15 )\r\n{\r\nstruct V_16 * V_17 = V_14 -> V_18 ;\r\nF_11 ( V_14 , L_6 ) ;\r\nF_11 ( V_14 , L_7 ) ;\r\nF_12 ( V_14 , L_8 ,\r\nV_17 -> V_19 , V_17 -> V_20 ) ;\r\nF_12 ( V_14 , L_9 ,\r\nV_17 -> V_21 , V_17 -> V_22 ) ;\r\nF_12 ( V_14 , L_10 ,\r\nV_17 -> V_23 , V_17 -> V_24 ) ;\r\nF_12 ( V_14 , L_11 , V_17 -> V_25 ) ;\r\nF_11 ( V_14 , L_2 ) ;\r\nF_12 ( V_14 , L_3 ,\r\n( unsigned int ) ( F_3 ( V_17 -> V_1 ) & 0x3f ) ,\r\n( int ) ( F_3 ( V_17 -> V_1 ) >> 6 ) ,\r\n( int ) F_4 ( V_17 -> V_1 ) ,\r\n( int ) F_5 ( V_17 -> V_1 ) ) ;\r\nif ( V_17 -> V_1 & V_26 )\r\nF_11 ( V_14 , L_12 ) ;\r\nif ( V_17 -> V_27 ) {\r\nF_11 ( V_14 , L_13 ) ;\r\n} else {\r\nV_17 -> V_27 = 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_28 * V_28 , struct V_29 * V_29 )\r\n{\r\nreturn F_14 ( V_29 , F_10 , F_15 ( V_28 ) ) ;\r\n}\r\nstatic void F_16 ( struct V_16 * V_17 )\r\n{\r\nstruct V_30 * V_31 ;\r\nV_31 = F_17 ( L_14 , V_32 | V_33 , NULL ,\r\n& V_34 , V_17 ) ;\r\nif ( ! V_31 ) {\r\nF_2 ( V_35 L_15 ) ;\r\nreturn;\r\n}\r\n}\r\nstatic T_3 F_18 ( int V_36 , void * V_37 )\r\n{\r\nstruct V_16 * V_17 = V_37 ;\r\nunsigned long V_38 ;\r\n#ifdef F_19\r\nint V_39 ;\r\n#endif\r\n#ifdef F_19\r\nF_20 ( V_40 , F_9 ( V_41 ) ) ;\r\nF_20 ( V_42 , F_9 ( V_41 ) ) ;\r\nfor ( V_39 = 0 ; V_39 < 256 * 6 ; V_39 ++ )\r\nF_2 ( L_16 ,\r\n( long long ) F_21 ( F_9 ( V_43 ) ) ) ;\r\nF_20 ( V_44 , F_9 ( V_41 ) ) ;\r\nF_20 ( V_45 , F_9 ( V_41 ) ) ;\r\n#endif\r\nV_17 -> V_1 = F_8 ( F_9 ( V_46 ) ) ;\r\nV_17 -> V_27 = 0 ;\r\nV_17 -> V_2 = V_38 = F_8 ( F_9 ( V_11 ) ) ;\r\nV_17 -> V_19 += F_22 ( V_38 ) ;\r\nV_17 -> V_20 += F_23 ( V_38 ) ;\r\nV_17 -> V_21 += F_24 ( V_38 ) ;\r\nV_17 -> V_22 += F_25 ( V_38 ) ;\r\nF_20 ( 0 , F_9 ( V_11 ) ) ;\r\nV_17 -> V_3 = V_38 = F_8 ( F_9 ( V_12 ) ) ;\r\nV_17 -> V_23 += F_26 ( V_38 ) ;\r\nV_17 -> V_24 += F_27 ( V_38 ) ;\r\nV_17 -> V_25 += F_28 ( V_38 ) ;\r\nF_20 ( 0 , F_9 ( V_12 ) ) ;\r\nreturn V_47 ;\r\n}\r\nint T_4 F_29 ( void )\r\n{\r\nmemset ( & V_10 , 0 , sizeof( struct V_16 ) ) ;\r\nV_10 . V_27 = 1 ;\r\nif ( F_30 ( V_48 , F_18 , 0 , L_17 , & V_10 ) ) {\r\nF_2 ( L_18 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_30 ( V_49 , F_18 , 0 , L_17 , & V_10 ) ) {\r\nF_31 ( V_48 , & V_10 ) ;\r\nF_2 ( L_19 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( F_30 ( V_50 , F_18 , 0 , L_17 , & V_10 ) ) {\r\nF_31 ( V_48 , & V_10 ) ;\r\nF_31 ( V_49 , & V_10 ) ;\r\nF_2 ( L_20 ) ;\r\nreturn - 1 ;\r\n}\r\n#ifdef F_32\r\nF_16 ( & V_10 ) ;\r\n#endif\r\n#ifdef F_19\r\nF_20 ( ( V_51 | V_52 |\r\nV_53 ) ,\r\nF_9 ( V_54 ) ) ;\r\nF_20 ( V_44 , F_9 ( V_41 ) ) ;\r\nF_20 ( V_45 , F_9 ( V_41 ) ) ;\r\n#endif\r\nreturn 0 ;\r\n}
