{
    "altera-kernel-name-restriction": {
        "description": "Description\n\nFinds kernel files and include directives whose filename is\nkernel.cl\n,\nVerilog.cl\n, or\nVHDL.cl\n. The check is case insensitive.\n\nSuch kernel file names cause the offline compiler to generate intermediate\ndesign files that have the same names as certain internal files, which\nleads to a compilation error.\n\nBased on the\nGuidelines for Naming the Kernel\nsection in the\nIntel FPGA SDK for OpenCL Pro Edition: Programming Guide\n.",
        "option": "Static analysis (Clang-Tidy) options are configured via .clang-tidy file.\n\nThis rule has no specific options."
    }
}