{"Rodney Phelps": [["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", "dac", 2000]], "Michael Krasnicki": [["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", "dac", 2000]], "Rob A. Rutenbar": [["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", "dac", 2000], ["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only)", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", "dac", 2000], ["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000], ["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", "dac", 2000]], "L. Richard Carley": [["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", "dac", 2000]], "James R. Hellums": [["A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC", ["Rodney Phelps", "Michael Krasnicki", "Rob A. Rutenbar", "L. Richard Carley", "James R. Hellums"], "https://doi.org/10.1145/337292.337297", "dac", 2000]], "Peter J. Vancorenland": [["Optimal RF design using smart evolutionary algorithms", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", "dac", 2000], ["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000]], "Carl De Ranter": [["Optimal RF design using smart evolutionary algorithms", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", "dac", 2000], ["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000]], "Michiel Steyaert": [["Optimal RF design using smart evolutionary algorithms", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", "dac", 2000], ["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000]], "Georges G. E. Gielen": [["Optimal RF design using smart evolutionary algorithms", ["Peter J. Vancorenland", "Carl De Ranter", "Michiel Steyaert", "Georges G. E. Gielen"], "https://doi.org/10.1145/337292.337299", "dac", 2000], ["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000], ["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000], ["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "Bram De Muer": [["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000]], "Geert Van der Plas": [["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000], ["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000]], "Willy M. C. Sansen": [["CYCLONE: automated design and layout of RF LC-oscillators", ["Carl De Ranter", "Bram De Muer", "Geert Van der Plas", "Peter J. Vancorenland", "Michiel Steyaert", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337301", "dac", 2000], ["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000]], "Carlo Guardiani": [["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", "dac", 2000]], "Sharad Saxena": [["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", "dac", 2000]], "Patrick McNamara": [["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", "dac", 2000]], "Phillip Schumaker": [["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", "dac", 2000]], "Dale Coder": [["An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects", ["Carlo Guardiani", "Sharad Saxena", "Patrick McNamara", "Phillip Schumaker", "Dale Coder"], "https://doi.org/10.1145/337292.337302", "dac", 2000]], "Tao Pi": [["Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits", ["Tao Pi", "C.-J. Richard Shi"], "https://doi.org/10.1145/337292.337304", "dac", 2000]], "C.-J. Richard Shi": [["Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits", ["Tao Pi", "C.-J. Richard Shi"], "https://doi.org/10.1145/337292.337304", "dac", 2000]], "In-Ho Moon": [["To split or to conjoin: the question in image computation", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", "dac", 2000]], "James H. Kukula": [["To split or to conjoin: the question in image computation", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", "dac", 2000]], "Kavita Ravi": [["To split or to conjoin: the question in image computation", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", "dac", 2000], ["Symbolic guided search for CTL model checking", ["Roderick Bloem", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337306", "dac", 2000]], "Fabio Somenzi": [["To split or to conjoin: the question in image computation", ["In-Ho Moon", "James H. Kukula", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337305", "dac", 2000], ["Symbolic guided search for CTL model checking", ["Roderick Bloem", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337306", "dac", 2000], ["Optimizing sequential verification by retiming transformations", ["Gianpiero Cabodi", "Stefano Quer", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337591", "dac", 2000]], "Roderick Bloem": [["Symbolic guided search for CTL model checking", ["Roderick Bloem", "Kavita Ravi", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337306", "dac", 2000]], "Jin Yang": [["Lazy symbolic model checking", ["Jin Yang", "Andreas Tiemeyer"], "https://doi.org/10.1145/337292.337307", "dac", 2000]], "Andreas Tiemeyer": [["Lazy symbolic model checking", ["Jin Yang", "Andreas Tiemeyer"], "https://doi.org/10.1145/337292.337307", "dac", 2000]], "Andreas Hett": [["Distance driven finite state machine traversal", ["Andreas Hett", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/337292.337308", "dac", 2000]], "Christoph Scholl": [["Distance driven finite state machine traversal", ["Andreas Hett", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/337292.337308", "dac", 2000]], "Bernd Becker": [["Distance driven finite state machine traversal", ["Andreas Hett", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/337292.337308", "dac", 2000]], "Indradeep Ghosh": [["Automatic test pattern generation for functional RTL circuits using assignment decision diagrams", ["Indradeep Ghosh", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337309", "dac", 2000]], "Masahiro Fujita": [["Automatic test pattern generation for functional RTL circuits using assignment decision diagrams", ["Indradeep Ghosh", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337309", "dac", 2000], ["Efficient variable ordering using aBDD based sampling", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", "dac", 2000]], "Ian G. Harris": [["Interconnect testing in cluster-based FPGA architectures", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1145/337292.337310", "dac", 2000]], "Russell Tessier": [["Interconnect testing in cluster-based FPGA architectures", ["Ian G. Harris", "Russell Tessier"], "https://doi.org/10.1145/337292.337310", "dac", 2000]], "Ismet Bayraktaroglu": [["Improved fault diagnosis in scan-based BIST via superposition", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/337292.337311", "dac", 2000]], "Alex Orailoglu": [["Improved fault diagnosis in scan-based BIST via superposition", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/337292.337311", "dac", 2000]], "Irith Pomeranz": [["On diagnosis of pattern-dependent delay faults", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/337292.337312", "dac", 2000]], "Sudhakar M. Reddy": [["On diagnosis of pattern-dependent delay faults", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/337292.337312", "dac", 2000]], "Kaushik Gala": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000]], "Vladimir Zolotov": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000], ["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Rajendran Panda": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000], ["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000], ["Current signature compression for IR-drop analysis", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", "dac", 2000], ["Removing user specified false paths from timing graphs", ["David T. Blaauw", "Rajendran Panda", "Abhijit Das"], "https://doi.org/10.1145/337292.337417", "dac", 2000]], "Brian Young": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000]], "Junfeng Wang": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000]], "David T. Blaauw": [["On-chip inductance modeling and analysis", ["Kaushik Gala", "Vladimir Zolotov", "Rajendran Panda", "Brian Young", "Junfeng Wang", "David T. Blaauw"], "https://doi.org/10.1145/337292.337313", "dac", 2000], ["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000], ["Current signature compression for IR-drop analysis", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", "dac", 2000], ["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000], ["Removing user specified false paths from timing graphs", ["David T. Blaauw", "Rajendran Panda", "Abhijit Das"], "https://doi.org/10.1145/337292.337417", "dac", 2000]], "Eileen You": [["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", "dac", 2000]], "Lakshminarasimh Varadadesikan": [["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", "dac", 2000]], "John MacDonald": [["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", "dac", 2000]], "Wieze Xie": [["A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits", ["Eileen You", "Lakshminarasimh Varadadesikan", "John MacDonald", "Wieze Xie"], "https://doi.org/10.1145/337292.337315", "dac", 2000]], "H. Levy": [["A rank-one update method for efficient processing of interconnect parasitics in timing analysis", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", "dac", 2000]], "W. Scott": [["A rank-one update method for efficient processing of interconnect parasitics in timing analysis", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", "dac", 2000]], "Don MacMillen": [["A rank-one update method for efficient processing of interconnect parasitics in timing analysis", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", "dac", 2000]], "Jacob White": [["A rank-one update method for efficient processing of interconnect parasitics in timing analysis", ["H. Levy", "W. Scott", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/337292.337317", "dac", 2000], ["Fast methods for extraction and sparsification of substrate coupling", ["Joe Kanapka", "Joel R. Phillips", "Jacob White"], "https://doi.org/10.1145/337292.337766", "dac", 2000]], "Andrew B. Kahng": [["On switch factor based analysis of coupled RC interconnects", ["Andrew B. Kahng", "Sudhakar Muddu", "Egino Sarto"], "https://doi.org/10.1145/337292.337318", "dac", 2000], ["EDA meets.COM (panel session): how E-services will change the EDA business model", ["Jennifer Smith", "Tom Quan", "Andrew B. Kahng"], "https://doi.org/10.1145/337292.337408", "dac", 2000], ["Can recursive bisection alone produce routable placements?", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/337292.337549", "dac", 2000], ["Practical iterated fill synthesis for CMP uniformity", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", "dac", 2000], ["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000], ["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", "dac", 2000]], "Sudhakar Muddu": [["On switch factor based analysis of coupled RC interconnects", ["Andrew B. Kahng", "Sudhakar Muddu", "Egino Sarto"], "https://doi.org/10.1145/337292.337318", "dac", 2000]], "Egino Sarto": [["On switch factor based analysis of coupled RC interconnects", ["Andrew B. Kahng", "Sudhakar Muddu", "Egino Sarto"], "https://doi.org/10.1145/337292.337318", "dac", 2000]], "Cheming Hu": [["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only)", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", "dac", 2000]], "Mark Horowitz": [["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only)", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", "dac", 2000]], "Stephen Y. Chow": [["Life at the end of CMOS scaling (and beyond) (panel session) (abstract only)", ["Rob A. Rutenbar", "Cheming Hu", "Mark Horowitz", "Stephen Y. Chow"], "https://doi.org/10.1145/337292.337320", "dac", 2000]], "Dirk-Jan Jongeneel": [["Area and search space control for technology mapping", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", "dac", 2000]], "Yosinori Watanabe": [["Area and search space control for technology mapping", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", "dac", 2000], ["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Robert K. Brayton": [["Area and search space control for technology mapping", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", "dac", 2000]], "Ralph H. J. M. Otten": [["Area and search space control for technology mapping", ["Dirk-Jan Jongeneel", "Yosinori Watanabe", "Robert K. Brayton", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/337292.337321", "dac", 2000]], "Congguang Yang": [["BDS: a BDD-based logic optimization system", ["Congguang Yang", "Maciej J. Ciesielski", "Vigyan Singhal"], "https://doi.org/10.1145/337292.337323", "dac", 2000]], "Maciej J. Ciesielski": [["BDS: a BDD-based logic optimization system", ["Congguang Yang", "Maciej J. Ciesielski", "Vigyan Singhal"], "https://doi.org/10.1145/337292.337323", "dac", 2000]], "Vigyan Singhal": [["BDS: a BDD-based logic optimization system", ["Congguang Yang", "Maciej J. Ciesielski", "Vigyan Singhal"], "https://doi.org/10.1145/337292.337323", "dac", 2000]], "Junhyung Um": [["A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/337292.337325", "dac", 2000]], "Taewhan Kim": [["A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/337292.337325", "dac", 2000]], "C. L. Liu": [["A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/337292.337325", "dac", 2000]], "Hai Zhou": [["Optimal low power X OR gate decomposition", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/337292.337326", "dac", 2000]], "D. F. Wong": [["Optimal low power X OR gate decomposition", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/337292.337326", "dac", 2000], ["Maze routing with buffer insertion and wiresizing", ["Minghorng Lai", "D. F. Wong"], "https://doi.org/10.1145/337292.337500", "dac", 2000], ["Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability", ["Ruiqi Tian", "D. F. Wong", "Robert Boone"], "https://doi.org/10.1145/337292.337609", "dac", 2000]], "Seapahn Meguerdichian": [["Watermarking while preserving the critical path", ["Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337328", "dac", 2000]], "Miodrag Potkonjak": [["Watermarking while preserving the critical path", ["Seapahn Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337328", "dac", 2000], ["Efficient error detection, localization, and correction for FPGA-based debugging", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337391", "dac", 2000], ["Forensic engineering techniques for VLSI CAD tools", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", "dac", 2000], ["Fingerprinting intellectual property using constraint-addition", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337586", "dac", 2000], ["Function-level power estimation methodology for microprocessors", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", "dac", 2000]], "Miroslav N. Velev": [["Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337331", "dac", 2000]], "Randal E. Bryant": [["Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337331", "dac", 2000], ["Symbolic timing simulation using cluster scheduling", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337411", "dac", 2000]], "Chung-Yang Huang": [["Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques", ["Chung-Yang Huang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/337292.337333", "dac", 2000]], "Kwang-Ting Cheng": [["Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques", ["Chung-Yang Huang", "Kwang-Ting Cheng"], "https://doi.org/10.1145/337292.337333", "dac", 2000], ["Test challenges for deep sub-micron technologies", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", "dac", 2000]], "Chris Wilson": [["Reliable verification using symbolic simulation with scalar values", ["Chris Wilson", "David L. Dill"], "https://doi.org/10.1145/337292.337336", "dac", 2000]], "David L. Dill": [["Reliable verification using symbolic simulation with scalar values", ["Chris Wilson", "David L. Dill"], "https://doi.org/10.1145/337292.337336", "dac", 2000]], "David W. Currie": [["Automatic formal verification of DSP software", ["David W. Currie", "Alan J. Hu", "Sreeranga P. Rajan"], "https://doi.org/10.1145/337292.337339", "dac", 2000]], "Alan J. Hu": [["Automatic formal verification of DSP software", ["David W. Currie", "Alan J. Hu", "Sreeranga P. Rajan"], "https://doi.org/10.1145/337292.337339", "dac", 2000]], "Sreeranga P. Rajan": [["Automatic formal verification of DSP software", ["David W. Currie", "Alan J. Hu", "Sreeranga P. Rajan"], "https://doi.org/10.1145/337292.337339", "dac", 2000]], "Yervant Zorian": [["System chip test: how will it impact your design?", ["Yervant Zorian", "Erik Jan Marinissen"], "https://doi.org/10.1145/337292.337352", "dac", 2000]], "Erik Jan Marinissen": [["System chip test: how will it impact your design?", ["Yervant Zorian", "Erik Jan Marinissen"], "https://doi.org/10.1145/337292.337352", "dac", 2000]], "Sujit Dey": [["Test challenges for deep sub-micron technologies", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", "dac", 2000], ["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", "dac", 2000], ["Self-test methodology for at-speed test of crosstalk in chip interconnects", ["Xiaoliang Bai", "Sujit Dey", "Janusz Rajski"], "https://doi.org/10.1145/337292.337597", "dac", 2000], ["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", "dac", 2000]], "Mike Rodgers": [["Test challenges for deep sub-micron technologies", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", "dac", 2000]], "Kaushik Roy": [["Test challenges for deep sub-micron technologies", ["Kwang-Ting Cheng", "Sujit Dey", "Mike Rodgers", "Kaushik Roy"], "https://doi.org/10.1145/337292.337353", "dac", 2000], ["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", "dac", 2000]], "Min Zhao": [["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000]], "Sachin S. Sapatnekar": [["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000], ["MINFLOTRANSIT: min-cost flow based transistor sizing tool", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1145/337292.337606", "dac", 2000], ["Convex delay models for transistor sizing", ["Mahesh Ketkar", "Kishore Kasamsetty", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/337292.337607", "dac", 2000]], "Tim Edwards": [["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000], ["Current signature compression for IR-drop analysis", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", "dac", 2000]], "Rajat Chaudhry": [["Hierarchical analysis of power distribution networks", ["Min Zhao", "Rajendran Panda", "Sachin S. Sapatnekar", "Tim Edwards", "Rajat Chaudhry", "David T. Blaauw"], "https://doi.org/10.1145/337292.337355", "dac", 2000], ["Current signature compression for IR-drop analysis", ["Rajat Chaudhry", "David T. Blaauw", "Rajendran Panda", "Tim Edwards"], "https://doi.org/10.1145/337292.337362", "dac", 2000]], "Sani R. Nassif": [["Fast power grid simulation", ["Sani R. Nassif", "Joseph N. Kozhaya"], "https://doi.org/10.1145/337292.337359", "dac", 2000], ["Impact of interconnect variations on the clock skew of a gigahertz microprocessor", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", "dac", 2000], ["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000], ["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Joseph N. Kozhaya": [["Fast power grid simulation", ["Sani R. Nassif", "Joseph N. Kozhaya"], "https://doi.org/10.1145/337292.337359", "dac", 2000]], "Ying Liu": [["Impact of interconnect variations on the clock skew of a gigahertz microprocessor", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", "dac", 2000]], "Lawrence T. Pileggi": [["Impact of interconnect variations on the clock skew of a gigahertz microprocessor", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", "dac", 2000], ["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000], ["TACO: timing analysis with coupling", ["Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/337292.337415", "dac", 2000]], "Andrzej J. Strojwas": [["Impact of interconnect variations on the clock skew of a gigahertz microprocessor", ["Ying Liu", "Sani R. Nassif", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/337292.337365", "dac", 2000], ["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Vikas Mehrotra": [["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000]], "Shiou Lin Sam": [["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000]], "Duane S. Boning": [["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000]], "Anantha Chandrakasan": [["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000]], "Rakesh Vallishayee": [["A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance", ["Vikas Mehrotra", "Shiou Lin Sam", "Duane S. Boning", "Anantha Chandrakasan", "Rakesh Vallishayee", "Sani R. Nassif"], "https://doi.org/10.1145/337292.337370", "dac", 2000]], "Raul Camposano": [["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000]], "Jacob Greidinger": [["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000]], "Patrick Groeneveld": [["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000]], "Michael Jackson": [["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000]], "Louis Scheffer": [["Design closure (panel session): hope or hype?", ["Raul Camposano", "Jacob Greidinger", "Patrick Groeneveld", "Michael Jackson", "Lawrence T. Pileggi", "Louis Scheffer"], "https://doi.org/10.1145/337292.337374", "dac", 2000]], "Baolin Yang": [["A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/337292.337378", "dac", 2000]], "Joel R. Phillips": [["A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation", ["Baolin Yang", "Joel R. Phillips"], "https://doi.org/10.1145/337292.337378", "dac", 2000], ["Projection frameworks for model reduction of weakly nonlinear systems", ["Joel R. Phillips"], "https://doi.org/10.1145/337292.337380", "dac", 2000], ["Fast methods for extraction and sparsification of substrate coupling", ["Joe Kanapka", "Joel R. Phillips", "Jacob White"], "https://doi.org/10.1145/337292.337766", "dac", 2000]], "Chandramouli V. Kashyap": [["A realizable driving point model for on-chip interconnect with inductance", ["Chandramouli V. Kashyap", "Byron Krauter"], "https://doi.org/10.1145/337292.337382", "dac", 2000]], "Byron Krauter": [["A realizable driving point model for on-chip interconnect with inductance", ["Chandramouli V. Kashyap", "Byron Krauter"], "https://doi.org/10.1145/337292.337382", "dac", 2000]], "Amit Goel": [["Formal verification of an IBM CoreConnect processor local bus arbiter core", ["Amit Goel", "William R. Lee"], "https://doi.org/10.1145/337292.337384", "dac", 2000]], "William R. Lee": [["Formal verification of an IBM CoreConnect processor local bus arbiter core", ["Amit Goel", "William R. Lee"], "https://doi.org/10.1145/337292.337384", "dac", 2000], ["Designing systems-on-chip using cores", ["Reinaldo A. Bergamaschi", "William R. Lee"], "https://doi.org/10.1145/337292.337526", "dac", 2000]], "Mark Aagaard": [["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", "dac", 2000]], "Robert B. Jones": [["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", "dac", 2000]], "Roope Kaivola": [["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", "dac", 2000]], "Katherine R. Kohatsu": [["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", "dac", 2000]], "Carl-Johan H. Seger": [["Formal verification of iterative algorithms in microprocessors", ["Mark Aagaard", "Robert B. Jones", "Roope Kaivola", "Katherine R. Kohatsu", "Carl-Johan H. Seger"], "https://doi.org/10.1145/337292.337388", "dac", 2000]], "John Lach": [["Efficient error detection, localization, and correction for FPGA-based debugging", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337391", "dac", 2000]], "William H. Mangione-Smith": [["Efficient error detection, localization, and correction for FPGA-based debugging", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337391", "dac", 2000]], "Shukri J. Souri": [["Multiple Si layer ICs: motivation, performance analysis, and design implications", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", "dac", 2000]], "Kaustav Banerjee": [["Multiple Si layer ICs: motivation, performance analysis, and design implications", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", "dac", 2000]], "Amit Mehrotra": [["Multiple Si layer ICs: motivation, performance analysis, and design implications", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", "dac", 2000]], "Krishna Saraswat": [["Multiple Si layer ICs: motivation, performance analysis, and design implications", ["Shukri J. Souri", "Kaustav Banerjee", "Amit Mehrotra", "Krishna Saraswat"], "https://doi.org/10.1145/337292.337394", "dac", 2000]], "V. E. Boros": [["High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system", ["V. E. Boros", "Aleksandar D. Rakic", "Sri Parameswaran"], "https://doi.org/10.1145/337292.337395", "dac", 2000]], "Aleksandar D. Rakic": [["High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system", ["V. E. Boros", "Aleksandar D. Rakic", "Sri Parameswaran"], "https://doi.org/10.1145/337292.337395", "dac", 2000]], "Sri Parameswaran": [["High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system", ["V. E. Boros", "Aleksandar D. Rakic", "Sri Parameswaran"], "https://doi.org/10.1145/337292.337395", "dac", 2000]], "Michael T. Niemier": [["A design of and design tools for a novel quantum dot based microprocessor", ["Michael T. Niemier", "Michael J. Kontz", "Peter M. Kogge"], "https://doi.org/10.1145/337292.337398", "dac", 2000]], "Michael J. Kontz": [["A design of and design tools for a novel quantum dot based microprocessor", ["Michael T. Niemier", "Michael J. Kontz", "Peter M. Kogge"], "https://doi.org/10.1145/337292.337398", "dac", 2000]], "Peter M. Kogge": [["A design of and design tools for a novel quantum dot based microprocessor", ["Michael T. Niemier", "Michael J. Kontz", "Peter M. Kogge"], "https://doi.org/10.1145/337292.337398", "dac", 2000]], "Rafi Levy": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Gabi Braca": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Aurobindo Dasgupta": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Amir Grinshpon": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Chanhee Oh": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Boaz Orshav": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Supamas Sirichotiyakul": [["ClariNet: a noise analysis tool for deep submicron design", ["Rafi Levy", "David T. Blaauw", "Gabi Braca", "Aurobindo Dasgupta", "Amir Grinshpon", "Chanhee Oh", "Boaz Orshav", "Supamas Sirichotiyakul", "Vladimir Zolotov"], "https://doi.org/10.1145/337292.337400", "dac", 2000]], "Kenneth L. Shepard": [["Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1145/337292.337403", "dac", 2000]], "Dae-Jin Kim": [["Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1145/337292.337403", "dac", 2000]], "Dinesh Somasekhar": [["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", "dac", 2000]], "Seung Hoon Choi": [["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", "dac", 2000]], "Yibin Ye": [["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", "dac", 2000]], "Vivek De": [["Dynamic noise analysis in precharge-evaluate circuits", ["Dinesh Somasekhar", "Seung Hoon Choi", "Kaushik Roy", "Yibin Ye", "Vivek De"], "https://doi.org/10.1145/337292.337406", "dac", 2000]], "Janet Meiling Wang": [["Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources", ["Janet Meiling Wang", "Tuyen V. Nguyen"], "https://doi.org/10.1145/337292.337407", "dac", 2000], ["Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337565", "dac", 2000]], "Tuyen V. Nguyen": [["Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources", ["Janet Meiling Wang", "Tuyen V. Nguyen"], "https://doi.org/10.1145/337292.337407", "dac", 2000]], "Jennifer Smith": [["EDA meets.COM (panel session): how E-services will change the EDA business model", ["Jennifer Smith", "Tom Quan", "Andrew B. Kahng"], "https://doi.org/10.1145/337292.337408", "dac", 2000]], "Tom Quan": [["EDA meets.COM (panel session): how E-services will change the EDA business model", ["Jennifer Smith", "Tom Quan", "Andrew B. Kahng"], "https://doi.org/10.1145/337292.337408", "dac", 2000]], "Clayton B. McDonald": [["Symbolic timing simulation using cluster scheduling", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/337292.337411", "dac", 2000]], "Soha Hassoun": [["Critical path analysis using a dynamically bounded delay model", ["Soha Hassoun"], "https://doi.org/10.1145/337292.337413", "dac", 2000]], "Ravishankar Arunachalam": [["TACO: timing analysis with coupling", ["Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/337292.337415", "dac", 2000]], "Karthik Rajagopal": [["TACO: timing analysis with coupling", ["Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/337292.337415", "dac", 2000]], "Abhijit Das": [["Removing user specified false paths from timing graphs", ["David T. Blaauw", "Rajendran Panda", "Abhijit Das"], "https://doi.org/10.1145/337292.337417", "dac", 2000]], "Jason Cong": [["Performance driven multi-level and multiway partitioning with retiming", ["Jason Cong", "Sung Kyu Lim", "Chang Wu"], "https://doi.org/10.1145/337292.337418", "dac", 2000], ["Depth optimal incremental mapping for field programmable gate arrays", ["Jason Cong", "Hui Huang"], "https://doi.org/10.1145/337292.337422", "dac", 2000], ["Routing tree construction under fixed buffer locations", ["Jason Cong", "Xin Yuan"], "https://doi.org/10.1145/337292.337502", "dac", 2000]], "Sung Kyu Lim": [["Performance driven multi-level and multiway partitioning with retiming", ["Jason Cong", "Sung Kyu Lim", "Chang Wu"], "https://doi.org/10.1145/337292.337418", "dac", 2000]], "Chang Wu": [["Performance driven multi-level and multiway partitioning with retiming", ["Jason Cong", "Sung Kyu Lim", "Chang Wu"], "https://doi.org/10.1145/337292.337418", "dac", 2000]], "Ki-Wook Kim": [["Domino logic synthesis minimizing crosstalk", ["Ki-Wook Kim", "Unni Narayanan", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337419", "dac", 2000]], "Unni Narayanan": [["Domino logic synthesis minimizing crosstalk", ["Ki-Wook Kim", "Unni Narayanan", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337419", "dac", 2000]], "Sung-Mo Kang": [["Domino logic synthesis minimizing crosstalk", ["Ki-Wook Kim", "Unni Narayanan", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337419", "dac", 2000], ["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000], ["Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction", ["Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337768", "dac", 2000]], "Chih-Wei Jim Chang": [["Fast post-placement rewiring using easily detectable functional symmetries", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", "dac", 2000]], "Chung-Kuan Cheng": [["Fast post-placement rewiring using easily detectable functional symmetries", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", "dac", 2000], ["Block placement with symmetry constraints based on the O-tree non-slicing representation", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", "dac", 2000]], "Peter Suaris": [["Fast post-placement rewiring using easily detectable functional symmetries", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", "dac", 2000]], "Malgorzata Marek-Sadowska": [["Fast post-placement rewiring using easily detectable functional symmetries", ["Chih-Wei Jim Chang", "Chung-Kuan Cheng", "Peter Suaris", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337420", "dac", 2000], ["Wave-steering one-hot encoded FSMs", ["Luca Macchiarulo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337440", "dac", 2000]], "Hui Huang": [["Depth optimal incremental mapping for field programmable gate arrays", ["Jason Cong", "Hui Huang"], "https://doi.org/10.1145/337292.337422", "dac", 2000]], "Haris Lekatsas": [["Code compression for low power embedded system design", ["Haris Lekatsas", "Jorg Henkel", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337423", "dac", 2000]], "Jorg Henkel": [["Code compression for low power embedded system design", ["Haris Lekatsas", "Jorg Henkel", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337423", "dac", 2000]], "Wayne H. Wolf": [["Code compression for low power embedded system design", ["Haris Lekatsas", "Jorg Henkel", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337423", "dac", 2000], ["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000]], "Luca Benini": [["Synthesis of application-specific memories for power optimization in embedded systems", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", "dac", 2000], ["Hardware/software IP protection", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/337292.337588", "dac", 2000]], "Alberto Macii": [["Synthesis of application-specific memories for power optimization in embedded systems", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", "dac", 2000]], "Enrico Macii": [["Synthesis of application-specific memories for power optimization in embedded systems", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", "dac", 2000]], "Massimo Poncino": [["Synthesis of application-specific memories for power optimization in embedded systems", ["Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/337292.337424", "dac", 2000]], "Mahmut T. Kandemir": [["Influence of compiler optimizations on system power", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", "dac", 2000], ["The design and use of simplepower: a cycle-accurate energy estimation tool", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", "dac", 2000]], "Narayanan Vijaykrishnan": [["Influence of compiler optimizations on system power", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", "dac", 2000], ["The design and use of simplepower: a cycle-accurate energy estimation tool", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", "dac", 2000]], "Mary Jane Irwin": [["Influence of compiler optimizations on system power", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", "dac", 2000], ["The design and use of simplepower: a cycle-accurate energy estimation tool", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", "dac", 2000]], "Wu Ye": [["Influence of compiler optimizations on system power", ["Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Wu Ye"], "https://doi.org/10.1145/337292.337425", "dac", 2000], ["The design and use of simplepower: a cycle-accurate energy estimation tool", ["Wu Ye", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "https://doi.org/10.1145/337292.337436", "dac", 2000]], "Catherine H. Gebotys": [["Power minimization derived from architectural-usage of VLIW processors", ["Catherine H. Gebotys", "Robert J. Gebotys", "S. Wiratunga"], "https://doi.org/10.1145/337292.337426", "dac", 2000]], "Robert J. Gebotys": [["Power minimization derived from architectural-usage of VLIW processors", ["Catherine H. Gebotys", "Robert J. Gebotys", "S. Wiratunga"], "https://doi.org/10.1145/337292.337426", "dac", 2000]], "S. Wiratunga": [["Power minimization derived from architectural-usage of VLIW processors", ["Catherine H. Gebotys", "Robert J. Gebotys", "S. Wiratunga"], "https://doi.org/10.1145/337292.337426", "dac", 2000]], "Robert P. Dick": [["Power analysis of embedded operating systems", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", "dac", 2000]], "Ganesh Lakshminarayana": [["Power analysis of embedded operating systems", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", "dac", 2000], ["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", "dac", 2000]], "Anand Raghunathan": [["Power analysis of embedded operating systems", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", "dac", 2000], ["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", "dac", 2000]], "Niraj K. Jha": [["Power analysis of embedded operating systems", ["Robert P. Dick", "Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/337292.337427", "dac", 2000]], "Peter Grun": [["Memory aware compilation through accurate timing extraction", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/337292.337428", "dac", 2000]], "Nikil D. Dutt": [["Memory aware compilation through accurate timing extraction", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/337292.337428", "dac", 2000]], "Alexandru Nicolau": [["Memory aware compilation through accurate timing extraction", ["Peter Grun", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/337292.337428", "dac", 2000]], "Stephen A. Edwards": [["Compiling Esterel into sequential code", ["Stephen A. Edwards"], "https://doi.org/10.1145/337292.337429", "dac", 2000]], "Thierry J.-F. Omnes": [["Interactive co-design of high throughput embedded multimedia", ["Thierry J.-F. Omnes", "Thierry Franzetti", "Francky Catthoor"], "https://doi.org/10.1145/337292.337430", "dac", 2000]], "Thierry Franzetti": [["Interactive co-design of high throughput embedded multimedia", ["Thierry J.-F. Omnes", "Thierry Franzetti", "Francky Catthoor"], "https://doi.org/10.1145/337292.337430", "dac", 2000]], "Francky Catthoor": [["Interactive co-design of high throughput embedded multimedia", ["Thierry J.-F. Omnes", "Thierry Franzetti", "Francky Catthoor"], "https://doi.org/10.1145/337292.337430", "dac", 2000], ["System-level data format exploration for dynamically allocated data structures", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", "dac", 2000]], "Naji Ghazal": [["Predicting performance potential of modern DSPs", ["Naji Ghazal", "A. Richard Newton", "Jan M. Rabaey"], "https://doi.org/10.1145/337292.337431", "dac", 2000]], "A. Richard Newton": [["Predicting performance potential of modern DSPs", ["Naji Ghazal", "A. Richard Newton", "Jan M. Rabaey"], "https://doi.org/10.1145/337292.337431", "dac", 2000], ["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", "dac", 2000]], "Jan M. Rabaey": [["Predicting performance potential of modern DSPs", ["Naji Ghazal", "A. Richard Newton", "Jan M. Rabaey"], "https://doi.org/10.1145/337292.337431", "dac", 2000]], "Brian Dipert": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Danesh Tavana": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Barry K. Britton": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Bill Harris": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Bob Boderson": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Chris Rowen": [["Future systems-on-chip: software of hardware design? (panel session)", ["Brian Dipert", "Danesh Tavana", "Barry K. Britton", "Bill Harris", "Bob Boderson", "Chris Rowen"], "https://doi.org/10.1145/337292.337433", "dac", 2000]], "Walden C. Rhines": [["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", "dac", 2000]], "Sunke Mehrgardt": [["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", "dac", 2000]], "Henry Samueli": [["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", "dac", 2000]], "Tudor Brown": [["Embedded systems design in the new millennium (panel session)", ["A. Richard Newton", "Walden C. Rhines", "Sunke Mehrgardt", "Henry Samueli", "Tudor Brown"], "https://doi.org/10.1145/337292.337434", "dac", 2000]], "Carlo Brandolese": [["An instruction-level functionally-based energy estimation model for 32-bits microprocessors", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", "dac", 2000]], "William Fornaciari": [["An instruction-level functionally-based energy estimation model for 32-bits microprocessors", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", "dac", 2000]], "Fabio Salice": [["An instruction-level functionally-based energy estimation model for 32-bits microprocessors", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", "dac", 2000]], "Donatella Sciuto": [["An instruction-level functionally-based energy estimation model for 32-bits microprocessors", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice", "Donatella Sciuto"], "https://doi.org/10.1145/337292.337437", "dac", 2000]], "Qinru Qiu": [["Dynamic power management of complex systems using generalized stochastic Petri nets", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/337292.337438", "dac", 2000]], "Qing Wu": [["Dynamic power management of complex systems using generalized stochastic Petri nets", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/337292.337438", "dac", 2000]], "Massoud Pedram": [["Dynamic power management of complex systems using generalized stochastic Petri nets", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/337292.337438", "dac", 2000], ["Timing-driven placement based on partitioning with dynamic cut-net control", ["Shih-Lian T. Ou", "Massoud Pedram"], "https://doi.org/10.1145/337292.337548", "dac", 2000]], "Luca Macchiarulo": [["Wave-steering one-hot encoded FSMs", ["Luca Macchiarulo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/337292.337440", "dac", 2000]], "Luca P. Carloni": [["Performance analysis and optimization of latency insensitive systems", ["Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337441", "dac", 2000]], "Alberto L. Sangiovanni-Vincentelli": [["Performance analysis and optimization of latency insensitive systems", ["Luca P. Carloni", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337441", "dac", 2000], ["Task scheduling with RT constraints", ["Marco Di Natale", "Alberto L. Sangiovanni-Vincentelli", "Felice Balarin"], "https://doi.org/10.1145/337292.337551", "dac", 2000], ["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000], ["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000], ["Efficient methods for embedded system design space exploration", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", "dac", 2000]], "Ashok Jagannathan": [["A fast algorithm for context-aware buffer insertion", ["Ashok Jagannathan", "Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/337292.337496", "dac", 2000]], "Sung-Woo Hur": [["A fast algorithm for context-aware buffer insertion", ["Ashok Jagannathan", "Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/337292.337496", "dac", 2000]], "John Lillis": [["A fast algorithm for context-aware buffer insertion", ["Ashok Jagannathan", "Sung-Woo Hur", "John Lillis"], "https://doi.org/10.1145/337292.337496", "dac", 2000]], "Minghorng Lai": [["Maze routing with buffer insertion and wiresizing", ["Minghorng Lai", "D. F. Wong"], "https://doi.org/10.1145/337292.337500", "dac", 2000]], "Xin Yuan": [["Routing tree construction under fixed buffer locations", ["Jason Cong", "Xin Yuan"], "https://doi.org/10.1145/337292.337502", "dac", 2000]], "Thorsten Adler": [["A current driven routing and verification methodology for analog applications", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", "dac", 2000]], "Hiltrud Brocke": [["A current driven routing and verification methodology for analog applications", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", "dac", 2000]], "Lars Hedrich": [["A current driven routing and verification methodology for analog applications", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", "dac", 2000]], "Erich Barke": [["A current driven routing and verification methodology for analog applications", ["Thorsten Adler", "Hiltrud Brocke", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/337292.337505", "dac", 2000]], "JoAnn M. Paul": [["A codesign virtual machine for hierarchical, balanced hardware/software system modeling", ["JoAnn M. Paul", "Simon N. Peffers", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337506", "dac", 2000]], "Simon N. Peffers": [["A codesign virtual machine for hierarchical, balanced hardware/software system modeling", ["JoAnn M. Paul", "Simon N. Peffers", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337506", "dac", 2000]], "Donald E. Thomas": [["A codesign virtual machine for hierarchical, balanced hardware/software system modeling", ["JoAnn M. Paul", "Simon N. Peffers", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337506", "dac", 2000], ["Unifying behavioral synthesis and physical design", ["William E. Dougherty", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337769", "dac", 2000]], "Dirk Desmet": [["Operating system based software generation for systems-on-chip", ["Dirk Desmet", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1145/337292.337509", "dac", 2000]], "Diederik Verkest": [["Operating system based software generation for systems-on-chip", ["Dirk Desmet", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1145/337292.337509", "dac", 2000]], "Hugo De Man": [["Operating system based software generation for systems-on-chip", ["Dirk Desmet", "Diederik Verkest", "Hugo De Man"], "https://doi.org/10.1145/337292.337509", "dac", 2000]], "Erwin A. de Kock": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000], ["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "W. J. M. Smits": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000], ["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "Pieter van der Wolf": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000]], "Jean-Yves Brunel": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000], ["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "W. M. Kruijtzer": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000], ["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "Paul Lieverse": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000]], "Kees A. Vissers": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000]], "Gerben Essink": [["YAPI: application modeling for signal processing systems", ["Erwin A. de Kock", "W. J. M. Smits", "Pieter van der Wolf", "Jean-Yves Brunel", "W. M. Kruijtzer", "Paul Lieverse", "Kees A. Vissers", "Gerben Essink"], "https://doi.org/10.1145/337292.337511", "dac", 2000]], "H. J. H. N. Kenter": [["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "Frederic Petrot": [["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "L. Pasquier": [["COSY communication IP's", ["Jean-Yves Brunel", "W. M. Kruijtzer", "H. J. H. N. Kenter", "Frederic Petrot", "L. Pasquier", "Erwin A. de Kock", "W. J. M. Smits"], "https://doi.org/10.1145/337292.337515", "dac", 2000]], "Pai H. Chou": [["Synthesis and optimization of coordination controllers for distributed embedded systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/337292.337520", "dac", 2000]], "Gaetano Borriello": [["Synthesis and optimization of coordination controllers for distributed embedded systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/337292.337520", "dac", 2000]], "Derek Chiou": [["Application-specific memory management for embedded systems using software-controlled caches", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", "dac", 2000]], "Prabhat Jain": [["Application-specific memory management for embedded systems using software-controlled caches", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", "dac", 2000]], "Larry Rudolph": [["Application-specific memory management for embedded systems using software-controlled caches", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", "dac", 2000]], "Srinivas Devadas": [["Application-specific memory management for embedded systems using software-controlled caches", ["Derek Chiou", "Prabhat Jain", "Larry Rudolph", "Srinivas Devadas"], "https://doi.org/10.1145/337292.337523", "dac", 2000]], "Reinaldo A. Bergamaschi": [["Designing systems-on-chip using cores", ["Reinaldo A. Bergamaschi", "William R. Lee"], "https://doi.org/10.1145/337292.337526", "dac", 2000]], "Marines Puig-Medina": [["Verification of configurable processor cores", ["Marines Puig-Medina", "Gulbin Ezer", "Pavlos Konas"], "https://doi.org/10.1145/337292.337527", "dac", 2000]], "Gulbin Ezer": [["Verification of configurable processor cores", ["Marines Puig-Medina", "Gulbin Ezer", "Pavlos Konas"], "https://doi.org/10.1145/337292.337527", "dac", 2000]], "Pavlos Konas": [["Verification of configurable processor cores", ["Marines Puig-Medina", "Gulbin Ezer", "Pavlos Konas"], "https://doi.org/10.1145/337292.337527", "dac", 2000]], "Krishnendu Chakrabarty": [["Design of system-on-a-chip test access architectures under place-and-route and power constraints", ["Krishnendu Chakrabarty"], "https://doi.org/10.1145/337292.337531", "dac", 2000]], "Richard Goering": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Clifford E. Cummings": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Steven E. Schulz": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Simon Davidman": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "John Sanguinetti": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Joachim Kunkel": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Oz Levia": [["The future of system design languages (panel session)", ["Richard Goering", "Clifford E. Cummings", "Steven E. Schulz", "Simon Davidman", "John Sanguinetti", "Joachim Kunkel", "Oz Levia"], "https://doi.org/10.1145/337292.337533", "dac", 2000]], "Gerd Vandersteen": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000]], "Piet Wambacq": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000]], "Yves Rolain": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000]], "Petr Dobrovolny": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000]], "Stephane Donnay": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000], ["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", "dac", 2000]], "Marc Engels": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000], ["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", "dac", 2000]], "Ivo Bolsens": [["A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers", ["Gerd Vandersteen", "Piet Wambacq", "Yves Rolain", "Petr Dobrovolny", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337535", "dac", 2000], ["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", "dac", 2000]], "Marc van Heijningen": [["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", "dac", 2000]], "Mustafa Badaroglu": [["High-level simulation of substrate noise generation including power supply noise coupling", ["Marc van Heijningen", "Mustafa Badaroglu", "Stephane Donnay", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/337292.337539", "dac", 2000]], "Jan Vandenbussche": [["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000]], "Walter Daems": [["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000]], "Antal van den Bosch": [["Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter", ["Geert Van der Plas", "Jan Vandenbussche", "Walter Daems", "Antal van den Bosch", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/337292.337540", "dac", 2000]], "Yun-Chih Chang": [["B*-Trees: a new representation for non-slicing floorplans", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", "dac", 2000]], "Yao-Wen Chang": [["B*-Trees: a new representation for non-slicing floorplans", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", "dac", 2000], ["An architecture-driven metric for simultaneous placement and global routing for FPGAs", ["Yao-Wen Chang", "Yu-Tsang Chang"], "https://doi.org/10.1145/337292.337582", "dac", 2000]], "Guang-Ming Wu": [["B*-Trees: a new representation for non-slicing floorplans", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", "dac", 2000]], "Shu-Wei Wu": [["B*-Trees: a new representation for non-slicing floorplans", ["Yun-Chih Chang", "Yao-Wen Chang", "Guang-Ming Wu", "Shu-Wei Wu"], "https://doi.org/10.1145/337292.337541", "dac", 2000]], "Yingxin Pang": [["Block placement with symmetry constraints based on the O-tree non-slicing representation", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", "dac", 2000]], "Florin Balasa": [["Block placement with symmetry constraints based on the O-tree non-slicing representation", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", "dac", 2000]], "Koen Lampaert": [["Block placement with symmetry constraints based on the O-tree non-slicing representation", ["Yingxin Pang", "Florin Balasa", "Koen Lampaert", "Chung-Kuan Cheng"], "https://doi.org/10.1145/337292.337545", "dac", 2000]], "Pinghong Chen": [["Floorplan sizing by linear programming approximation", ["Pinghong Chen", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337547", "dac", 2000]], "Ernest S. Kuh": [["Floorplan sizing by linear programming approximation", ["Pinghong Chen", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337547", "dac", 2000], ["Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337565", "dac", 2000]], "Shih-Lian T. Ou": [["Timing-driven placement based on partitioning with dynamic cut-net control", ["Shih-Lian T. Ou", "Massoud Pedram"], "https://doi.org/10.1145/337292.337548", "dac", 2000]], "Andrew E. Caldwell": [["Can recursive bisection alone produce routable placements?", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/337292.337549", "dac", 2000], ["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Igor L. Markov": [["Can recursive bisection alone produce routable placements?", ["Andrew E. Caldwell", "Andrew B. Kahng", "Igor L. Markov"], "https://doi.org/10.1145/337292.337549", "dac", 2000], ["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000], ["Web-based frameworks to enable CAD RD (abstract)", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", "dac", 2000]], "Marco Di Natale": [["Task scheduling with RT constraints", ["Marco Di Natale", "Alberto L. Sangiovanni-Vincentelli", "Felice Balarin"], "https://doi.org/10.1145/337292.337551", "dac", 2000]], "Felice Balarin": [["Task scheduling with RT constraints", ["Marco Di Natale", "Alberto L. Sangiovanni-Vincentelli", "Felice Balarin"], "https://doi.org/10.1145/337292.337551", "dac", 2000], ["Efficient methods for embedded system design space exploration", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", "dac", 2000]], "Jordi Cortadella": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Alex Kondratyev": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Luciano Lavagno": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000], ["Efficient methods for embedded system design space exploration", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", "dac", 2000]], "Marc Massot": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Sandra Moral": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Claudio Passerone": [["Task generation and compile-time scheduling for mixed data-control embedded software", ["Jordi Cortadella", "Alex Kondratyev", "Luciano Lavagno", "Marc Massot", "Sandra Moral", "Claudio Passerone", "Yosinori Watanabe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337553", "dac", 2000]], "Youngsoo Shin": [["Schedulability-driven performance analysis of multiple mode embedded real-time systems", ["Youngsoo Shin", "Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/337292.337556", "dac", 2000]], "Daehong Kim": [["Schedulability-driven performance analysis of multiple mode embedded real-time systems", ["Youngsoo Shin", "Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/337292.337556", "dac", 2000]], "Kiyoung Choi": [["Schedulability-driven performance analysis of multiple mode embedded real-time systems", ["Youngsoo Shin", "Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/337292.337556", "dac", 2000]], "Athanassios Boulis": [["System design of active basestations based on dynamically reconfigurable hardware", ["Athanassios Boulis", "Mani B. Srivastava"], "https://doi.org/10.1145/337292.337557", "dac", 2000]], "Mani B. Srivastava": [["System design of active basestations based on dynamically reconfigurable hardware", ["Athanassios Boulis", "Mani B. Srivastava"], "https://doi.org/10.1145/337292.337557", "dac", 2000]], "Yanbing Li": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Tim Callahan": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Ervan Darnell": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Randolph E. Harr": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Uday Kurkure": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Jon Stockwood": [["Hardware-software co-design of embedded reconfigurable architectures", ["Yanbing Li", "Tim Callahan", "Ervan Darnell", "Randolph E. Harr", "Uday Kurkure", "Jon Stockwood"], "https://doi.org/10.1145/337292.337559", "dac", 2000]], "Kanishka Lahiri": [["Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana", "Sujit Dey"], "https://doi.org/10.1145/337292.337561", "dac", 2000]], "Sharad Malik": [["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000]], "D. K. Arvind": [["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000]], "Edward A. Lee": [["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000]], "Phil Koopman": [["Embedded systems education (panel abstract)", ["Sharad Malik", "D. K. Arvind", "Edward A. Lee", "Phil Koopman", "Alberto L. Sangiovanni-Vincentelli", "Wayne H. Wolf"], "https://doi.org/10.1145/337292.337563", "dac", 2000]], "Qingjian Yu": [["Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/337292.337565", "dac", 2000]], "Emad Gad": [["Passive model order reduction of multiport distributed interconnects", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", "dac", 2000]], "Anestis Dounavis": [["Passive model order reduction of multiport distributed interconnects", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", "dac", 2000]], "Michel S. Nakhla": [["Passive model order reduction of multiport distributed interconnects", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", "dac", 2000]], "Ramachandra Achar": [["Passive model order reduction of multiport distributed interconnects", ["Emad Gad", "Anestis Dounavis", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1145/337292.337566", "dac", 2000]], "Bernard N. Sheehan": [["Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments", ["Bernard N. Sheehan"], "https://doi.org/10.1145/337292.337568", "dac", 2000]], "Jinsong Zhao": [["Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction", ["Jinsong Zhao"], "https://doi.org/10.1145/337292.337569", "dac", 2000]], "Zhong Wang": [["Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications", ["Zhong Wang", "Michael Kirkpatrick", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/337292.337571", "dac", 2000]], "Michael Kirkpatrick": [["Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications", ["Zhong Wang", "Michael Kirkpatrick", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/337292.337571", "dac", 2000]], "Edwin Hsing-Mean Sha": [["Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications", ["Zhong Wang", "Michael Kirkpatrick", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/337292.337571", "dac", 2000]], "M. Narasimhan": [["On lower bounds for scheduling problems in high-level synthesis", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/337292.337573", "dac", 2000]], "J. Ramanujam": [["On lower bounds for scheduling problems in high-level synthesis", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/337292.337573", "dac", 2000]], "Jens Horstmannshoff": [["Efficient building block based RTL code generation from synchronous data flow graphs", ["Jens Horstmannshoff", "Heinrich Meyr"], "https://doi.org/10.1145/337292.337576", "dac", 2000]], "Heinrich Meyr": [["Efficient building block based RTL code generation from synchronous data flow graphs", ["Jens Horstmannshoff", "Heinrich Meyr"], "https://doi.org/10.1145/337292.337576", "dac", 2000]], "Peeter Ellervee": [["System-level data format exploration for dynamically allocated data structures", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", "dac", 2000]], "Miguel Miranda": [["System-level data format exploration for dynamically allocated data structures", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", "dac", 2000]], "Ahmed Hemani": [["System-level data format exploration for dynamically allocated data structures", ["Peeter Ellervee", "Miguel Miranda", "Francky Catthoor", "Ahmed Hemani"], "https://doi.org/10.1145/337292.337578", "dac", 2000]], "Daniel Foty": [["MOSFET modeling and circuit design: re-establishing a lost connection (tutorial)", ["Daniel Foty", "David M. Binkley"], "https://doi.org/10.1145/337292.337579", "dac", 2000]], "David M. Binkley": [["MOSFET modeling and circuit design: re-establishing a lost connection (tutorial)", ["Daniel Foty", "David M. Binkley"], "https://doi.org/10.1145/337292.337579", "dac", 2000]], "Brad L. Hutchings": [["Using general-purpose programming languages for FPGA design", ["Brad L. Hutchings", "Brent E. Nelson"], "https://doi.org/10.1145/337292.337581", "dac", 2000]], "Brent E. Nelson": [["Using general-purpose programming languages for FPGA design", ["Brad L. Hutchings", "Brent E. Nelson"], "https://doi.org/10.1145/337292.337581", "dac", 2000]], "Yu-Tsang Chang": [["An architecture-driven metric for simultaneous placement and global routing for FPGAs", ["Yao-Wen Chang", "Yu-Tsang Chang"], "https://doi.org/10.1145/337292.337582", "dac", 2000]], "Hartej Singh": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Guangming Lu": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Eliseu M. Chaves Filho": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Rafael Maestre": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Ming-Hau Lee": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Fadi J. Kurdahi": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Nader Bagherzadeh": [["MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", ["Hartej Singh", "Guangming Lu", "Eliseu M. Chaves Filho", "Rafael Maestre", "Ming-Hau Lee", "Fadi J. Kurdahi", "Nader Bagherzadeh"], "https://doi.org/10.1145/337292.337583", "dac", 2000]], "Stephan Ohr": [["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "Henry Chang": [["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "Rudolf Koch": [["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "Roy McGuffin": [["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "K. C. Murphy": [["Survival strategies for mixed-signal systems-on-chip (panel session)", ["Stephan Ohr", "Rob A. Rutenbar", "Henry Chang", "Georges G. E. Gielen", "Rudolf Koch", "Roy McGuffin", "K. C. Murphy"], "https://doi.org/10.1145/337292.337585", "dac", 2000]], "Darko Kirovski": [["Forensic engineering techniques for VLSI CAD tools", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", "dac", 2000]], "David T. Liu": [["Forensic engineering techniques for VLSI CAD tools", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", "dac", 2000]], "Jennifer L. Wong": [["Forensic engineering techniques for VLSI CAD tools", ["Darko Kirovski", "David T. Liu", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337584", "dac", 2000]], "Gang Qu": [["Fingerprinting intellectual property using constraint-addition", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337586", "dac", 2000], ["Function-level power estimation methodology for microprocessors", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", "dac", 2000]], "Marcello Dalpasso": [["Hardware/software IP protection", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/337292.337588", "dac", 2000]], "Alessandro Bogliolo": [["Hardware/software IP protection", ["Marcello Dalpasso", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/337292.337588", "dac", 2000]], "Alessandro Fin": [["A Web-CAD methodology for IP-core analysis and simulation", ["Alessandro Fin", "Franco Fummi"], "https://doi.org/10.1145/337292.337590", "dac", 2000]], "Franco Fummi": [["A Web-CAD methodology for IP-core analysis and simulation", ["Alessandro Fin", "Franco Fummi"], "https://doi.org/10.1145/337292.337590", "dac", 2000]], "Gianpiero Cabodi": [["Optimizing sequential verification by retiming transformations", ["Gianpiero Cabodi", "Stefano Quer", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337591", "dac", 2000]], "Stefano Quer": [["Optimizing sequential verification by retiming transformations", ["Gianpiero Cabodi", "Stefano Quer", "Fabio Somenzi"], "https://doi.org/10.1145/337292.337591", "dac", 2000]], "Harry Hsieh": [["Efficient methods for embedded system design space exploration", ["Harry Hsieh", "Felice Balarin", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/337292.337593", "dac", 2000]], "Mehrdad Nourani": [["Synthesis-for-testability of controller-datapath pairs that use gated clocks", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/337292.337595", "dac", 2000], ["Modeling and simulation of real defects using fuzzy logic", ["Amir Attarha", "Mehrdad Nourani", "Caro Lucas"], "https://doi.org/10.1145/337292.337601", "dac", 2000]], "Joan Carletta": [["Synthesis-for-testability of controller-datapath pairs that use gated clocks", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/337292.337595", "dac", 2000]], "Christos A. Papachristou": [["Synthesis-for-testability of controller-datapath pairs that use gated clocks", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/337292.337595", "dac", 2000]], "Xiaoliang Bai": [["Self-test methodology for at-speed test of crosstalk in chip interconnects", ["Xiaoliang Bai", "Sujit Dey", "Janusz Rajski"], "https://doi.org/10.1145/337292.337597", "dac", 2000]], "Janusz Rajski": [["Self-test methodology for at-speed test of crosstalk in chip interconnects", ["Xiaoliang Bai", "Sujit Dey", "Janusz Rajski"], "https://doi.org/10.1145/337292.337597", "dac", 2000]], "Li Chen": [["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", "dac", 2000]], "Pablo Sanchez": [["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", "dac", 2000]], "Krishna Sekar": [["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", "dac", 2000]], "Ying Cheng": [["Embedded hardware and software self-testing methodologies for processor cores", ["Li Chen", "Sujit Dey", "Pablo Sanchez", "Krishna Sekar", "Ying Cheng"], "https://doi.org/10.1145/337292.337599", "dac", 2000]], "Amir Attarha": [["Modeling and simulation of real defects using fuzzy logic", ["Amir Attarha", "Mehrdad Nourani", "Caro Lucas"], "https://doi.org/10.1145/337292.337601", "dac", 2000]], "Caro Lucas": [["Modeling and simulation of real defects using fuzzy logic", ["Amir Attarha", "Mehrdad Nourani", "Caro Lucas"], "https://doi.org/10.1145/337292.337601", "dac", 2000]], "David G. Chinnery": [["Closing the gap between ASIC and custom: an ASIC perspective", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/337292.337602", "dac", 2000]], "Kurt Keutzer": [["Closing the gap between ASIC and custom: an ASIC perspective", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/337292.337602", "dac", 2000]], "William J. Dally": [["The role of custom design in ASIC Chips", ["William J. Dally", "Andrew Chang"], "https://doi.org/10.1145/337292.337604", "dac", 2000]], "Andrew Chang": [["The role of custom design in ASIC Chips", ["William J. Dally", "Andrew Chang"], "https://doi.org/10.1145/337292.337604", "dac", 2000]], "John M. Cohn": [["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", "dac", 2000]], "Steve J. Young": [["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", "dac", 2000]], "Chris Malachowsky": [["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", "dac", 2000]], "Luis Aldaz": [["Case studies: Chip design on the bleeding edge (panel session abstract)", ["John M. Cohn", "Rob A. Rutenbar", "Steve J. Young", "Chris Malachowsky", "Luis Aldaz"], "https://doi.org/10.1145/337292.337605", "dac", 2000]], "Vijay Sundararajan": [["MINFLOTRANSIT: min-cost flow based transistor sizing tool", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1145/337292.337606", "dac", 2000]], "Keshab K. Parhi": [["MINFLOTRANSIT: min-cost flow based transistor sizing tool", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1145/337292.337606", "dac", 2000]], "Mahesh Ketkar": [["Convex delay models for transistor sizing", ["Mahesh Ketkar", "Kishore Kasamsetty", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/337292.337607", "dac", 2000]], "Kishore Kasamsetty": [["Convex delay models for transistor sizing", ["Mahesh Ketkar", "Kishore Kasamsetty", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/337292.337607", "dac", 2000]], "Mahadevamurty Nemani": [["Macro-driven circuit design methodology for high-performance datapaths", ["Mahadevamurty Nemani", "Vivek Tiwari"], "https://doi.org/10.1145/337292.337608", "dac", 2000]], "Vivek Tiwari": [["Macro-driven circuit design methodology for high-performance datapaths", ["Mahadevamurty Nemani", "Vivek Tiwari"], "https://doi.org/10.1145/337292.337608", "dac", 2000]], "Ruiqi Tian": [["Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability", ["Ruiqi Tian", "D. F. Wong", "Robert Boone"], "https://doi.org/10.1145/337292.337609", "dac", 2000]], "Robert Boone": [["Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability", ["Ruiqi Tian", "D. F. Wong", "Robert Boone"], "https://doi.org/10.1145/337292.337609", "dac", 2000]], "Yu Chen": [["Practical iterated fill synthesis for CMP uniformity", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", "dac", 2000]], "Gabriel Robins": [["Practical iterated fill synthesis for CMP uniformity", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", "dac", 2000]], "Alexander Zelikovsky": [["Practical iterated fill synthesis for CMP uniformity", ["Yu Chen", "Andrew B. Kahng", "Gabriel Robins", "Alexander Zelikovsky"], "https://doi.org/10.1145/337292.337610", "dac", 2000]], "Joao P. Marques Silva": [["Boolean satisfiability in electronic design automation", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/337292.337611", "dac", 2000]], "Karem A. Sakallah": [["Boolean satisfiability in electronic design automation", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/337292.337611", "dac", 2000]], "Jawahar Jain": [["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", "dac", 2000], ["Efficient variable ordering using aBDD based sampling", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", "dac", 2000]], "K. Mohanram": [["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", "dac", 2000]], "Dinos Moundanos": [["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", "dac", 2000]], "Ingo Wegener": [["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", "dac", 2000]], "Yuan Lu": [["Analysis of composition complexity and how to obtain smaller canonical graphs", ["Jawahar Jain", "K. Mohanram", "Dinos Moundanos", "Ingo Wegener", "Yuan Lu"], "https://doi.org/10.1145/337292.337613", "dac", 2000], ["Efficient variable ordering using aBDD based sampling", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", "dac", 2000]], "Edmund M. Clarke": [["Efficient variable ordering using aBDD based sampling", ["Yuan Lu", "Jawahar Jain", "Edmund M. Clarke", "Masahiro Fujita"], "https://doi.org/10.1145/337292.337614", "dac", 2000]], "Yu Cao": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Farinaz Koushanfar": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Hua Lu": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Michael Oliver": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Dirk Stroobandt": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Dennis Sylvester": [["GTX: the MARCO GSRC technology extrapolation system", ["Andrew E. Caldwell", "Yu Cao", "Andrew B. Kahng", "Farinaz Koushanfar", "Hua Lu", "Igor L. Markov", "Michael Oliver", "Dirk Stroobandt", "Dennis Sylvester"], "https://doi.org/10.1145/337292.337617", "dac", 2000]], "Peter van den Hamer": [["A system simulation framework", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", "dac", 2000]], "W. P. M. van der Linden": [["A system simulation framework", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", "dac", 2000]], "Peter Bingley": [["A system simulation framework", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", "dac", 2000]], "N. W. Schellingerhout": [["A system simulation framework", ["Peter van den Hamer", "W. P. M. van der Linden", "Peter Bingley", "N. W. Schellingerhout"], "https://doi.org/10.1145/337292.337741", "dac", 2000]], "Stephen Fenstermaker": [["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", "dac", 2000]], "David George": [["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", "dac", 2000]], "Stefanus Mantik": [["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", "dac", 2000]], "Bart Thielges": [["METRICS: a system architecture for design process optimization", ["Stephen Fenstermaker", "David George", "Andrew B. Kahng", "Stefanus Mantik", "Bart Thielges"], "https://doi.org/10.1145/337292.337745", "dac", 2000]], "Olivier Coudert": [["Web-based frameworks to enable CAD RD (abstract)", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", "dac", 2000]], "Christoph Meinel": [["Web-based frameworks to enable CAD RD (abstract)", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", "dac", 2000]], "Ellen Sentovich": [["Web-based frameworks to enable CAD RD (abstract)", ["Olivier Coudert", "Igor L. Markov", "Christoph Meinel", "Ellen Sentovich"], "https://doi.org/10.1145/337292.337746", "dac", 2000]], "Stephen D. Posluszny": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "N. Aoki": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "David Boerstler": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Paula K. Coulman": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Sang H. Dhong": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Brian K. Flachs": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "H. Peter Hofstee": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "N. Kojima": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Ohsang Kwon": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "K. Lee": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "David Meltzer": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Kevin J. Nowka": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "J. Park": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "J. Peter": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Joel Silberman": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Osamu Takahashi": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Paul Villarrubia": [["\"Timing closure by design, \" a high frequency microprocessor design methodology", ["Stephen D. Posluszny", "N. Aoki", "David Boerstler", "Paula K. Coulman", "Sang H. Dhong", "Brian K. Flachs", "H. Peter Hofstee", "N. Kojima", "Ohsang Kwon", "K. Lee", "David Meltzer", "Kevin J. Nowka", "J. Park", "J. Peter", "Joel Silberman", "Osamu Takahashi", "Paul Villarrubia"], "https://doi.org/10.1145/337292.337749", "dac", 2000]], "Jen-Tien Yen": [["Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor", ["Jen-Tien Yen", "Qichao Richard Yin"], "https://doi.org/10.1145/337292.337755", "dac", 2000]], "Qichao Richard Yin": [["Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor", ["Jen-Tien Yen", "Qichao Richard Yin"], "https://doi.org/10.1145/337292.337755", "dac", 2000]], "Cindy Eisner": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Irit Shitsevalov": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Russ Hoover": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Wayne G. Nation": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Kyle L. Nelson": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Ken Valk": [["A methodology for formal design of hardware control with application to cache coherence protocols", ["Cindy Eisner", "Irit Shitsevalov", "Russ Hoover", "Wayne G. Nation", "Kyle L. Nelson", "Ken Valk"], "https://doi.org/10.1145/337292.337757", "dac", 2000]], "Alan J. Drake": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Todd D. Basso": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Spencer M. Gold": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Keith L. Kraver": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Phiroze N. Parakh": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Claude R. Gauthier": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "P. Sean Stetson": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "Richard B. Brown": [["CGaAs PowerPC FXU", ["Alan J. Drake", "Todd D. Basso", "Spencer M. Gold", "Keith L. Kraver", "Phiroze N. Parakh", "Claude R. Gauthier", "P. Sean Stetson", "Richard B. Brown"], "https://doi.org/10.1145/337292.337760", "dac", 2000]], "N. S. Nagaraj": [["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Ray Hokinson": [["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Tak Young": [["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Wonjae L. Kang": [["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "David Overhauser": [["When bad things happen to good chips (panel session)", ["N. S. Nagaraj", "Andrzej J. Strojwas", "Sani R. Nassif", "Ray Hokinson", "Tak Young", "Wonjae L. Kang", "David Overhauser", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337764", "dac", 2000]], "Joe Kanapka": [["Fast methods for extraction and sparsification of substrate coupling", ["Joe Kanapka", "Joel R. Phillips", "Jacob White"], "https://doi.org/10.1145/337292.337766", "dac", 2000]], "Sharad Kapur": [["Large-scale capacitance calculation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/337292.337767", "dac", 2000]], "David E. Long": [["Large-scale capacitance calculation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/337292.337767", "dac", 2000]], "Ching-Han Tsai": [["Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction", ["Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/337292.337768", "dac", 2000]], "William E. Dougherty": [["Unifying behavioral synthesis and physical design", ["William E. Dougherty", "Donald E. Thomas"], "https://doi.org/10.1145/337292.337769", "dac", 2000]], "Hisaaki Katagiri": [["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", "dac", 2000]], "Keiichi Yasumoto": [["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", "dac", 2000]], "Akira Kitajima": [["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", "dac", 2000]], "Teruo Higashino": [["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", "dac", 2000]], "Kenichi Taniguchi": [["Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization", ["Hisaaki Katagiri", "Keiichi Yasumoto", "Akira Kitajima", "Teruo Higashino", "Kenichi Taniguchi"], "https://doi.org/10.1145/337292.337771", "dac", 2000]], "Zhan Yu": [["The use of carry-save representation in joint module selection and retiming", ["Zhan Yu", "Kei-Yong Khoo", "Alan N. Willson Jr."], "https://doi.org/10.1145/337292.337773", "dac", 2000]], "Kei-Yong Khoo": [["The use of carry-save representation in joint module selection and retiming", ["Zhan Yu", "Kei-Yong Khoo", "Alan N. Willson Jr."], "https://doi.org/10.1145/337292.337773", "dac", 2000]], "Alan N. Willson Jr.": [["The use of carry-save representation in joint module selection and retiming", ["Zhan Yu", "Kei-Yong Khoo", "Alan N. Willson Jr."], "https://doi.org/10.1145/337292.337773", "dac", 2000]], "Khaled Saab": [["Closing the gap between analog and digital", ["Khaled Saab", "Naim Ben Hamida", "Bozena Kaminska"], "https://doi.org/10.1145/337292.337775", "dac", 2000]], "Naim Ben Hamida": [["Closing the gap between analog and digital", ["Khaled Saab", "Naim Ben Hamida", "Bozena Kaminska"], "https://doi.org/10.1145/337292.337775", "dac", 2000]], "Bozena Kaminska": [["Closing the gap between analog and digital", ["Khaled Saab", "Naim Ben Hamida", "Bozena Kaminska"], "https://doi.org/10.1145/337292.337775", "dac", 2000]], "Venkatram Krishnaswamy": [["A switch level fault simulation environment", ["Venkatram Krishnaswamy", "Jeremy Casas", "Thomas Tetzlaff"], "https://doi.org/10.1145/337292.337777", "dac", 2000]], "Jeremy Casas": [["A switch level fault simulation environment", ["Venkatram Krishnaswamy", "Jeremy Casas", "Thomas Tetzlaff"], "https://doi.org/10.1145/337292.337777", "dac", 2000]], "Thomas Tetzlaff": [["A switch level fault simulation environment", ["Venkatram Krishnaswamy", "Jeremy Casas", "Thomas Tetzlaff"], "https://doi.org/10.1145/337292.337777", "dac", 2000]], "Kumar N. Dwarakanath": [["Universal fault simulation using fault tuples", ["Kumar N. Dwarakanath", "Ronald D. Blanton"], "https://doi.org/10.1145/337292.337779", "dac", 2000]], "Ronald D. Blanton": [["Universal fault simulation using fault tuples", ["Kumar N. Dwarakanath", "Ronald D. Blanton"], "https://doi.org/10.1145/337292.337779", "dac", 2000]], "Sujit T. Zachariah": [["A novel algorithm to extract two-node bridges", ["Sujit T. Zachariah", "Sreejit Chakravarty", "Carl D. Roth"], "https://doi.org/10.1145/337292.337780", "dac", 2000]], "Sreejit Chakravarty": [["A novel algorithm to extract two-node bridges", ["Sujit T. Zachariah", "Sreejit Chakravarty", "Carl D. Roth"], "https://doi.org/10.1145/337292.337780", "dac", 2000]], "Carl D. Roth": [["A novel algorithm to extract two-node bridges", ["Sujit T. Zachariah", "Sreejit Chakravarty", "Carl D. Roth"], "https://doi.org/10.1145/337292.337780", "dac", 2000]], "M. Srikanth Rao": [["Power minimization using control generated clocks", ["M. Srikanth Rao", "S. K. Nandy"], "https://doi.org/10.1145/337292.337781", "dac", 2000]], "S. K. Nandy": [["Power minimization using control generated clocks", ["M. Srikanth Rao", "S. K. Nandy"], "https://doi.org/10.1145/337292.337781", "dac", 2000]], "Naehyuck Chang": [["Bus encoding for low-power high-performance memory systems", ["Naehyuck Chang", "Kwanho Kim", "Jinsung Cho"], "https://doi.org/10.1145/337292.337778", "dac", 2000]], "Kwanho Kim": [["Bus encoding for low-power high-performance memory systems", ["Naehyuck Chang", "Kwanho Kim", "Jinsung Cho"], "https://doi.org/10.1145/337292.337778", "dac", 2000]], "Jinsung Cho": [["Bus encoding for low-power high-performance memory systems", ["Naehyuck Chang", "Kwanho Kim", "Jinsung Cho"], "https://doi.org/10.1145/337292.337778", "dac", 2000]], "Seongsoo Lee": [["Run-time voltage hopping for low-power real-time systems", ["Seongsoo Lee", "Takayasu Sakurai"], "https://doi.org/10.1145/337292.337785", "dac", 2000]], "Takayasu Sakurai": [["Run-time voltage hopping for low-power real-time systems", ["Seongsoo Lee", "Takayasu Sakurai"], "https://doi.org/10.1145/337292.337785", "dac", 2000]], "Naoyuki Kawabe": [["Function-level power estimation methodology for microprocessors", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", "dac", 2000]], "Kimiyoshi Usami": [["Function-level power estimation methodology for microprocessors", ["Gang Qu", "Naoyuki Kawabe", "Kimiyoshi Usami", "Miodrag Potkonjak"], "https://doi.org/10.1145/337292.337786", "dac", 2000]], "Dan Schweikert": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Joseph B. Costello": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Rajeev Madhavan": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Y. C. Pati": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Judy Owen": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Steve Carlson": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]], "Moshe Gavrielov": [["Emerging companies - acquiring minds want to know (panel session)", ["Dan Schweikert", "Joseph B. Costello", "Rajeev Madhavan", "Y. C. Pati", "Judy Owen", "Steve Carlson", "Moshe Gavrielov"], "https://doi.org/10.1145/337292.337789", "dac", 2000]]}