{"Source Block": ["oh/common/hdl/oh_standby.v@60:70@HdlStmAssign", "   // Clock gating circuit for output clock\n   // EVent can be used to boot a CPU andcany other master as an example\n   //####################################################################\n\n   //Adding reset to wakeup signal\n   assign wakeup_now = sync_reset_pulse | wakeup;   \n\n   // Stay awake for PD cycles\n   always @ (posedge clkin or negedge nreset)\n     if(!nreset)\n       wakeup_pipe[PD-1:0] <= 'b0;   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[65, "   assign wakeup_now = sync_reset_pulse | wakeup;   \n"]], "Add": [[65, "   assign wakeup_now = sync_reset_pulse | wakeup;\n"]]}}