
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c860  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012b8  0800ca10  0800ca10  0000da10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dcc8  0800dcc8  0000f88c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dcc8  0800dcc8  0000ecc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dcd0  0800dcd0  0000f88c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dcd0  0800dcd0  0000ecd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dcd4  0800dcd4  0000ecd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000088c  20000000  0800dcd8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f88c  2**0
                  CONTENTS
 10 .bss          00000cd8  2000088c  2000088c  0000f88c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001564  20001564  0000f88c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f88c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00056d2a  00000000  00000000  0000f8bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005756  00000000  00000000  000665e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003df8  00000000  00000000  0006bd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002ed9  00000000  00000000  0006fb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027b89  00000000  00000000  00072a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002cb76  00000000  00000000  0009a59a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7d21  00000000  00000000  000c7110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001bee31  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000111b8  00000000  00000000  001bee74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001d002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000088c 	.word	0x2000088c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c9f8 	.word	0x0800c9f8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000890 	.word	0x20000890
 80001ec:	0800c9f8 	.word	0x0800c9f8

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_frsub>:
 8000a7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a80:	e002      	b.n	8000a88 <__addsf3>
 8000a82:	bf00      	nop

08000a84 <__aeabi_fsub>:
 8000a84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a88 <__addsf3>:
 8000a88:	0042      	lsls	r2, r0, #1
 8000a8a:	bf1f      	itttt	ne
 8000a8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a90:	ea92 0f03 	teqne	r2, r3
 8000a94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9c:	d06a      	beq.n	8000b74 <__addsf3+0xec>
 8000a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa6:	bfc1      	itttt	gt
 8000aa8:	18d2      	addgt	r2, r2, r3
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	4048      	eorgt	r0, r1
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	bfb8      	it	lt
 8000ab2:	425b      	neglt	r3, r3
 8000ab4:	2b19      	cmp	r3, #25
 8000ab6:	bf88      	it	hi
 8000ab8:	4770      	bxhi	lr
 8000aba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000abe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ad2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4249      	negne	r1, r1
 8000ada:	ea92 0f03 	teq	r2, r3
 8000ade:	d03f      	beq.n	8000b60 <__addsf3+0xd8>
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae8:	eb10 000c 	adds.w	r0, r0, ip
 8000aec:	f1c3 0320 	rsb	r3, r3, #32
 8000af0:	fa01 f103 	lsl.w	r1, r1, r3
 8000af4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af8:	d502      	bpl.n	8000b00 <__addsf3+0x78>
 8000afa:	4249      	negs	r1, r1
 8000afc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b04:	d313      	bcc.n	8000b2e <__addsf3+0xa6>
 8000b06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b0a:	d306      	bcc.n	8000b1a <__addsf3+0x92>
 8000b0c:	0840      	lsrs	r0, r0, #1
 8000b0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b12:	f102 0201 	add.w	r2, r2, #1
 8000b16:	2afe      	cmp	r2, #254	@ 0xfe
 8000b18:	d251      	bcs.n	8000bbe <__addsf3+0x136>
 8000b1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b22:	bf08      	it	eq
 8000b24:	f020 0001 	biceq.w	r0, r0, #1
 8000b28:	ea40 0003 	orr.w	r0, r0, r3
 8000b2c:	4770      	bx	lr
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	eb40 0000 	adc.w	r0, r0, r0
 8000b34:	3a01      	subs	r2, #1
 8000b36:	bf28      	it	cs
 8000b38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b3c:	d2ed      	bcs.n	8000b1a <__addsf3+0x92>
 8000b3e:	fab0 fc80 	clz	ip, r0
 8000b42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b46:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4e:	bfaa      	itet	ge
 8000b50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b54:	4252      	neglt	r2, r2
 8000b56:	4318      	orrge	r0, r3
 8000b58:	bfbc      	itt	lt
 8000b5a:	40d0      	lsrlt	r0, r2
 8000b5c:	4318      	orrlt	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	f092 0f00 	teq	r2, #0
 8000b64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b68:	bf06      	itte	eq
 8000b6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	3201      	addeq	r2, #1
 8000b70:	3b01      	subne	r3, #1
 8000b72:	e7b5      	b.n	8000ae0 <__addsf3+0x58>
 8000b74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	bf18      	it	ne
 8000b7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b82:	d021      	beq.n	8000bc8 <__addsf3+0x140>
 8000b84:	ea92 0f03 	teq	r2, r3
 8000b88:	d004      	beq.n	8000b94 <__addsf3+0x10c>
 8000b8a:	f092 0f00 	teq	r2, #0
 8000b8e:	bf08      	it	eq
 8000b90:	4608      	moveq	r0, r1
 8000b92:	4770      	bx	lr
 8000b94:	ea90 0f01 	teq	r0, r1
 8000b98:	bf1c      	itt	ne
 8000b9a:	2000      	movne	r0, #0
 8000b9c:	4770      	bxne	lr
 8000b9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ba2:	d104      	bne.n	8000bae <__addsf3+0x126>
 8000ba4:	0040      	lsls	r0, r0, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	4770      	bx	lr
 8000bae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bb2:	bf3c      	itt	cc
 8000bb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bxcc	lr
 8000bba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc6:	4770      	bx	lr
 8000bc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bcc:	bf16      	itet	ne
 8000bce:	4608      	movne	r0, r1
 8000bd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd4:	4601      	movne	r1, r0
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	bf06      	itte	eq
 8000bda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bde:	ea90 0f01 	teqeq	r0, r1
 8000be2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_ui2f>:
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e004      	b.n	8000bf8 <__aeabi_i2f+0x8>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_i2f>:
 8000bf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf4:	bf48      	it	mi
 8000bf6:	4240      	negmi	r0, r0
 8000bf8:	ea5f 0c00 	movs.w	ip, r0
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c04:	4601      	mov	r1, r0
 8000c06:	f04f 0000 	mov.w	r0, #0
 8000c0a:	e01c      	b.n	8000c46 <__aeabi_l2f+0x2a>

08000c0c <__aeabi_ul2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e00a      	b.n	8000c30 <__aeabi_l2f+0x14>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_l2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__aeabi_l2f+0x14>
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	ea5f 0c01 	movs.w	ip, r1
 8000c34:	bf02      	ittt	eq
 8000c36:	4684      	moveq	ip, r0
 8000c38:	4601      	moveq	r1, r0
 8000c3a:	2000      	moveq	r0, #0
 8000c3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c40:	bf08      	it	eq
 8000c42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	fabc f28c 	clz	r2, ip
 8000c4e:	3a08      	subs	r2, #8
 8000c50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c54:	db10      	blt.n	8000c78 <__aeabi_l2f+0x5c>
 8000c56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f102 0220 	add.w	r2, r2, #32
 8000c7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c88:	fa21 f202 	lsr.w	r2, r1, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af04      	add	r7, sp, #16
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR == PIN_INPUT) ? ALERT_PIN_CELL_01 : 0;
 8000f98:	7bbb      	ldrb	r3, [r7, #14]
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 8000fa2:	7bbb      	ldrb	r3, [r7, #14]
 8000fa4:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8000fa6:	7bbb      	ldrb	r3, [r7, #14]
 8000fa8:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR       == PIN_INPUT) ? CELL_01_LED_01       : 0;
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8000fb6:	7bbb      	ldrb	r3, [r7, #14]
 8000fb8:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8000fba:	7bbb      	ldrb	r3, [r7, #14]
 8000fbc:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? (1U << 0) : 0;
 8000fc2:	7b7b      	ldrb	r3, [r7, #13]
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? (1U << 1) : 0;
 8000fcc:	7b7b      	ldrb	r3, [r7, #13]
 8000fce:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? (1U << 2) : 0;
 8000fd0:	7b7b      	ldrb	r3, [r7, #13]
 8000fd2:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? (1U << 3) : 0;
 8000fd4:	7b7b      	ldrb	r3, [r7, #13]
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? (1U << 4) : 0;
 8000fde:	7b7b      	ldrb	r3, [r7, #13]
 8000fe0:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? (1U << 5) : 0;
 8000fe2:	7b7b      	ldrb	r3, [r7, #13]
 8000fe4:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? (1U << 6) : 0;
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? (1U << 7) : 0;
 8000fea:	7b7b      	ldrb	r3, [r7, #13]
 8000fec:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	b299      	uxth	r1, r3
 8000ff6:	2364      	movs	r3, #100	@ 0x64
 8000ff8:	9302      	str	r3, [sp, #8]
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	9301      	str	r3, [sp, #4]
 8000ffe:	f107 030e 	add.w	r3, r7, #14
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2301      	movs	r3, #1
 8001006:	2206      	movs	r2, #6
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f008 fa3f 	bl	800948c <HAL_I2C_Mem_Write>
 800100e:	4603      	mov	r3, r0
 8001010:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <Expander_InitPinDirections+0x94>
    {
        return status;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	e012      	b.n	8001042 <Expander_InitPinDirections+0xba>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 800101c:	78fb      	ldrb	r3, [r7, #3]
 800101e:	b29b      	uxth	r3, r3
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	b299      	uxth	r1, r3
 8001024:	2364      	movs	r3, #100	@ 0x64
 8001026:	9302      	str	r3, [sp, #8]
 8001028:	2301      	movs	r3, #1
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	f107 030d 	add.w	r3, r7, #13
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	2207      	movs	r2, #7
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f008 fa28 	bl	800948c <HAL_I2C_Mem_Write>
 800103c:	4603      	mov	r3, r0
 800103e:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b088      	sub	sp, #32
 800104e:	af04      	add	r7, sp, #16
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	4608      	mov	r0, r1
 8001054:	4611      	mov	r1, r2
 8001056:	461a      	mov	r2, r3
 8001058:	4603      	mov	r3, r0
 800105a:	70fb      	strb	r3, [r7, #3]
 800105c:	460b      	mov	r3, r1
 800105e:	803b      	strh	r3, [r7, #0]
 8001060:	4613      	mov	r3, r2
 8001062:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 8001064:	883b      	ldrh	r3, [r7, #0]
 8001066:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800106a:	2b00      	cmp	r3, #0
 800106c:	d142      	bne.n	80010f4 <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 800106e:	2302      	movs	r3, #2
 8001070:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8001072:	78fb      	ldrb	r3, [r7, #3]
 8001074:	b29b      	uxth	r3, r3
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	b299      	uxth	r1, r3
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	b29a      	uxth	r2, r3
 800107e:	2364      	movs	r3, #100	@ 0x64
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	2301      	movs	r3, #1
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	f107 030c 	add.w	r3, r7, #12
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f008 faf6 	bl	8009680 <HAL_I2C_Mem_Read>
 8001094:	4603      	mov	r3, r0
 8001096:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8001098:	7bbb      	ldrb	r3, [r7, #14]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <Expander_SetPinState+0x58>
            return status;
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	e073      	b.n	800118a <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d106      	bne.n	80010b6 <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	7b3b      	ldrb	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	733b      	strb	r3, [r7, #12]
 80010b4:	e009      	b.n	80010ca <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 80010b6:	883b      	ldrh	r3, [r7, #0]
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	43db      	mvns	r3, r3
 80010bc:	b25a      	sxtb	r2, r3
 80010be:	7b3b      	ldrb	r3, [r7, #12]
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	4013      	ands	r3, r2
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 80010ca:	78fb      	ldrb	r3, [r7, #3]
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	b299      	uxth	r1, r3
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	b29a      	uxth	r2, r3
 80010d6:	2364      	movs	r3, #100	@ 0x64
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	2301      	movs	r3, #1
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f008 f9d0 	bl	800948c <HAL_I2C_Mem_Write>
 80010ec:	4603      	mov	r3, r0
 80010ee:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 80010f0:	7bbb      	ldrb	r3, [r7, #14]
 80010f2:	e04a      	b.n	800118a <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 80010f4:	883b      	ldrh	r3, [r7, #0]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d145      	bne.n	8001188 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 80010fc:	2303      	movs	r3, #3
 80010fe:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	b29b      	uxth	r3, r3
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	b299      	uxth	r1, r3
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	b29a      	uxth	r2, r3
 800110c:	2364      	movs	r3, #100	@ 0x64
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	2301      	movs	r3, #1
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	2301      	movs	r3, #1
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f008 faaf 	bl	8009680 <HAL_I2C_Mem_Read>
 8001122:	4603      	mov	r3, r0
 8001124:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8001126:	7bbb      	ldrb	r3, [r7, #14]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <Expander_SetPinState+0xe6>
            return status;
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	e02c      	b.n	800118a <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8001130:	883b      	ldrh	r3, [r7, #0]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	b29b      	uxth	r3, r3
 8001136:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8001138:	78bb      	ldrb	r3, [r7, #2]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d105      	bne.n	800114a <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 800113e:	7b3a      	ldrb	r2, [r7, #12]
 8001140:	7b7b      	ldrb	r3, [r7, #13]
 8001142:	4313      	orrs	r3, r2
 8001144:	b2db      	uxtb	r3, r3
 8001146:	733b      	strb	r3, [r7, #12]
 8001148:	e009      	b.n	800115e <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 800114a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800114e:	43db      	mvns	r3, r3
 8001150:	b25a      	sxtb	r2, r3
 8001152:	7b3b      	ldrb	r3, [r7, #12]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	4013      	ands	r3, r2
 8001158:	b25b      	sxtb	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	b29b      	uxth	r3, r3
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	b299      	uxth	r1, r3
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	b29a      	uxth	r2, r3
 800116a:	2364      	movs	r3, #100	@ 0x64
 800116c:	9302      	str	r3, [sp, #8]
 800116e:	2301      	movs	r3, #1
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	f107 030c 	add.w	r3, r7, #12
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2301      	movs	r3, #1
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f008 f986 	bl	800948c <HAL_I2C_Mem_Write>
 8001180:	4603      	mov	r3, r0
 8001182:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	e000      	b.n	800118a <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
    }
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
	...

08001194 <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 800119c:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <Expander_InitAllDevices+0x50>)
 800119e:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 80011a0:	2304      	movs	r3, #4
 80011a2:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e012      	b.n	80011d0 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 80011aa:	f107 0208 	add.w	r2, r7, #8
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	4413      	add	r3, r2
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fee6 	bl	8000f88 <Expander_InitPinDirections>
 80011bc:	4603      	mov	r3, r0
 80011be:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <Expander_InitAllDevices+0x36>
        {
            return status;
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	e007      	b.n	80011da <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d3e8      	bcc.n	80011aa <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	24232221 	.word	0x24232221

080011e8 <get_voltage_map>:


// In this example all cells share the same voltage mapping.
static VoltageMap* get_voltage_map(CellID cell)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    (void)cell;  // Unused since mapping is the same for all cells.
    return default_map;
 80011f2:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <get_voltage_map+0x18>)
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	20000000 	.word	0x20000000

08001204 <get_cell_control_params>:

// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expanderAddr, uint16_t *sel0, uint16_t *sel1, uint16_t *sel2)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	2b0b      	cmp	r3, #11
 8001218:	f200 80c4 	bhi.w	80013a4 <get_cell_control_params+0x1a0>
 800121c:	a201      	add	r2, pc, #4	@ (adr r2, 8001224 <get_cell_control_params+0x20>)
 800121e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001222:	bf00      	nop
 8001224:	08001255 	.word	0x08001255
 8001228:	0800126f 	.word	0x0800126f
 800122c:	08001289 	.word	0x08001289
 8001230:	080012a9 	.word	0x080012a9
 8001234:	080012c3 	.word	0x080012c3
 8001238:	080012dd 	.word	0x080012dd
 800123c:	080012fd 	.word	0x080012fd
 8001240:	08001317 	.word	0x08001317
 8001244:	08001331 	.word	0x08001331
 8001248:	08001351 	.word	0x08001351
 800124c:	0800136b 	.word	0x0800136b
 8001250:	08001385 	.word	0x08001385
    {
        case CELL_1:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	2221      	movs	r2, #33	@ 0x21
 8001258:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2202      	movs	r2, #2
 800125e:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	2204      	movs	r2, #4
 8001264:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	2208      	movs	r2, #8
 800126a:	801a      	strh	r2, [r3, #0]
            break;
 800126c:	e0a7      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_2:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	2221      	movs	r2, #33	@ 0x21
 8001272:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2280      	movs	r2, #128	@ 0x80
 8001278:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	2240      	movs	r2, #64	@ 0x40
 800127e:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	2220      	movs	r2, #32
 8001284:	801a      	strh	r2, [r3, #0]
            break;
 8001286:	e09a      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_3:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2221      	movs	r2, #33	@ 0x21
 800128c:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001294:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800129c:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012a4:	801a      	strh	r2, [r3, #0]
            break;
 80012a6:	e08a      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_4:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	2222      	movs	r2, #34	@ 0x22
 80012ac:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2202      	movs	r2, #2
 80012b2:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2204      	movs	r2, #4
 80012b8:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	2208      	movs	r2, #8
 80012be:	801a      	strh	r2, [r3, #0]
            break;
 80012c0:	e07d      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_5:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	2222      	movs	r2, #34	@ 0x22
 80012c6:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2280      	movs	r2, #128	@ 0x80
 80012cc:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	2240      	movs	r2, #64	@ 0x40
 80012d2:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	2220      	movs	r2, #32
 80012d8:	801a      	strh	r2, [r3, #0]
            break;
 80012da:	e070      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_6:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	2222      	movs	r2, #34	@ 0x22
 80012e0:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012e8:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012f0:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012f8:	801a      	strh	r2, [r3, #0]
            break;
 80012fa:	e060      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_7:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2223      	movs	r2, #35	@ 0x23
 8001300:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2202      	movs	r2, #2
 8001306:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	2204      	movs	r2, #4
 800130c:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	2208      	movs	r2, #8
 8001312:	801a      	strh	r2, [r3, #0]
            break;
 8001314:	e053      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_8:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2223      	movs	r2, #35	@ 0x23
 800131a:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2240      	movs	r2, #64	@ 0x40
 8001326:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	2220      	movs	r2, #32
 800132c:	801a      	strh	r2, [r3, #0]
            break;
 800132e:	e046      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_9:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	2223      	movs	r2, #35	@ 0x23
 8001334:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800133c:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001344:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800134c:	801a      	strh	r2, [r3, #0]
            break;
 800134e:	e036      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_10:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2224      	movs	r2, #36	@ 0x24
 8001354:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2202      	movs	r2, #2
 800135a:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	2204      	movs	r2, #4
 8001360:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	2208      	movs	r2, #8
 8001366:	801a      	strh	r2, [r3, #0]
            break;
 8001368:	e029      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_11:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	2224      	movs	r2, #36	@ 0x24
 800136e:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2280      	movs	r2, #128	@ 0x80
 8001374:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	2240      	movs	r2, #64	@ 0x40
 800137a:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	2220      	movs	r2, #32
 8001380:	801a      	strh	r2, [r3, #0]
            break;
 8001382:	e01c      	b.n	80013be <get_cell_control_params+0x1ba>
        case CELL_12:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2224      	movs	r2, #36	@ 0x24
 8001388:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001390:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001398:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013a0:	801a      	strh	r2, [r3, #0]
            break;
 80013a2:	e00c      	b.n	80013be <get_cell_control_params+0x1ba>
        default:
            // Default to CELL_1 if an invalid cell is specified
            *expanderAddr = GPIO_EXPANDER_ID_01;
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2221      	movs	r2, #33	@ 0x21
 80013a8:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2202      	movs	r2, #2
 80013ae:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	2204      	movs	r2, #4
 80013b4:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	2208      	movs	r2, #8
 80013ba:	801a      	strh	r2, [r3, #0]
            break;
 80013bc:	bf00      	nop
    }
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop

080013cc <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage(I2C_HandleTypeDef *hi2c, CellID cell, float voltage)
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b08d      	sub	sp, #52	@ 0x34
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	460b      	mov	r3, r1
 80013d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80013da:	72fb      	strb	r3, [r7, #11]
    // Get the voltage mapping for this cell (all cells share the same mapping in this example)
    VoltageMap *map = get_voltage_map(cell);
 80013dc:	7afb      	ldrb	r3, [r7, #11]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff ff02 	bl	80011e8 <get_voltage_map>
 80013e4:	61f8      	str	r0, [r7, #28]
    if (map == NULL) return;
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d057      	beq.n	800149c <Set_Output_Voltage+0xd0>

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 80013ec:	23ff      	movs	r3, #255	@ 0xff
 80013ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (int i = 0; i < 8; i++) {
 80013f2:	2300      	movs	r3, #0
 80013f4:	623b      	str	r3, [r7, #32]
 80013f6:	e017      	b.n	8001428 <Set_Output_Voltage+0x5c>
        if (map[i].voltage == voltage) {
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	69fa      	ldr	r2, [r7, #28]
 80013fe:	4413      	add	r3, r2
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ed97 7a01 	vldr	s14, [r7, #4]
 8001408:	eeb4 7a67 	vcmp.f32	s14, s15
 800140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001410:	d107      	bne.n	8001422 <Set_Output_Voltage+0x56>
            mux_channel = map[i].mux_channel;
 8001412:	6a3b      	ldr	r3, [r7, #32]
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	69fa      	ldr	r2, [r7, #28]
 8001418:	4413      	add	r3, r2
 800141a:	791b      	ldrb	r3, [r3, #4]
 800141c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8001420:	e005      	b.n	800142e <Set_Output_Voltage+0x62>
    for (int i = 0; i < 8; i++) {
 8001422:	6a3b      	ldr	r3, [r7, #32]
 8001424:	3301      	adds	r3, #1
 8001426:	623b      	str	r3, [r7, #32]
 8001428:	6a3b      	ldr	r3, [r7, #32]
 800142a:	2b07      	cmp	r3, #7
 800142c:	dde4      	ble.n	80013f8 <Set_Output_Voltage+0x2c>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 800142e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001432:	2bff      	cmp	r3, #255	@ 0xff
 8001434:	d034      	beq.n	80014a0 <Set_Output_Voltage+0xd4>

    // Convert mux_channel into its 3 select bits.
    uint8_t s0 = (mux_channel >> 0) & 0x01;
 8001436:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	76fb      	strb	r3, [r7, #27]
    uint8_t s1 = (mux_channel >> 1) & 0x01;
 8001440:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001444:	085b      	lsrs	r3, r3, #1
 8001446:	b2db      	uxtb	r3, r3
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	76bb      	strb	r3, [r7, #26]
    uint8_t s2 = (mux_channel >> 2) & 0x01;
 800144e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001452:	089b      	lsrs	r3, r3, #2
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	767b      	strb	r3, [r7, #25]

    // Get the expander address and control pins for this cell.
    uint8_t expanderAddr;
    uint16_t sel0, sel1, sel2;
    get_cell_control_params(cell, &expanderAddr, &sel0, &sel1, &sel2);
 800145c:	f107 0414 	add.w	r4, r7, #20
 8001460:	f107 0216 	add.w	r2, r7, #22
 8001464:	f107 0118 	add.w	r1, r7, #24
 8001468:	7af8      	ldrb	r0, [r7, #11]
 800146a:	f107 0312 	add.w	r3, r7, #18
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	4623      	mov	r3, r4
 8001472:	f7ff fec7 	bl	8001204 <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(hi2c, expanderAddr, sel0, s0);
 8001476:	7e39      	ldrb	r1, [r7, #24]
 8001478:	8afa      	ldrh	r2, [r7, #22]
 800147a:	7efb      	ldrb	r3, [r7, #27]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f7ff fde4 	bl	800104a <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel1, s1);
 8001482:	7e39      	ldrb	r1, [r7, #24]
 8001484:	8aba      	ldrh	r2, [r7, #20]
 8001486:	7ebb      	ldrb	r3, [r7, #26]
 8001488:	68f8      	ldr	r0, [r7, #12]
 800148a:	f7ff fdde 	bl	800104a <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel2, s2);
 800148e:	7e39      	ldrb	r1, [r7, #24]
 8001490:	8a7a      	ldrh	r2, [r7, #18]
 8001492:	7e7b      	ldrb	r3, [r7, #25]
 8001494:	68f8      	ldr	r0, [r7, #12]
 8001496:	f7ff fdd8 	bl	800104a <Expander_SetPinState>
 800149a:	e002      	b.n	80014a2 <Set_Output_Voltage+0xd6>
    if (map == NULL) return;
 800149c:	bf00      	nop
 800149e:	e000      	b.n	80014a2 <Set_Output_Voltage+0xd6>
    if (mux_channel == 0xFF) return; // Voltage not found
 80014a0:	bf00      	nop
}
 80014a2:	372c      	adds	r7, #44	@ 0x2c
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd90      	pop	{r4, r7, pc}

080014a8 <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	9302      	str	r3, [sp, #8]
 80014b4:	2301      	movs	r3, #1
 80014b6:	9301      	str	r3, [sp, #4]
 80014b8:	1dfb      	adds	r3, r7, #7
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2301      	movs	r3, #1
 80014be:	2200      	movs	r2, #0
 80014c0:	21df      	movs	r1, #223	@ 0xdf
 80014c2:	4848      	ldr	r0, [pc, #288]	@ (80015e4 <RTC_Init+0x13c>)
 80014c4:	f008 f8dc 	bl	8009680 <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	9302      	str	r3, [sp, #8]
 80014d8:	2301      	movs	r3, #1
 80014da:	9301      	str	r3, [sp, #4]
 80014dc:	1dfb      	adds	r3, r7, #7
 80014de:	9300      	str	r3, [sp, #0]
 80014e0:	2301      	movs	r3, #1
 80014e2:	2200      	movs	r2, #0
 80014e4:	21df      	movs	r1, #223	@ 0xdf
 80014e6:	483f      	ldr	r0, [pc, #252]	@ (80015e4 <RTC_Init+0x13c>)
 80014e8:	f007 ffd0 	bl	800948c <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 80014ec:	200a      	movs	r0, #10
 80014ee:	f006 ffc7 	bl	8008480 <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	9302      	str	r3, [sp, #8]
 80014f8:	2301      	movs	r3, #1
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	1dfb      	adds	r3, r7, #7
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2301      	movs	r3, #1
 8001502:	2203      	movs	r2, #3
 8001504:	21df      	movs	r1, #223	@ 0xdf
 8001506:	4837      	ldr	r0, [pc, #220]	@ (80015e4 <RTC_Init+0x13c>)
 8001508:	f008 f8ba 	bl	8009680 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	f043 0308 	orr.w	r3, r3, #8
 8001512:	b2db      	uxtb	r3, r3
 8001514:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8001516:	f04f 33ff 	mov.w	r3, #4294967295
 800151a:	9302      	str	r3, [sp, #8]
 800151c:	2301      	movs	r3, #1
 800151e:	9301      	str	r3, [sp, #4]
 8001520:	1dfb      	adds	r3, r7, #7
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	2301      	movs	r3, #1
 8001526:	2203      	movs	r2, #3
 8001528:	21df      	movs	r1, #223	@ 0xdf
 800152a:	482e      	ldr	r0, [pc, #184]	@ (80015e4 <RTC_Init+0x13c>)
 800152c:	f007 ffae 	bl	800948c <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	9302      	str	r3, [sp, #8]
 8001536:	2301      	movs	r3, #1
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	1dfb      	adds	r3, r7, #7
 800153c:	9300      	str	r3, [sp, #0]
 800153e:	2301      	movs	r3, #1
 8001540:	2200      	movs	r2, #0
 8001542:	21df      	movs	r1, #223	@ 0xdf
 8001544:	4827      	ldr	r0, [pc, #156]	@ (80015e4 <RTC_Init+0x13c>)
 8001546:	f008 f89b 	bl	8009680 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001550:	b2db      	uxtb	r3, r3
 8001552:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8001554:	f04f 33ff 	mov.w	r3, #4294967295
 8001558:	9302      	str	r3, [sp, #8]
 800155a:	2301      	movs	r3, #1
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	1dfb      	adds	r3, r7, #7
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	2301      	movs	r3, #1
 8001564:	2200      	movs	r2, #0
 8001566:	21df      	movs	r1, #223	@ 0xdf
 8001568:	481e      	ldr	r0, [pc, #120]	@ (80015e4 <RTC_Init+0x13c>)
 800156a:	f007 ff8f 	bl	800948c <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 800156e:	f04f 33ff 	mov.w	r3, #4294967295
 8001572:	9302      	str	r3, [sp, #8]
 8001574:	2301      	movs	r3, #1
 8001576:	9301      	str	r3, [sp, #4]
 8001578:	1dfb      	adds	r3, r7, #7
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	2301      	movs	r3, #1
 800157e:	2203      	movs	r2, #3
 8001580:	21df      	movs	r1, #223	@ 0xdf
 8001582:	4818      	ldr	r0, [pc, #96]	@ (80015e4 <RTC_Init+0x13c>)
 8001584:	f008 f87c 	bl	8009680 <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f003 0320 	and.w	r3, r3, #32
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0ed      	beq.n	800156e <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	9302      	str	r3, [sp, #8]
 8001598:	2301      	movs	r3, #1
 800159a:	9301      	str	r3, [sp, #4]
 800159c:	1dfb      	adds	r3, r7, #7
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	2301      	movs	r3, #1
 80015a2:	2203      	movs	r2, #3
 80015a4:	21df      	movs	r1, #223	@ 0xdf
 80015a6:	480f      	ldr	r0, [pc, #60]	@ (80015e4 <RTC_Init+0x13c>)
 80015a8:	f008 f86a 	bl	8009680 <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	f003 0310 	and.w	r3, r3, #16
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d011      	beq.n	80015da <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	f023 0310 	bic.w	r3, r3, #16
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	9302      	str	r3, [sp, #8]
 80015c6:	2301      	movs	r3, #1
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	1dfb      	adds	r3, r7, #7
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	2301      	movs	r3, #1
 80015d0:	2203      	movs	r2, #3
 80015d2:	21df      	movs	r1, #223	@ 0xdf
 80015d4:	4803      	ldr	r0, [pc, #12]	@ (80015e4 <RTC_Init+0x13c>)
 80015d6:	f007 ff59 	bl	800948c <HAL_I2C_Mem_Write>
    }
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000e64 	.word	0x20000e64

080015e8 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b088      	sub	sp, #32
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	4608      	mov	r0, r1
 80015f2:	4611      	mov	r1, r2
 80015f4:	461a      	mov	r2, r3
 80015f6:	4603      	mov	r3, r0
 80015f8:	817b      	strh	r3, [r7, #10]
 80015fa:	460b      	mov	r3, r1
 80015fc:	813b      	strh	r3, [r7, #8]
 80015fe:	4613      	mov	r3, r2
 8001600:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001608:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 800160a:	7dbb      	ldrb	r3, [r7, #22]
 800160c:	2b00      	cmp	r3, #0
 800160e:	bf0c      	ite	eq
 8001610:	2301      	moveq	r3, #1
 8001612:	2300      	movne	r3, #0
 8001614:	b2db      	uxtb	r3, r3
 8001616:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001618:	897a      	ldrh	r2, [r7, #10]
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	4413      	add	r3, r2
 800161e:	b298      	uxth	r0, r3
 8001620:	893b      	ldrh	r3, [r7, #8]
 8001622:	3301      	adds	r3, #1
 8001624:	b29b      	uxth	r3, r3
 8001626:	893a      	ldrh	r2, [r7, #8]
 8001628:	8979      	ldrh	r1, [r7, #10]
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	4603      	mov	r3, r0
 800162e:	68f8      	ldr	r0, [r7, #12]
 8001630:	f001 f875 	bl	800271e <u8g2_IsIntersection>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d040      	beq.n	80016bc <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 800163a:	2301      	movs	r3, #1
 800163c:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 800163e:	e035      	b.n	80016ac <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001640:	6a3b      	ldr	r3, [r7, #32]
 8001642:	781a      	ldrb	r2, [r3, #0]
 8001644:	7dfb      	ldrb	r3, [r7, #23]
 8001646:	4013      	ands	r3, r2
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00c      	beq.n	8001668 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	7dba      	ldrb	r2, [r7, #22]
 8001652:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001656:	893a      	ldrh	r2, [r7, #8]
 8001658:	8979      	ldrh	r1, [r7, #10]
 800165a:	2300      	movs	r3, #0
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2301      	movs	r3, #1
 8001660:	68f8      	ldr	r0, [r7, #12]
 8001662:	f000 ff9e 	bl	80025a2 <u8g2_DrawHVLine>
 8001666:	e010      	b.n	800168a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10b      	bne.n	800168a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	7d7a      	ldrb	r2, [r7, #21]
 8001676:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800167a:	893a      	ldrh	r2, [r7, #8]
 800167c:	8979      	ldrh	r1, [r7, #10]
 800167e:	2300      	movs	r3, #0
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2301      	movs	r3, #1
 8001684:	68f8      	ldr	r0, [r7, #12]
 8001686:	f000 ff8c 	bl	80025a2 <u8g2_DrawHVLine>
    }
    x++;
 800168a:	897b      	ldrh	r3, [r7, #10]
 800168c:	3301      	adds	r3, #1
 800168e:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001690:	7dfb      	ldrb	r3, [r7, #23]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001696:	7dfb      	ldrb	r3, [r7, #23]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d104      	bne.n	80016a6 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 800169c:	2301      	movs	r3, #1
 800169e:	75fb      	strb	r3, [r7, #23]
      b++;
 80016a0:	6a3b      	ldr	r3, [r7, #32]
 80016a2:	3301      	adds	r3, #1
 80016a4:	623b      	str	r3, [r7, #32]
    }
    len--;
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1c6      	bne.n	8001640 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	7dba      	ldrb	r2, [r7, #22]
 80016b6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 80016ba:	e000      	b.n	80016be <u8g2_DrawHXBM+0xd6>
    return;
 80016bc:	bf00      	nop
}
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	4608      	mov	r0, r1
 80016ce:	4611      	mov	r1, r2
 80016d0:	461a      	mov	r2, r3
 80016d2:	4603      	mov	r3, r0
 80016d4:	817b      	strh	r3, [r7, #10]
 80016d6:	460b      	mov	r3, r1
 80016d8:	813b      	strh	r3, [r7, #8]
 80016da:	4613      	mov	r3, r2
 80016dc:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 80016e2:	8afb      	ldrh	r3, [r7, #22]
 80016e4:	3307      	adds	r3, #7
 80016e6:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 80016e8:	8afb      	ldrh	r3, [r7, #22]
 80016ea:	08db      	lsrs	r3, r3, #3
 80016ec:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80016ee:	897a      	ldrh	r2, [r7, #10]
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	4413      	add	r3, r2
 80016f4:	b298      	uxth	r0, r3
 80016f6:	893a      	ldrh	r2, [r7, #8]
 80016f8:	8c3b      	ldrh	r3, [r7, #32]
 80016fa:	4413      	add	r3, r2
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	893a      	ldrh	r2, [r7, #8]
 8001700:	8979      	ldrh	r1, [r7, #10]
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	4603      	mov	r3, r0
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	f001 f809 	bl	800271e <u8g2_IsIntersection>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d017      	beq.n	8001742 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001712:	e012      	b.n	800173a <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001714:	88f8      	ldrh	r0, [r7, #6]
 8001716:	893a      	ldrh	r2, [r7, #8]
 8001718:	8979      	ldrh	r1, [r7, #10]
 800171a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	4603      	mov	r3, r0
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	f7ff ff61 	bl	80015e8 <u8g2_DrawHXBM>
    bitmap += blen;
 8001726:	8afb      	ldrh	r3, [r7, #22]
 8001728:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800172a:	4413      	add	r3, r2
 800172c:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 800172e:	893b      	ldrh	r3, [r7, #8]
 8001730:	3301      	adds	r3, #1
 8001732:	813b      	strh	r3, [r7, #8]
    h--;
 8001734:	8c3b      	ldrh	r3, [r7, #32]
 8001736:	3b01      	subs	r3, #1
 8001738:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 800173a:	8c3b      	ldrh	r3, [r7, #32]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1e9      	bne.n	8001714 <u8g2_DrawXBM+0x50>
 8001740:	e000      	b.n	8001744 <u8g2_DrawXBM+0x80>
    return;
 8001742:	bf00      	nop
  }
}
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	7c1b      	ldrb	r3, [r3, #16]
 8001758:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001760:	461a      	mov	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	fb02 f303 	mul.w	r3, r2, r3
 8001768:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f00b f8af 	bl	800c8dc <memset>
}
 800177e:	bf00      	nop
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b086      	sub	sp, #24
 800178a:	af02      	add	r7, sp, #8
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	70fb      	strb	r3, [r7, #3]
 8001792:	4613      	mov	r3, r2
 8001794:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	7c1b      	ldrb	r3, [r3, #16]
 800179c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800179e:	78fb      	ldrb	r3, [r7, #3]
 80017a0:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017a6:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	89ba      	ldrh	r2, [r7, #12]
 80017ae:	fb12 f303 	smulbb	r3, r2, r3
 80017b2:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80017b4:	89bb      	ldrh	r3, [r7, #12]
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80017ba:	89bb      	ldrh	r3, [r7, #12]
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	4413      	add	r3, r2
 80017c0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80017c2:	7bf9      	ldrb	r1, [r7, #15]
 80017c4:	78ba      	ldrb	r2, [r7, #2]
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	460b      	mov	r3, r1
 80017cc:	2100      	movs	r1, #0
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f001 fc8b 	bl	80030ea <u8x8_DrawTile>
}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80017ee:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80017f6:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	7c5b      	ldrb	r3, [r3, #17]
 80017fe:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001800:	7bba      	ldrb	r2, [r7, #14]
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	4619      	mov	r1, r3
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffbd 	bl	8001786 <u8g2_send_tile_row>
    src_row++;
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	3301      	adds	r3, #1
 8001810:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001812:	7bbb      	ldrb	r3, [r7, #14]
 8001814:	3301      	adds	r3, #1
 8001816:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001818:	7bfa      	ldrb	r2, [r7, #15]
 800181a:	7b7b      	ldrb	r3, [r7, #13]
 800181c:	429a      	cmp	r2, r3
 800181e:	d203      	bcs.n	8001828 <u8g2_send_buffer+0x4c>
 8001820:	7bba      	ldrb	r2, [r7, #14]
 8001822:	7b3b      	ldrb	r3, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d3eb      	bcc.n	8001800 <u8g2_send_buffer+0x24>
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	78fa      	ldrb	r2, [r7, #3]
 8001840:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	4798      	blx	r3
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800186e:	2b00      	cmp	r3, #0
 8001870:	d002      	beq.n	8001878 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ff69 	bl	800174a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001878:	2100      	movs	r1, #0
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ffd8 	bl	8001830 <u8g2_SetBufferCurrTileRow>
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ffa3 	bl	80017dc <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800189c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	4413      	add	r3, r2
 80018a8:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	7c5b      	ldrb	r3, [r3, #17]
 80018b0:	7bfa      	ldrb	r2, [r7, #15]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d304      	bcc.n	80018c0 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f001 fc79 	bl	80031ae <u8x8_RefreshDisplay>
    return 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	e00d      	b.n	80018dc <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d002      	beq.n	80018d0 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ff3d 	bl	800174a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
 80018d2:	4619      	mov	r1, r3
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ffab 	bl	8001830 <u8g2_SetBufferCurrTileRow>
  return 1;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ffb7 	bl	8001860 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff ffc8 	bl	8001888 <u8g2_NextPage>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f9      	bne.n	80018f2 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 80018fe:	2100      	movs	r1, #0
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ff95 	bl	8001830 <u8g2_SetBufferCurrTileRow>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2208      	movs	r2, #8
 800191c:	701a      	strb	r2, [r3, #0]
  return buf;
 800191e:	4b03      	ldr	r3, [pc, #12]	@ (800192c <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	200008a8 	.word	0x200008a8

08001930 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af02      	add	r7, sp, #8
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	60b9      	str	r1, [r7, #8]
 800193a:	607a      	str	r2, [r7, #4]
 800193c:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a0b      	ldr	r2, [pc, #44]	@ (8001974 <u8g2_Setup_st7565_64128n_f+0x44>)
 8001946:	490c      	ldr	r1, [pc, #48]	@ (8001978 <u8g2_Setup_st7565_64128n_f+0x48>)
 8001948:	68f8      	ldr	r0, [r7, #12]
 800194a:	f001 fc91 	bl	8003270 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800194e:	f107 0313 	add.w	r3, r7, #19
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ffdc 	bl	8001910 <u8g2_m_16_8_f>
 8001958:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800195a:	7cfa      	ldrb	r2, [r7, #19]
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <u8g2_Setup_st7565_64128n_f+0x4c>)
 8001962:	6979      	ldr	r1, [r7, #20]
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	f000 ffc4 	bl	80028f2 <u8g2_SetupBuffer>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	08002e05 	.word	0x08002e05
 8001978:	08002fa5 	.word	0x08002fa5
 800197c:	08002775 	.word	0x08002775

08001980 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	781b      	ldrb	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	81fb      	strh	r3, [r7, #14]
    font++;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3301      	adds	r3, #1
 80019c2:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80019c4:	89fb      	ldrh	r3, [r7, #14]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	461a      	mov	r2, r3
 80019d0:	89fb      	ldrh	r3, [r7, #14]
 80019d2:	4413      	add	r3, r2
 80019d4:	81fb      	strh	r3, [r7, #14]
    return pos;
 80019d6:	89fb      	ldrh	r3, [r7, #14]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80019ee:	2100      	movs	r1, #0
 80019f0:	6838      	ldr	r0, [r7, #0]
 80019f2:	f7ff ffc5 	bl	8001980 <u8g2_font_get_byte>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80019fe:	2101      	movs	r1, #1
 8001a00:	6838      	ldr	r0, [r7, #0]
 8001a02:	f7ff ffbd 	bl	8001980 <u8g2_font_get_byte>
 8001a06:	4603      	mov	r3, r0
 8001a08:	461a      	mov	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8001a0e:	2102      	movs	r1, #2
 8001a10:	6838      	ldr	r0, [r7, #0]
 8001a12:	f7ff ffb5 	bl	8001980 <u8g2_font_get_byte>
 8001a16:	4603      	mov	r3, r0
 8001a18:	461a      	mov	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8001a1e:	2103      	movs	r1, #3
 8001a20:	6838      	ldr	r0, [r7, #0]
 8001a22:	f7ff ffad 	bl	8001980 <u8g2_font_get_byte>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8001a2e:	2104      	movs	r1, #4
 8001a30:	6838      	ldr	r0, [r7, #0]
 8001a32:	f7ff ffa5 	bl	8001980 <u8g2_font_get_byte>
 8001a36:	4603      	mov	r3, r0
 8001a38:	461a      	mov	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8001a3e:	2105      	movs	r1, #5
 8001a40:	6838      	ldr	r0, [r7, #0]
 8001a42:	f7ff ff9d 	bl	8001980 <u8g2_font_get_byte>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8001a4e:	2106      	movs	r1, #6
 8001a50:	6838      	ldr	r0, [r7, #0]
 8001a52:	f7ff ff95 	bl	8001980 <u8g2_font_get_byte>
 8001a56:	4603      	mov	r3, r0
 8001a58:	461a      	mov	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8001a5e:	2107      	movs	r1, #7
 8001a60:	6838      	ldr	r0, [r7, #0]
 8001a62:	f7ff ff8d 	bl	8001980 <u8g2_font_get_byte>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8001a6e:	2108      	movs	r1, #8
 8001a70:	6838      	ldr	r0, [r7, #0]
 8001a72:	f7ff ff85 	bl	8001980 <u8g2_font_get_byte>
 8001a76:	4603      	mov	r3, r0
 8001a78:	461a      	mov	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8001a7e:	2109      	movs	r1, #9
 8001a80:	6838      	ldr	r0, [r7, #0]
 8001a82:	f7ff ff7d 	bl	8001980 <u8g2_font_get_byte>
 8001a86:	4603      	mov	r3, r0
 8001a88:	b25a      	sxtb	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8001a8e:	210a      	movs	r1, #10
 8001a90:	6838      	ldr	r0, [r7, #0]
 8001a92:	f7ff ff75 	bl	8001980 <u8g2_font_get_byte>
 8001a96:	4603      	mov	r3, r0
 8001a98:	b25a      	sxtb	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8001a9e:	210b      	movs	r1, #11
 8001aa0:	6838      	ldr	r0, [r7, #0]
 8001aa2:	f7ff ff6d 	bl	8001980 <u8g2_font_get_byte>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	b25a      	sxtb	r2, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001aae:	210c      	movs	r1, #12
 8001ab0:	6838      	ldr	r0, [r7, #0]
 8001ab2:	f7ff ff65 	bl	8001980 <u8g2_font_get_byte>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b25a      	sxtb	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001abe:	210d      	movs	r1, #13
 8001ac0:	6838      	ldr	r0, [r7, #0]
 8001ac2:	f7ff ff5d 	bl	8001980 <u8g2_font_get_byte>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b25a      	sxtb	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001ace:	210e      	movs	r1, #14
 8001ad0:	6838      	ldr	r0, [r7, #0]
 8001ad2:	f7ff ff55 	bl	8001980 <u8g2_font_get_byte>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	b25a      	sxtb	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001ade:	210f      	movs	r1, #15
 8001ae0:	6838      	ldr	r0, [r7, #0]
 8001ae2:	f7ff ff4d 	bl	8001980 <u8g2_font_get_byte>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b25a      	sxtb	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001aee:	2110      	movs	r1, #16
 8001af0:	6838      	ldr	r0, [r7, #0]
 8001af2:	f7ff ff45 	bl	8001980 <u8g2_font_get_byte>
 8001af6:	4603      	mov	r3, r0
 8001af8:	b25a      	sxtb	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8001afe:	2111      	movs	r1, #17
 8001b00:	6838      	ldr	r0, [r7, #0]
 8001b02:	f7ff ff4f 	bl	80019a4 <u8g2_font_get_word>
 8001b06:	4603      	mov	r3, r0
 8001b08:	461a      	mov	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8001b0e:	2113      	movs	r1, #19
 8001b10:	6838      	ldr	r0, [r7, #0]
 8001b12:	f7ff ff47 	bl	80019a4 <u8g2_font_get_word>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8001b1e:	2115      	movs	r1, #21
 8001b20:	6838      	ldr	r0, [r7, #0]
 8001b22:	f7ff ff3f 	bl	80019a4 <u8g2_font_get_word>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	82da      	strh	r2, [r3, #22]
#endif
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001b36:	b480      	push	{r7}
 8001b38:	b085      	sub	sp, #20
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7b1b      	ldrb	r3, [r3, #12]
 8001b46:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8001b50:	7bfa      	ldrb	r2, [r7, #15]
 8001b52:	7b7b      	ldrb	r3, [r7, #13]
 8001b54:	fa42 f303 	asr.w	r3, r2, r3
 8001b58:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8001b5a:	7b7b      	ldrb	r3, [r7, #13]
 8001b5c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8001b5e:	7bba      	ldrb	r2, [r7, #14]
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	4413      	add	r3, r2
 8001b64:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	2b07      	cmp	r3, #7
 8001b6a:	d91a      	bls.n	8001ba2 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001b70:	7b3a      	ldrb	r2, [r7, #12]
 8001b72:	7b7b      	ldrb	r3, [r7, #13]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	7b3b      	ldrb	r3, [r7, #12]
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	b25a      	sxtb	r2, r3
 8001b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b25b      	sxtb	r3, r3
 8001b9a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8001b9c:	7bbb      	ldrb	r3, [r7, #14]
 8001b9e:	3b08      	subs	r3, #8
 8001ba0:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001ba2:	78fb      	ldrb	r3, [r7, #3]
 8001ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	7bba      	ldrb	r2, [r7, #14]
 8001bbc:	731a      	strb	r2, [r3, #12]
  return val;
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	4619      	mov	r1, r3
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff ffaa 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 8001be2:	4603      	mov	r3, r0
 8001be4:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001be6:	2301      	movs	r3, #1
 8001be8:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8001bea:	78fb      	ldrb	r3, [r7, #3]
 8001bec:	3b01      	subs	r3, #1
 8001bee:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001bf0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001bfc:	7bfa      	ldrb	r2, [r7, #15]
 8001bfe:	7bbb      	ldrb	r3, [r7, #14]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	73fb      	strb	r3, [r7, #15]
  return v;
 8001c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8001c12:	b490      	push	{r4, r7}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	4604      	mov	r4, r0
 8001c1a:	4608      	mov	r0, r1
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4623      	mov	r3, r4
 8001c22:	80fb      	strh	r3, [r7, #6]
 8001c24:	4603      	mov	r3, r0
 8001c26:	717b      	strb	r3, [r7, #5]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	713b      	strb	r3, [r7, #4]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d014      	beq.n	8001c60 <u8g2_add_vector_y+0x4e>
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	dc19      	bgt.n	8001c6e <u8g2_add_vector_y+0x5c>
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d002      	beq.n	8001c44 <u8g2_add_vector_y+0x32>
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d007      	beq.n	8001c52 <u8g2_add_vector_y+0x40>
 8001c42:	e014      	b.n	8001c6e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8001c44:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	80fb      	strh	r3, [r7, #6]
      break;
 8001c50:	e014      	b.n	8001c7c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8001c52:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	80fb      	strh	r3, [r7, #6]
      break;
 8001c5e:	e00d      	b.n	8001c7c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8001c60:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	88fa      	ldrh	r2, [r7, #6]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	80fb      	strh	r3, [r7, #6]
      break;
 8001c6c:	e006      	b.n	8001c7c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8001c6e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	88fa      	ldrh	r2, [r7, #6]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	80fb      	strh	r3, [r7, #6]
      break;      
 8001c7a:	bf00      	nop
  }
  return dy;
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc90      	pop	{r4, r7}
 8001c86:	4770      	bx	lr

08001c88 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001c88:	b490      	push	{r4, r7}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4604      	mov	r4, r0
 8001c90:	4608      	mov	r0, r1
 8001c92:	4611      	mov	r1, r2
 8001c94:	461a      	mov	r2, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	80fb      	strh	r3, [r7, #6]
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	717b      	strb	r3, [r7, #5]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	713b      	strb	r3, [r7, #4]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001ca6:	78fb      	ldrb	r3, [r7, #3]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d014      	beq.n	8001cd6 <u8g2_add_vector_x+0x4e>
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	dc19      	bgt.n	8001ce4 <u8g2_add_vector_x+0x5c>
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d002      	beq.n	8001cba <u8g2_add_vector_x+0x32>
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d007      	beq.n	8001cc8 <u8g2_add_vector_x+0x40>
 8001cb8:	e014      	b.n	8001ce4 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8001cba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	80fb      	strh	r3, [r7, #6]
      break;
 8001cc6:	e014      	b.n	8001cf2 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001cc8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	88fa      	ldrh	r2, [r7, #6]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	80fb      	strh	r3, [r7, #6]
      break;
 8001cd4:	e00d      	b.n	8001cf2 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8001cd6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	88fa      	ldrh	r2, [r7, #6]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	80fb      	strh	r3, [r7, #6]
      break;
 8001ce2:	e006      	b.n	8001cf2 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001ce4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	4413      	add	r3, r2
 8001cee:	80fb      	strh	r3, [r7, #6]
      break;      
 8001cf0:	bf00      	nop
  }
  return dx;
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc90      	pop	{r4, r7}
 8001cfc:	4770      	bx	lr

08001cfe <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b088      	sub	sp, #32
 8001d02:	af02      	add	r7, sp, #8
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	460b      	mov	r3, r1
 8001d08:	70fb      	strb	r3, [r7, #3]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3360      	adds	r3, #96	@ 0x60
 8001d12:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001d1e:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001d26:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001d2e:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8001d30:	7bfa      	ldrb	r2, [r7, #15]
 8001d32:	7d7b      	ldrb	r3, [r7, #21]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001d3c:	7dfa      	ldrb	r2, [r7, #23]
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d201      	bcs.n	8001d48 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8001d44:	7dfb      	ldrb	r3, [r7, #23]
 8001d46:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	889b      	ldrh	r3, [r3, #4]
 8001d4c:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	88db      	ldrh	r3, [r3, #6]
 8001d52:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8001d54:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001d58:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	7c1b      	ldrb	r3, [r3, #16]
 8001d60:	89b8      	ldrh	r0, [r7, #12]
 8001d62:	f7ff ff91 	bl	8001c88 <u8g2_add_vector_x>
 8001d66:	4603      	mov	r3, r0
 8001d68:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8001d6a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001d6e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	7c1b      	ldrb	r3, [r3, #16]
 8001d76:	8978      	ldrh	r0, [r7, #10]
 8001d78:	f7ff ff4b 	bl	8001c12 <u8g2_add_vector_y>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001d80:	78bb      	ldrb	r3, [r7, #2]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d010      	beq.n	8001da8 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	7b9a      	ldrb	r2, [r3, #14]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001d90:	7dbb      	ldrb	r3, [r7, #22]
 8001d92:	b298      	uxth	r0, r3
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	7c1b      	ldrb	r3, [r3, #16]
 8001d98:	897a      	ldrh	r2, [r7, #10]
 8001d9a:	89b9      	ldrh	r1, [r7, #12]
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fbfe 	bl	80025a2 <u8g2_DrawHVLine>
 8001da6:	e013      	b.n	8001dd0 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	7b5b      	ldrb	r3, [r3, #13]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10f      	bne.n	8001dd0 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	7bda      	ldrb	r2, [r3, #15]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001dba:	7dbb      	ldrb	r3, [r7, #22]
 8001dbc:	b298      	uxth	r0, r3
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	7c1b      	ldrb	r3, [r3, #16]
 8001dc2:	897a      	ldrh	r2, [r7, #10]
 8001dc4:	89b9      	ldrh	r1, [r7, #12]
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	4603      	mov	r3, r0
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 fbe9 	bl	80025a2 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001dd0:	7dfa      	ldrb	r2, [r7, #23]
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d309      	bcc.n	8001dec <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001dd8:	7dfa      	ldrb	r2, [r7, #23]
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	757b      	strb	r3, [r7, #21]
    ly++;
 8001de4:	7d3b      	ldrb	r3, [r7, #20]
 8001de6:	3301      	adds	r3, #1
 8001de8:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001dea:	e79d      	b.n	8001d28 <u8g2_font_decode_len+0x2a>
      break;
 8001dec:	bf00      	nop
  }
  lx += cnt;
 8001dee:	7d7a      	ldrb	r2, [r7, #21]
 8001df0:	7dfb      	ldrb	r3, [r7, #23]
 8001df2:	4413      	add	r3, r2
 8001df4:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001df6:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8001dfe:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	725a      	strb	r2, [r3, #9]
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
 8001e16:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3360      	adds	r3, #96	@ 0x60
 8001e1c:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8001e30:	4619      	mov	r1, r3
 8001e32:	68f8      	ldr	r0, [r7, #12]
 8001e34:	f7ff fe7f 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	b25a      	sxtb	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8001e46:	4619      	mov	r1, r3
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f7ff fe74 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b25a      	sxtb	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	7b9b      	ldrb	r3, [r3, #14]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	bf0c      	ite	eq
 8001e68:	2301      	moveq	r3, #1
 8001e6a:	2300      	movne	r3, #0
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	461a      	mov	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	73da      	strb	r2, [r3, #15]
}
 8001e74:	bf00      	nop
 8001e76:	3710      	adds	r7, #16
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b08a      	sub	sp, #40	@ 0x28
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3360      	adds	r3, #96	@ 0x60
 8001e8a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8001e8c:	6839      	ldr	r1, [r7, #0]
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff ffbd 	bl	8001e0e <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001e9a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	6978      	ldr	r0, [r7, #20]
 8001ea6:	f7ff fe91 	bl	8001bcc <u8g2_font_decode_get_signed_bits>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	f7ff fe88 	bl	8001bcc <u8g2_font_decode_get_signed_bits>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	6978      	ldr	r0, [r7, #20]
 8001eca:	f7ff fe7f 	bl	8001bcc <u8g2_font_decode_get_signed_bits>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f340 80d7 	ble.w	800208c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	8898      	ldrh	r0, [r3, #4]
 8001ee2:	7cfa      	ldrb	r2, [r7, #19]
 8001ee4:	7c7b      	ldrb	r3, [r7, #17]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	425b      	negs	r3, r3
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	b25a      	sxtb	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	7c1b      	ldrb	r3, [r3, #16]
 8001ef4:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001ef8:	f7ff fec6 	bl	8001c88 <u8g2_add_vector_x>
 8001efc:	4603      	mov	r3, r0
 8001efe:	461a      	mov	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	88d8      	ldrh	r0, [r3, #6]
 8001f08:	7cfa      	ldrb	r2, [r7, #19]
 8001f0a:	7c7b      	ldrb	r3, [r7, #17]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	425b      	negs	r3, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	b25a      	sxtb	r2, r3
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	7c1b      	ldrb	r3, [r3, #16]
 8001f1a:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001f1e:	f7ff fe78 	bl	8001c12 <u8g2_add_vector_y>
 8001f22:	4603      	mov	r3, r0
 8001f24:	461a      	mov	r2, r3
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	889b      	ldrh	r3, [r3, #4]
 8001f2e:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	88db      	ldrh	r3, [r3, #6]
 8001f34:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001f36:	8bfb      	ldrh	r3, [r7, #30]
 8001f38:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001f3a:	8b7b      	ldrh	r3, [r7, #26]
 8001f3c:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	7c1b      	ldrb	r3, [r3, #16]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d85a      	bhi.n	8001ffc <u8g2_font_decode_glyph+0x180>
 8001f46:	a201      	add	r2, pc, #4	@ (adr r2, 8001f4c <u8g2_font_decode_glyph+0xd0>)
 8001f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f4c:	08001f5d 	.word	0x08001f5d
 8001f50:	08001f79 	.word	0x08001f79
 8001f54:	08001fa1 	.word	0x08001fa1
 8001f58:	08001fd5 	.word	0x08001fd5
      {
	case 0:
	    x1 += decode->glyph_width;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	8bbb      	ldrh	r3, [r7, #28]
 8001f66:	4413      	add	r3, r2
 8001f68:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8001f6a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	8b3b      	ldrh	r3, [r7, #24]
 8001f72:	4413      	add	r3, r2
 8001f74:	833b      	strh	r3, [r7, #24]
	    break;
 8001f76:	e041      	b.n	8001ffc <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001f78:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	8bfa      	ldrh	r2, [r7, #30]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001f84:	8bfb      	ldrh	r3, [r7, #30]
 8001f86:	3301      	adds	r3, #1
 8001f88:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001f8a:	8bbb      	ldrh	r3, [r7, #28]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	8b3b      	ldrh	r3, [r7, #24]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	833b      	strh	r3, [r7, #24]
	    break;
 8001f9e:	e02d      	b.n	8001ffc <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	8bfa      	ldrh	r2, [r7, #30]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001fae:	8bfb      	ldrh	r3, [r7, #30]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001fb4:	8bbb      	ldrh	r3, [r7, #28]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8001fba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	8b7a      	ldrh	r2, [r7, #26]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001fc6:	8b7b      	ldrh	r3, [r7, #26]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001fcc:	8b3b      	ldrh	r3, [r7, #24]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001fd2:	e013      	b.n	8001ffc <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001fd4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	8bbb      	ldrh	r3, [r7, #28]
 8001fdc:	4413      	add	r3, r2
 8001fde:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	8b7a      	ldrh	r2, [r7, #26]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001fee:	8b7b      	ldrh	r3, [r7, #26]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001ff4:	8b3b      	ldrh	r3, [r7, #24]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001ffa:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001ffc:	8bb8      	ldrh	r0, [r7, #28]
 8001ffe:	8b7a      	ldrh	r2, [r7, #26]
 8002000:	8bf9      	ldrh	r1, [r7, #30]
 8002002:	8b3b      	ldrh	r3, [r7, #24]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	4603      	mov	r3, r0
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 fb88 	bl	800271e <u8g2_IsIntersection>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d102      	bne.n	800201a <u8g2_font_decode_glyph+0x19e>
	return d;
 8002014:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002018:	e03a      	b.n	8002090 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	2200      	movs	r2, #0
 800201e:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	2200      	movs	r2, #0
 8002024:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800202c:	4619      	mov	r1, r3
 800202e:	6978      	ldr	r0, [r7, #20]
 8002030:	f7ff fd81 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 8002034:	4603      	mov	r3, r0
 8002036:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800203e:	4619      	mov	r1, r3
 8002040:	6978      	ldr	r0, [r7, #20]
 8002042:	f7ff fd78 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 8002046:	4603      	mov	r3, r0
 8002048:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	2200      	movs	r2, #0
 800204e:	4619      	mov	r1, r3
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f7ff fe54 	bl	8001cfe <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8002056:	7bbb      	ldrb	r3, [r7, #14]
 8002058:	2201      	movs	r2, #1
 800205a:	4619      	mov	r1, r3
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff fe4e 	bl	8001cfe <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8002062:	2101      	movs	r1, #1
 8002064:	6978      	ldr	r0, [r7, #20]
 8002066:	f7ff fd66 	bl	8001b36 <u8g2_font_decode_get_unsigned_bits>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1ec      	bne.n	800204a <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002076:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800207a:	429a      	cmp	r2, r3
 800207c:	dd00      	ble.n	8002080 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800207e:	e7d2      	b.n	8002026 <u8g2_font_decode_glyph+0x1aa>
	break;
 8002080:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	7b9a      	ldrb	r2, [r3, #14]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 800208c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3720      	adds	r7, #32
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	460b      	mov	r3, r1
 80020a2:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a8:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3317      	adds	r3, #23
 80020ae:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80020b0:	887b      	ldrh	r3, [r7, #2]
 80020b2:	2bff      	cmp	r3, #255	@ 0xff
 80020b4:	d82a      	bhi.n	800210c <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80020b6:	887b      	ldrh	r3, [r7, #2]
 80020b8:	2b60      	cmp	r3, #96	@ 0x60
 80020ba:	d907      	bls.n	80020cc <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80020c2:	461a      	mov	r2, r3
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	4413      	add	r3, r2
 80020c8:	617b      	str	r3, [r7, #20]
 80020ca:	e009      	b.n	80020e0 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80020cc:	887b      	ldrh	r3, [r7, #2]
 80020ce:	2b40      	cmp	r3, #64	@ 0x40
 80020d0:	d906      	bls.n	80020e0 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 80020d8:	461a      	mov	r2, r3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	4413      	add	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d04e      	beq.n	8002188 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	461a      	mov	r2, r3
 80020f0:	887b      	ldrh	r3, [r7, #2]
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d102      	bne.n	80020fc <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3302      	adds	r3, #2
 80020fa:	e049      	b.n	8002190 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	3301      	adds	r3, #1
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	4413      	add	r3, r2
 8002108:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800210a:	e7e9      	b.n	80020e0 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8002112:	461a      	mov	r2, r3
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	4413      	add	r3, r2
 8002118:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800211e:	2100      	movs	r1, #0
 8002120:	6938      	ldr	r0, [r7, #16]
 8002122:	f7ff fc3f 	bl	80019a4 <u8g2_font_get_word>
 8002126:	4603      	mov	r3, r0
 8002128:	461a      	mov	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	4413      	add	r3, r2
 800212e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002130:	2102      	movs	r1, #2
 8002132:	6938      	ldr	r0, [r7, #16]
 8002134:	f7ff fc36 	bl	80019a4 <u8g2_font_get_word>
 8002138:	4603      	mov	r3, r0
 800213a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	3304      	adds	r3, #4
 8002140:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002142:	89fa      	ldrh	r2, [r7, #14]
 8002144:	887b      	ldrh	r3, [r7, #2]
 8002146:	429a      	cmp	r2, r3
 8002148:	d3e9      	bcc.n	800211e <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002150:	89fb      	ldrh	r3, [r7, #14]
 8002152:	021b      	lsls	r3, r3, #8
 8002154:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	461a      	mov	r2, r3
 800215e:	89fb      	ldrh	r3, [r7, #14]
 8002160:	4313      	orrs	r3, r2
 8002162:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002164:	89fb      	ldrh	r3, [r7, #14]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d010      	beq.n	800218c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800216a:	89fa      	ldrh	r2, [r7, #14]
 800216c:	887b      	ldrh	r3, [r7, #2]
 800216e:	429a      	cmp	r2, r3
 8002170:	d102      	bne.n	8002178 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	3303      	adds	r3, #3
 8002176:	e00b      	b.n	8002190 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	3302      	adds	r3, #2
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4413      	add	r3, r2
 8002184:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8002186:	e7e0      	b.n	800214a <u8g2_font_get_glyph_data+0xb2>
	break;
 8002188:	bf00      	nop
 800218a:	e000      	b.n	800218e <u8g2_font_get_glyph_data+0xf6>
	break;
 800218c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	4608      	mov	r0, r1
 80021a2:	4611      	mov	r1, r2
 80021a4:	461a      	mov	r2, r3
 80021a6:	4603      	mov	r3, r0
 80021a8:	817b      	strh	r3, [r7, #10]
 80021aa:	460b      	mov	r3, r1
 80021ac:	813b      	strh	r3, [r7, #8]
 80021ae:	4613      	mov	r3, r2
 80021b0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	897a      	ldrh	r2, [r7, #10]
 80021ba:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	893a      	ldrh	r2, [r7, #8]
 80021c2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	4619      	mov	r1, r3
 80021ca:	68f8      	ldr	r0, [r7, #12]
 80021cc:	f7ff ff64 	bl	8002098 <u8g2_font_get_glyph_data>
 80021d0:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d005      	beq.n	80021e4 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80021d8:	6939      	ldr	r1, [r7, #16]
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7ff fe4e 	bl	8001e7c <u8g2_font_decode_glyph>
 80021e0:	4603      	mov	r3, r0
 80021e2:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 80021e4:	8afb      	ldrh	r3, [r7, #22]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	4608      	mov	r0, r1
 80021fa:	4611      	mov	r1, r2
 80021fc:	461a      	mov	r2, r3
 80021fe:	4603      	mov	r3, r0
 8002200:	817b      	strh	r3, [r7, #10]
 8002202:	460b      	mov	r3, r1
 8002204:	813b      	strh	r3, [r7, #8]
 8002206:	4613      	mov	r3, r2
 8002208:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002210:	2b03      	cmp	r3, #3
 8002212:	d833      	bhi.n	800227c <u8g2_DrawGlyph+0x8c>
 8002214:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <u8g2_DrawGlyph+0x2c>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	0800222d 	.word	0x0800222d
 8002220:	08002241 	.word	0x08002241
 8002224:	08002255 	.word	0x08002255
 8002228:	08002269 	.word	0x08002269
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	4798      	blx	r3
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	893b      	ldrh	r3, [r7, #8]
 800223a:	4413      	add	r3, r2
 800223c:	813b      	strh	r3, [r7, #8]
      break;
 800223e:	e01d      	b.n	800227c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	4798      	blx	r3
 8002248:	4603      	mov	r3, r0
 800224a:	461a      	mov	r2, r3
 800224c:	897b      	ldrh	r3, [r7, #10]
 800224e:	1a9b      	subs	r3, r3, r2
 8002250:	817b      	strh	r3, [r7, #10]
      break;
 8002252:	e013      	b.n	800227c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	4798      	blx	r3
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	893b      	ldrh	r3, [r7, #8]
 8002262:	1a9b      	subs	r3, r3, r2
 8002264:	813b      	strh	r3, [r7, #8]
      break;
 8002266:	e009      	b.n	800227c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	4798      	blx	r3
 8002270:	4603      	mov	r3, r0
 8002272:	461a      	mov	r2, r3
 8002274:	897b      	ldrh	r3, [r7, #10]
 8002276:	4413      	add	r3, r2
 8002278:	817b      	strh	r3, [r7, #10]
      break;
 800227a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 800227c:	88fb      	ldrh	r3, [r7, #6]
 800227e:	893a      	ldrh	r2, [r7, #8]
 8002280:	8979      	ldrh	r1, [r7, #10]
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f7ff ff88 	bl	8002198 <u8g2_font_draw_glyph>
 8002288:	4603      	mov	r3, r0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop

08002294 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607b      	str	r3, [r7, #4]
 800229e:	460b      	mov	r3, r1
 80022a0:	817b      	strh	r3, [r7, #10]
 80022a2:	4613      	mov	r3, r2
 80022a4:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 fca7 	bl	8002bfa <u8x8_utf8_init>
  sum = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	7812      	ldrb	r2, [r2, #0]
 80022b8:	4611      	mov	r1, r2
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	4798      	blx	r3
 80022be:	4603      	mov	r3, r0
 80022c0:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 80022c2:	8abb      	ldrh	r3, [r7, #20]
 80022c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d038      	beq.n	800233e <u8g2_draw_string+0xaa>
      break;
    str++;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3301      	adds	r3, #1
 80022d0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80022d2:	8abb      	ldrh	r3, [r7, #20]
 80022d4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80022d8:	4293      	cmp	r3, r2
 80022da:	d0e9      	beq.n	80022b0 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 80022dc:	8abb      	ldrh	r3, [r7, #20]
 80022de:	893a      	ldrh	r2, [r7, #8]
 80022e0:	8979      	ldrh	r1, [r7, #10]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f7ff ff84 	bl	80021f0 <u8g2_DrawGlyph>
 80022e8:	4603      	mov	r3, r0
 80022ea:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d81e      	bhi.n	8002334 <u8g2_draw_string+0xa0>
 80022f6:	a201      	add	r2, pc, #4	@ (adr r2, 80022fc <u8g2_draw_string+0x68>)
 80022f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fc:	0800230d 	.word	0x0800230d
 8002300:	08002317 	.word	0x08002317
 8002304:	08002321 	.word	0x08002321
 8002308:	0800232b 	.word	0x0800232b
      {
	case 0:
	  x += delta;
 800230c:	897a      	ldrh	r2, [r7, #10]
 800230e:	8a7b      	ldrh	r3, [r7, #18]
 8002310:	4413      	add	r3, r2
 8002312:	817b      	strh	r3, [r7, #10]
	  break;
 8002314:	e00e      	b.n	8002334 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002316:	893a      	ldrh	r2, [r7, #8]
 8002318:	8a7b      	ldrh	r3, [r7, #18]
 800231a:	4413      	add	r3, r2
 800231c:	813b      	strh	r3, [r7, #8]
	  break;
 800231e:	e009      	b.n	8002334 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002320:	897a      	ldrh	r2, [r7, #10]
 8002322:	8a7b      	ldrh	r3, [r7, #18]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	817b      	strh	r3, [r7, #10]
	  break;
 8002328:	e004      	b.n	8002334 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 800232a:	893a      	ldrh	r2, [r7, #8]
 800232c:	8a7b      	ldrh	r3, [r7, #18]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	813b      	strh	r3, [r7, #8]
	  break;
 8002332:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8002334:	8afa      	ldrh	r2, [r7, #22]
 8002336:	8a7b      	ldrh	r3, [r7, #18]
 8002338:	4413      	add	r3, r2
 800233a:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800233c:	e7b8      	b.n	80022b0 <u8g2_draw_string+0x1c>
      break;
 800233e:	bf00      	nop
    }
  }
  return sum;
 8002340:	8afb      	ldrh	r3, [r7, #22]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop

0800234c <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	460b      	mov	r3, r1
 8002358:	817b      	strh	r3, [r7, #10]
 800235a:	4613      	mov	r3, r2
 800235c:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4a06      	ldr	r2, [pc, #24]	@ (800237c <u8g2_DrawStr+0x30>)
 8002362:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8002364:	893a      	ldrh	r2, [r7, #8]
 8002366:	8979      	ldrh	r1, [r7, #10]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f7ff ff92 	bl	8002294 <u8g2_draw_string>
 8002370:	4603      	mov	r3, r0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	08002c17 	.word	0x08002c17

08002380 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238c:	2b00      	cmp	r3, #0
 800238e:	d05d      	beq.n	800244c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d04d      	beq.n	800244e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d11c      	bne.n	80023f6 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 80023c8:	429a      	cmp	r2, r3
 80023ca:	da05      	bge.n	80023d8 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 80023e4:	429a      	cmp	r2, r3
 80023e6:	dd32      	ble.n	800244e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 80023f4:	e02b      	b.n	800244e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 80023fc:	461a      	mov	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002404:	4619      	mov	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 800240c:	440b      	add	r3, r1
 800240e:	429a      	cmp	r2, r3
 8002410:	da0d      	bge.n	800242e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002418:	b2da      	uxtb	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002420:	b2db      	uxtb	r3, r3
 8002422:	4413      	add	r3, r2
 8002424:	b2db      	uxtb	r3, r3
 8002426:	b25a      	sxtb	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 800243a:	429a      	cmp	r2, r3
 800243c:	dd07      	ble.n	800244e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 800244a:	e000      	b.n	800244e <u8g2_UpdateRefHeight+0xce>
    return;
 800244c:	bf00      	nop
  }  
}
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  return 0;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a04      	ldr	r2, [pc, #16]	@ (800248c <u8g2_SetFontPosBaseline+0x1c>)
 800247c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	08002459 	.word	0x08002459

08002490 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d00b      	beq.n	80024bc <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3374      	adds	r3, #116	@ 0x74
 80024ae:	6839      	ldr	r1, [r7, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fa97 	bl	80019e4 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff ff62 	bl	8002380 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 80024bc:	bf00      	nop
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	4611      	mov	r1, r2
 80024d0:	461a      	mov	r2, r3
 80024d2:	460b      	mov	r3, r1
 80024d4:	80fb      	strh	r3, [r7, #6]
 80024d6:	4613      	mov	r3, r2
 80024d8:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 80024e0:	8afb      	ldrh	r3, [r7, #22]
 80024e2:	82bb      	strh	r3, [r7, #20]
	b += *len;
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	881a      	ldrh	r2, [r3, #0]
 80024e8:	8abb      	ldrh	r3, [r7, #20]
 80024ea:	4413      	add	r3, r2
 80024ec:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 80024ee:	8afa      	ldrh	r2, [r7, #22]
 80024f0:	8abb      	ldrh	r3, [r7, #20]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d90b      	bls.n	800250e <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 80024f6:	8afa      	ldrh	r2, [r7, #22]
 80024f8:	88bb      	ldrh	r3, [r7, #4]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d205      	bcs.n	800250a <u8g2_clip_intersection2+0x46>
			b = d;
 80024fe:	88bb      	ldrh	r3, [r7, #4]
 8002500:	82bb      	strh	r3, [r7, #20]
			b--;
 8002502:	8abb      	ldrh	r3, [r7, #20]
 8002504:	3b01      	subs	r3, #1
 8002506:	82bb      	strh	r3, [r7, #20]
 8002508:	e001      	b.n	800250e <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 800250e:	8afa      	ldrh	r2, [r7, #22]
 8002510:	88bb      	ldrh	r3, [r7, #4]
 8002512:	429a      	cmp	r2, r3
 8002514:	d301      	bcc.n	800251a <u8g2_clip_intersection2+0x56>
		return 0;
 8002516:	2300      	movs	r3, #0
 8002518:	e01c      	b.n	8002554 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 800251a:	8aba      	ldrh	r2, [r7, #20]
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	429a      	cmp	r2, r3
 8002520:	d801      	bhi.n	8002526 <u8g2_clip_intersection2+0x62>
		return 0;
 8002522:	2300      	movs	r3, #0
 8002524:	e016      	b.n	8002554 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8002526:	8afa      	ldrh	r2, [r7, #22]
 8002528:	88fb      	ldrh	r3, [r7, #6]
 800252a:	429a      	cmp	r2, r3
 800252c:	d201      	bcs.n	8002532 <u8g2_clip_intersection2+0x6e>
		a = c;
 800252e:	88fb      	ldrh	r3, [r7, #6]
 8002530:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8002532:	8aba      	ldrh	r2, [r7, #20]
 8002534:	88bb      	ldrh	r3, [r7, #4]
 8002536:	429a      	cmp	r2, r3
 8002538:	d901      	bls.n	800253e <u8g2_clip_intersection2+0x7a>
		b = d;
 800253a:	88bb      	ldrh	r3, [r7, #4]
 800253c:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8afa      	ldrh	r2, [r7, #22]
 8002542:	801a      	strh	r2, [r3, #0]
	b -= a;
 8002544:	8aba      	ldrh	r2, [r7, #20]
 8002546:	8afb      	ldrh	r3, [r7, #22]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	82bb      	strh	r3, [r7, #20]
	*len = b;
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	8aba      	ldrh	r2, [r7, #20]
 8002550:	801a      	strh	r2, [r3, #0]
	return 1;
 8002552:	2301      	movs	r3, #1
}
 8002554:	4618      	mov	r0, r3
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002560:	b590      	push	{r4, r7, lr}
 8002562:	b087      	sub	sp, #28
 8002564:	af02      	add	r7, sp, #8
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	4608      	mov	r0, r1
 800256a:	4611      	mov	r1, r2
 800256c:	461a      	mov	r2, r3
 800256e:	4603      	mov	r3, r0
 8002570:	817b      	strh	r3, [r7, #10]
 8002572:	460b      	mov	r3, r1
 8002574:	813b      	strh	r3, [r7, #8]
 8002576:	4613      	mov	r3, r2
 8002578:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800257e:	893a      	ldrh	r2, [r7, #8]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002588:	88f8      	ldrh	r0, [r7, #6]
 800258a:	893a      	ldrh	r2, [r7, #8]
 800258c:	8979      	ldrh	r1, [r7, #10]
 800258e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	4603      	mov	r3, r0
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	47a0      	blx	r4
}
 800259a:	bf00      	nop
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}

080025a2 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 80025a2:	b590      	push	{r4, r7, lr}
 80025a4:	b087      	sub	sp, #28
 80025a6:	af02      	add	r7, sp, #8
 80025a8:	60f8      	str	r0, [r7, #12]
 80025aa:	4608      	mov	r0, r1
 80025ac:	4611      	mov	r1, r2
 80025ae:	461a      	mov	r2, r3
 80025b0:	4603      	mov	r3, r0
 80025b2:	817b      	strh	r3, [r7, #10]
 80025b4:	460b      	mov	r3, r1
 80025b6:	813b      	strh	r3, [r7, #8]
 80025b8:	4613      	mov	r3, r2
 80025ba:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d075      	beq.n	80026b2 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 80025c6:	88fb      	ldrh	r3, [r7, #6]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d072      	beq.n	80026b2 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d91a      	bls.n	8002608 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 80025d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d109      	bne.n	80025ee <u8g2_DrawHVLine+0x4c>
					x -= len;
 80025da:	897a      	ldrh	r2, [r7, #10]
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	817b      	strh	r3, [r7, #10]
					x++;
 80025e4:	897b      	ldrh	r3, [r7, #10]
 80025e6:	3301      	adds	r3, #1
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	817b      	strh	r3, [r7, #10]
 80025ec:	e00c      	b.n	8002608 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 80025ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d108      	bne.n	8002608 <u8g2_DrawHVLine+0x66>
					y -= len;
 80025f6:	893a      	ldrh	r2, [r7, #8]
 80025f8:	88fb      	ldrh	r3, [r7, #6]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	813b      	strh	r3, [r7, #8]
					y++;
 8002600:	893b      	ldrh	r3, [r7, #8]
 8002602:	3301      	adds	r3, #1
 8002604:	b29b      	uxth	r3, r3
 8002606:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002608:	f897 3020 	ldrb.w	r3, [r7, #32]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002614:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d11a      	bne.n	8002652 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002622:	893b      	ldrh	r3, [r7, #8]
 8002624:	429a      	cmp	r2, r3
 8002626:	d83b      	bhi.n	80026a0 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 800262e:	893b      	ldrh	r3, [r7, #8]
 8002630:	429a      	cmp	r2, r3
 8002632:	d937      	bls.n	80026a4 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002640:	1db9      	adds	r1, r7, #6
 8002642:	f107 000a 	add.w	r0, r7, #10
 8002646:	f7ff ff3d 	bl	80024c4 <u8g2_clip_intersection2>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d11a      	bne.n	8002686 <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8002650:	e02f      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002658:	897b      	ldrh	r3, [r7, #10]
 800265a:	429a      	cmp	r2, r3
 800265c:	d824      	bhi.n	80026a8 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002664:	897b      	ldrh	r3, [r7, #10]
 8002666:	429a      	cmp	r2, r3
 8002668:	d920      	bls.n	80026ac <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002676:	1db9      	adds	r1, r7, #6
 8002678:	f107 0008 	add.w	r0, r7, #8
 800267c:	f7ff ff22 	bl	80024c4 <u8g2_clip_intersection2>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d014      	beq.n	80026b0 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	689c      	ldr	r4, [r3, #8]
 800268c:	8979      	ldrh	r1, [r7, #10]
 800268e:	893a      	ldrh	r2, [r7, #8]
 8002690:	88f8      	ldrh	r0, [r7, #6]
 8002692:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	4603      	mov	r3, r0
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	47a0      	blx	r4
 800269e:	e008      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
					return;
 80026a0:	bf00      	nop
 80026a2:	e006      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
					return;
 80026a4:	bf00      	nop
 80026a6:	e004      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
					return;
 80026a8:	bf00      	nop
 80026aa:	e002      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
					return;
 80026ac:	bf00      	nop
 80026ae:	e000      	b.n	80026b2 <u8g2_DrawHVLine+0x110>
					return;
 80026b0:	bf00      	nop
		}
}
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd90      	pop	{r4, r7, pc}

080026b8 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80026b8:	b490      	push	{r4, r7}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4604      	mov	r4, r0
 80026c0:	4608      	mov	r0, r1
 80026c2:	4611      	mov	r1, r2
 80026c4:	461a      	mov	r2, r3
 80026c6:	4623      	mov	r3, r4
 80026c8:	80fb      	strh	r3, [r7, #6]
 80026ca:	4603      	mov	r3, r0
 80026cc:	80bb      	strh	r3, [r7, #4]
 80026ce:	460b      	mov	r3, r1
 80026d0:	807b      	strh	r3, [r7, #2]
 80026d2:	4613      	mov	r3, r2
 80026d4:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	88bb      	ldrh	r3, [r7, #4]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d20d      	bcs.n	80026fa <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80026de:	883a      	ldrh	r2, [r7, #0]
 80026e0:	88fb      	ldrh	r3, [r7, #6]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d901      	bls.n	80026ea <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e014      	b.n	8002714 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80026ea:	887a      	ldrh	r2, [r7, #2]
 80026ec:	883b      	ldrh	r3, [r7, #0]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d901      	bls.n	80026f6 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00e      	b.n	8002714 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	e00c      	b.n	8002714 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80026fa:	883a      	ldrh	r2, [r7, #0]
 80026fc:	88fb      	ldrh	r3, [r7, #6]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d907      	bls.n	8002712 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002702:	887a      	ldrh	r2, [r7, #2]
 8002704:	883b      	ldrh	r3, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d901      	bls.n	800270e <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 800270a:	2301      	movs	r3, #1
 800270c:	e002      	b.n	8002714 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002712:	2300      	movs	r3, #0
    }
  }
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bc90      	pop	{r4, r7}
 800271c:	4770      	bx	lr

0800271e <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	60f8      	str	r0, [r7, #12]
 8002726:	4608      	mov	r0, r1
 8002728:	4611      	mov	r1, r2
 800272a:	461a      	mov	r2, r3
 800272c:	4603      	mov	r3, r0
 800272e:	817b      	strh	r3, [r7, #10]
 8002730:	460b      	mov	r3, r1
 8002732:	813b      	strh	r3, [r7, #8]
 8002734:	4613      	mov	r3, r2
 8002736:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002744:	8b3b      	ldrh	r3, [r7, #24]
 8002746:	893a      	ldrh	r2, [r7, #8]
 8002748:	f7ff ffb6 	bl	80026b8 <u8g2_is_intersection_decision_tree>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <u8g2_IsIntersection+0x38>
    return 0; 
 8002752:	2300      	movs	r3, #0
 8002754:	e00a      	b.n	800276c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	897a      	ldrh	r2, [r7, #10]
 8002766:	f7ff ffa7 	bl	80026b8 <u8g2_is_intersection_decision_tree>
 800276a:	4603      	mov	r3, r0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	4608      	mov	r0, r1
 800277e:	4611      	mov	r1, r2
 8002780:	461a      	mov	r2, r3
 8002782:	4603      	mov	r3, r0
 8002784:	817b      	strh	r3, [r7, #10]
 8002786:	460b      	mov	r3, r1
 8002788:	813b      	strh	r3, [r7, #8]
 800278a:	4613      	mov	r3, r2
 800278c:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800278e:	893b      	ldrh	r3, [r7, #8]
 8002790:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002792:	7efb      	ldrb	r3, [r7, #27]
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 800279a:	2301      	movs	r3, #1
 800279c:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 800279e:	7e3a      	ldrb	r2, [r7, #24]
 80027a0:	7efb      	ldrb	r3, [r7, #27]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d801      	bhi.n	80027be <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80027ba:	7e3b      	ldrb	r3, [r7, #24]
 80027bc:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d001      	beq.n	80027cc <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80027c8:	7e3b      	ldrb	r3, [r7, #24]
 80027ca:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80027cc:	893b      	ldrh	r3, [r7, #8]
 80027ce:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80027d0:	8afb      	ldrh	r3, [r7, #22]
 80027d2:	f023 0307 	bic.w	r3, r3, #7
 80027d6:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	7c1b      	ldrb	r3, [r3, #16]
 80027de:	461a      	mov	r2, r3
 80027e0:	8afb      	ldrh	r3, [r7, #22]
 80027e2:	fb13 f302 	smulbb	r3, r3, r2
 80027e6:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80027ee:	8afb      	ldrh	r3, [r7, #22]
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	4413      	add	r3, r2
 80027f4:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80027f6:	897b      	ldrh	r3, [r7, #10]
 80027f8:	69fa      	ldr	r2, [r7, #28]
 80027fa:	4413      	add	r3, r2
 80027fc:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80027fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002802:	2b00      	cmp	r3, #0
 8002804:	d117      	bne.n	8002836 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	781a      	ldrb	r2, [r3, #0]
 800280a:	7ebb      	ldrb	r3, [r7, #26]
 800280c:	4313      	orrs	r3, r2
 800280e:	b2da      	uxtb	r2, r3
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	7e7b      	ldrb	r3, [r7, #25]
 800281a:	4053      	eors	r3, r2
 800281c:	b2da      	uxtb	r2, r3
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3301      	adds	r3, #1
 8002826:	61fb      	str	r3, [r7, #28]
	len--;
 8002828:	88fb      	ldrh	r3, [r7, #6]
 800282a:	3b01      	subs	r3, #1
 800282c:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1e8      	bne.n	8002806 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002834:	e038      	b.n	80028a8 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	781a      	ldrb	r2, [r3, #0]
 800283a:	7ebb      	ldrb	r3, [r7, #26]
 800283c:	4313      	orrs	r3, r2
 800283e:	b2da      	uxtb	r2, r3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	781a      	ldrb	r2, [r3, #0]
 8002848:	7e7b      	ldrb	r3, [r7, #25]
 800284a:	4053      	eors	r3, r2
 800284c:	b2da      	uxtb	r2, r3
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002852:	7efb      	ldrb	r3, [r7, #27]
 8002854:	3301      	adds	r3, #1
 8002856:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002858:	7efb      	ldrb	r3, [r7, #27]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	76fb      	strb	r3, [r7, #27]
      len--;
 8002860:	88fb      	ldrh	r3, [r7, #6]
 8002862:	3b01      	subs	r3, #1
 8002864:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002866:	7efb      	ldrb	r3, [r7, #27]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d114      	bne.n	8002896 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002870:	461a      	mov	r2, r3
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	4413      	add	r3, r2
 8002876:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800287e:	2b01      	cmp	r3, #1
 8002880:	d801      	bhi.n	8002886 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002882:	2301      	movs	r3, #1
 8002884:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800288c:	2b01      	cmp	r3, #1
 800288e:	d008      	beq.n	80028a2 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002890:	2301      	movs	r3, #1
 8002892:	767b      	strb	r3, [r7, #25]
 8002894:	e005      	b.n	80028a2 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002896:	7ebb      	ldrb	r3, [r7, #26]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 800289c:	7e7b      	ldrb	r3, [r7, #25]
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80028a2:	88fb      	ldrh	r3, [r7, #6]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1c6      	bne.n	8002836 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80028a8:	bf00      	nop
 80028aa:	3724      	adds	r7, #36	@ 0x24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	4798      	blx	r3
}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b084      	sub	sp, #16
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	603b      	str	r3, [r7, #0]
 80028fe:	4613      	mov	r3, r2
 8002900:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	79fa      	ldrb	r2, [r7, #7]
 8002918:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f7ff ffa9 	bl	80028b4 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f7ff fd84 	bl	8002470 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8002970:	bf00      	nop
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800298c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800298e:	89fb      	ldrh	r3, [r7, #14]
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	89fa      	ldrh	r2, [r7, #14]
 8002998:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	7c1b      	ldrb	r3, [r3, #16]
 800299e:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80029a0:	89fb      	ldrh	r3, [r7, #14]
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	89fa      	ldrh	r2, [r7, #14]
 80029aa:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80029b2:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80029b4:	89fb      	ldrh	r3, [r7, #14]
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	89fa      	ldrh	r2, [r7, #14]
 80029be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029c6:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80029c8:	89fb      	ldrh	r3, [r7, #14]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80029d0:	4413      	add	r3, r2
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	7c52      	ldrb	r2, [r2, #17]
 80029d6:	4293      	cmp	r3, r2
 80029d8:	dd07      	ble.n	80029ea <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	7c5b      	ldrb	r3, [r3, #17]
 80029de:	461a      	mov	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80029ea:	89fb      	ldrh	r3, [r7, #14]
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002a0c:	89fb      	ldrh	r3, [r7, #14]
 8002a0e:	4413      	add	r3, r2
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	8a9a      	ldrh	r2, [r3, #20]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	8ada      	ldrh	r2, [r3, #22]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af02      	add	r7, sp, #8
 8002a3e:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff fe5e 	bl	800271e <u8g2_IsIntersection>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d104      	bne.n	8002a72 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002a70:	e03b      	b.n	8002aea <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d205      	bcs.n	8002a96 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d905      	bls.n	8002ab2 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d205      	bcs.n	8002ace <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d905      	bls.n	8002aea <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff ff3c 	bl	8002978 <u8g2_update_dimension_common>
}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d30a      	bcc.n	8002b52 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff ff65 	bl	8002a38 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b088      	sub	sp, #32
 8002b7a:	af02      	add	r7, sp, #8
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	4608      	mov	r0, r1
 8002b80:	4611      	mov	r1, r2
 8002b82:	461a      	mov	r2, r3
 8002b84:	4603      	mov	r3, r0
 8002b86:	817b      	strh	r3, [r7, #10]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	813b      	strh	r3, [r7, #8]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002b96:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8002b98:	8aba      	ldrh	r2, [r7, #20]
 8002b9a:	893b      	ldrh	r3, [r7, #8]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ba6:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8002ba8:	8afa      	ldrh	r2, [r7, #22]
 8002baa:	897b      	ldrh	r3, [r7, #10]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8002bb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d107      	bne.n	8002bc8 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8002bb8:	8abb      	ldrh	r3, [r7, #20]
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8002bbe:	8afa      	ldrh	r2, [r7, #22]
 8002bc0:	88fb      	ldrh	r3, [r7, #6]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	82fb      	strh	r3, [r7, #22]
 8002bc6:	e00a      	b.n	8002bde <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8002bc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d106      	bne.n	8002bde <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8002bd0:	8afb      	ldrh	r3, [r7, #22]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8002bd6:	8aba      	ldrh	r2, [r7, #20]
 8002bd8:	88fb      	ldrh	r3, [r7, #6]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8002bde:	88f8      	ldrh	r0, [r7, #6]
 8002be0:	8aba      	ldrh	r2, [r7, #20]
 8002be2:	8af9      	ldrh	r1, [r7, #22]
 8002be4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002be8:	9300      	str	r3, [sp, #0]
 8002bea:	4603      	mov	r3, r0
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff fcb7 	bl	8002560 <u8g2_draw_hv_line_2dir>
}
 8002bf2:	bf00      	nop
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8002c22:	78fb      	ldrb	r3, [r7, #3]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <u8x8_ascii_next+0x18>
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	2b0a      	cmp	r3, #10
 8002c2c:	d102      	bne.n	8002c34 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8002c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c32:	e001      	b.n	8002c38 <u8x8_ascii_next+0x22>
  return b;
 8002c34:	78fb      	ldrb	r3, [r7, #3]
 8002c36:	b29b      	uxth	r3, r3
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8002c44:	b590      	push	{r4, r7, lr}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691c      	ldr	r4, [r3, #16]
 8002c54:	78fa      	ldrb	r2, [r7, #3]
 8002c56:	2300      	movs	r3, #0
 8002c58:	2120      	movs	r1, #32
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	47a0      	blx	r4
 8002c5e:	4603      	mov	r3, r0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd90      	pop	{r4, r7, pc}

08002c68 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	460b      	mov	r3, r1
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	691c      	ldr	r4, [r3, #16]
 8002c7a:	7afa      	ldrb	r2, [r7, #11]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2117      	movs	r1, #23
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	47a0      	blx	r4
 8002c84:	4603      	mov	r3, r0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd90      	pop	{r4, r7, pc}

08002c8e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
 8002c96:	460b      	mov	r3, r1
 8002c98:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002c9a:	1cfb      	adds	r3, r7, #3
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7ff ffe1 	bl	8002c68 <u8x8_byte_SendBytes>
 8002ca6:	4603      	mov	r3, r0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68dc      	ldr	r4, [r3, #12]
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	2115      	movs	r1, #21
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	47a0      	blx	r4
 8002cca:	4603      	mov	r3, r0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}

08002cd4 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68dc      	ldr	r4, [r3, #12]
 8002ce4:	78fa      	ldrb	r2, [r7, #3]
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	2116      	movs	r1, #22
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	47a0      	blx	r4
 8002cee:	4603      	mov	r3, r0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd90      	pop	{r4, r7, pc}

08002cf8 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	460b      	mov	r3, r1
 8002d02:	607a      	str	r2, [r7, #4]
 8002d04:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	68dc      	ldr	r4, [r3, #12]
 8002d0a:	7afa      	ldrb	r2, [r7, #11]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2117      	movs	r1, #23
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	47a0      	blx	r4
 8002d14:	4603      	mov	r3, r0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3714      	adds	r7, #20
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd90      	pop	{r4, r7, pc}

08002d1e <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002d1e:	b590      	push	{r4, r7, lr}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68dc      	ldr	r4, [r3, #12]
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2118      	movs	r1, #24
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	47a0      	blx	r4
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd90      	pop	{r4, r7, pc}

08002d3e <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8002d3e:	b590      	push	{r4, r7, lr}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68dc      	ldr	r4, [r3, #12]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2119      	movs	r1, #25
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	47a0      	blx	r4
 8002d54:	4603      	mov	r3, r0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd90      	pop	{r4, r7, pc}

08002d5e <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8002d5e:	b590      	push	{r4, r7, lr}
 8002d60:	b085      	sub	sp, #20
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
 8002d66:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	73fb      	strb	r3, [r7, #15]
    data++;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	3301      	adds	r3, #1
 8002d72:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2bfe      	cmp	r3, #254	@ 0xfe
 8002d78:	d031      	beq.n	8002dde <u8x8_cad_SendSequence+0x80>
 8002d7a:	2bfe      	cmp	r3, #254	@ 0xfe
 8002d7c:	dc3d      	bgt.n	8002dfa <u8x8_cad_SendSequence+0x9c>
 8002d7e:	2b19      	cmp	r3, #25
 8002d80:	dc3b      	bgt.n	8002dfa <u8x8_cad_SendSequence+0x9c>
 8002d82:	2b18      	cmp	r3, #24
 8002d84:	da23      	bge.n	8002dce <u8x8_cad_SendSequence+0x70>
 8002d86:	2b16      	cmp	r3, #22
 8002d88:	dc02      	bgt.n	8002d90 <u8x8_cad_SendSequence+0x32>
 8002d8a:	2b15      	cmp	r3, #21
 8002d8c:	da03      	bge.n	8002d96 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8002d8e:	e034      	b.n	8002dfa <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002d90:	2b17      	cmp	r3, #23
 8002d92:	d00e      	beq.n	8002db2 <u8x8_cad_SendSequence+0x54>
	return;
 8002d94:	e031      	b.n	8002dfa <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68dc      	ldr	r4, [r3, #12]
 8002da0:	7bba      	ldrb	r2, [r7, #14]
 8002da2:	7bf9      	ldrb	r1, [r7, #15]
 8002da4:	2300      	movs	r3, #0
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	47a0      	blx	r4
	  data++;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	603b      	str	r3, [r7, #0]
	  break;
 8002db0:	e022      	b.n	8002df8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002db8:	f107 030e 	add.w	r3, r7, #14
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7ff ff99 	bl	8002cf8 <u8x8_cad_SendData>
	  data++;
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	603b      	str	r3, [r7, #0]
	  break;
 8002dcc:	e014      	b.n	8002df8 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68dc      	ldr	r4, [r3, #12]
 8002dd2:	7bf9      	ldrb	r1, [r7, #15]
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	47a0      	blx	r4
	  break;
 8002ddc:	e00c      	b.n	8002df8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002de4:	7bbb      	ldrb	r3, [r7, #14]
 8002de6:	461a      	mov	r2, r3
 8002de8:	2129      	movs	r1, #41	@ 0x29
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f9ee 	bl	80031cc <u8x8_gpio_call>
	  data++;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	3301      	adds	r3, #1
 8002df4:	603b      	str	r3, [r7, #0]
	  break;
 8002df6:	bf00      	nop
    cmd = *data;
 8002df8:	e7b6      	b.n	8002d68 <u8x8_cad_SendSequence+0xa>
	return;
 8002dfa:	bf00      	nop
    }
  }
}
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd90      	pop	{r4, r7, pc}
	...

08002e04 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002e04:	b590      	push	{r4, r7, lr}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	607b      	str	r3, [r7, #4]
 8002e0e:	460b      	mov	r3, r1
 8002e10:	72fb      	strb	r3, [r7, #11]
 8002e12:	4613      	mov	r3, r2
 8002e14:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8002e16:	7afb      	ldrb	r3, [r7, #11]
 8002e18:	3b14      	subs	r3, #20
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d82f      	bhi.n	8002e7e <u8x8_cad_001+0x7a>
 8002e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e24 <u8x8_cad_001+0x20>)
 8002e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e24:	08002e6d 	.word	0x08002e6d
 8002e28:	08002e3d 	.word	0x08002e3d
 8002e2c:	08002e51 	.word	0x08002e51
 8002e30:	08002e65 	.word	0x08002e65
 8002e34:	08002e6d 	.word	0x08002e6d
 8002e38:	08002e6d 	.word	0x08002e6d
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f7ff ff00 	bl	8002c44 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002e44:	7abb      	ldrb	r3, [r7, #10]
 8002e46:	4619      	mov	r1, r3
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f7ff ff20 	bl	8002c8e <u8x8_byte_SendByte>
      break;
 8002e4e:	e018      	b.n	8002e82 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8002e50:	2100      	movs	r1, #0
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7ff fef6 	bl	8002c44 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002e58:	7abb      	ldrb	r3, [r7, #10]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7ff ff16 	bl	8002c8e <u8x8_byte_SendByte>
      break;
 8002e62:	e00e      	b.n	8002e82 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8002e64:	2101      	movs	r1, #1
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f7ff feec 	bl	8002c44 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	691c      	ldr	r4, [r3, #16]
 8002e70:	7aba      	ldrb	r2, [r7, #10]
 8002e72:	7af9      	ldrb	r1, [r7, #11]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	47a0      	blx	r4
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	e002      	b.n	8002e84 <u8x8_cad_001+0x80>
    default:
      return 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e000      	b.n	8002e84 <u8x8_cad_001+0x80>
  }
  return 1;
 8002e82:	2301      	movs	r3, #1
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd90      	pop	{r4, r7, pc}

08002e8c <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	607b      	str	r3, [r7, #4]
 8002e96:	460b      	mov	r3, r1
 8002e98:	72fb      	strb	r3, [r7, #11]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8002e9e:	7afb      	ldrb	r3, [r7, #11]
 8002ea0:	2b0f      	cmp	r3, #15
 8002ea2:	d006      	beq.n	8002eb2 <u8x8_d_st7565_common+0x26>
 8002ea4:	2b0f      	cmp	r3, #15
 8002ea6:	dc71      	bgt.n	8002f8c <u8x8_d_st7565_common+0x100>
 8002ea8:	2b0b      	cmp	r3, #11
 8002eaa:	d050      	beq.n	8002f4e <u8x8_d_st7565_common+0xc2>
 8002eac:	2b0e      	cmp	r3, #14
 8002eae:	d05b      	beq.n	8002f68 <u8x8_d_st7565_common+0xdc>
 8002eb0:	e06c      	b.n	8002f8c <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f7ff ff33 	bl	8002d1e <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	795b      	ldrb	r3, [r3, #5]
 8002ebc:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8002ebe:	7dbb      	ldrb	r3, [r7, #22]
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8002eca:	7dbb      	ldrb	r3, [r7, #22]
 8002ecc:	4413      	add	r3, r2
 8002ece:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002ed0:	7dbb      	ldrb	r3, [r7, #22]
 8002ed2:	091b      	lsrs	r3, r3, #4
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f043 0310 	orr.w	r3, r3, #16
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	4619      	mov	r1, r3
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f7ff fee6 	bl	8002cb0 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8002ee4:	7dbb      	ldrb	r3, [r7, #22]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	4619      	mov	r1, r3
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f7ff fede 	bl	8002cb0 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	799b      	ldrb	r3, [r3, #6]
 8002ef8:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	4619      	mov	r1, r3
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f7ff fed5 	bl	8002cb0 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	791b      	ldrb	r3, [r3, #4]
 8002f0a:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8002f0c:	7dfb      	ldrb	r3, [r7, #23]
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8002f18:	7dfa      	ldrb	r2, [r7, #23]
 8002f1a:	7dbb      	ldrb	r3, [r7, #22]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	2b84      	cmp	r3, #132	@ 0x84
 8002f20:	d905      	bls.n	8002f2e <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8002f22:	2384      	movs	r3, #132	@ 0x84
 8002f24:	75fb      	strb	r3, [r7, #23]
	c -= x;
 8002f26:	7dfa      	ldrb	r2, [r7, #23]
 8002f28:	7dbb      	ldrb	r3, [r7, #22]
 8002f2a:	1ad3      	subs	r3, r2, r3
 8002f2c:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8002f2e:	7dfb      	ldrb	r3, [r7, #23]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	4619      	mov	r1, r3
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f7ff fedf 	bl	8002cf8 <u8x8_cad_SendData>
	arg_int--;
 8002f3a:	7abb      	ldrb	r3, [r7, #10]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002f40:	7abb      	ldrb	r3, [r7, #10]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f3      	bne.n	8002f2e <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f7ff fef9 	bl	8002d3e <u8x8_cad_EndTransfer>
      break;
 8002f4c:	e020      	b.n	8002f90 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002f4e:	7abb      	ldrb	r3, [r7, #10]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d104      	bne.n	8002f5e <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8002f54:	4911      	ldr	r1, [pc, #68]	@ (8002f9c <u8x8_d_st7565_common+0x110>)
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f7ff ff01 	bl	8002d5e <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 8002f5c:	e018      	b.n	8002f90 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 8002f5e:	4910      	ldr	r1, [pc, #64]	@ (8002fa0 <u8x8_d_st7565_common+0x114>)
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f7ff fefc 	bl	8002d5e <u8x8_cad_SendSequence>
      break;
 8002f66:	e013      	b.n	8002f90 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f7ff fed8 	bl	8002d1e <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8002f6e:	2181      	movs	r1, #129	@ 0x81
 8002f70:	68f8      	ldr	r0, [r7, #12]
 8002f72:	f7ff fe9d 	bl	8002cb0 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8002f76:	7abb      	ldrb	r3, [r7, #10]
 8002f78:	089b      	lsrs	r3, r3, #2
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7ff fea8 	bl	8002cd4 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f7ff feda 	bl	8002d3e <u8x8_cad_EndTransfer>
      break;
 8002f8a:	e001      	b.n	8002f90 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	e000      	b.n	8002f92 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8002f90:	2301      	movs	r3, #1
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	0800d6d0 	.word	0x0800d6d0
 8002fa0:	0800d6d8 	.word	0x0800d6d8

08002fa4 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	460b      	mov	r3, r1
 8002fb0:	72fb      	strb	r3, [r7, #11]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 8002fb6:	7aba      	ldrb	r2, [r7, #10]
 8002fb8:	7af9      	ldrb	r1, [r7, #11]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff ff65 	bl	8002e8c <u8x8_d_st7565_common>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d131      	bne.n	800302c <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8002fc8:	7afb      	ldrb	r3, [r7, #11]
 8002fca:	2b0d      	cmp	r3, #13
 8002fcc:	d013      	beq.n	8002ff6 <u8x8_d_st7565_64128n+0x52>
 8002fce:	2b0d      	cmp	r3, #13
 8002fd0:	dc2a      	bgt.n	8003028 <u8x8_d_st7565_64128n+0x84>
 8002fd2:	2b09      	cmp	r3, #9
 8002fd4:	d002      	beq.n	8002fdc <u8x8_d_st7565_64128n+0x38>
 8002fd6:	2b0a      	cmp	r3, #10
 8002fd8:	d005      	beq.n	8002fe6 <u8x8_d_st7565_64128n+0x42>
 8002fda:	e025      	b.n	8003028 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 8002fdc:	4916      	ldr	r1, [pc, #88]	@ (8003038 <u8x8_d_st7565_64128n+0x94>)
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f832 	bl	8003048 <u8x8_d_helper_display_setup_memory>
	break;
 8002fe4:	e022      	b.n	800302c <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f842 	bl	8003070 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 8002fec:	4913      	ldr	r1, [pc, #76]	@ (800303c <u8x8_d_st7565_64128n+0x98>)
 8002fee:	68f8      	ldr	r0, [r7, #12]
 8002ff0:	f7ff feb5 	bl	8002d5e <u8x8_cad_SendSequence>
	break;
 8002ff4:	e01a      	b.n	800302c <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8002ff6:	7abb      	ldrb	r3, [r7, #10]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8002ffc:	4910      	ldr	r1, [pc, #64]	@ (8003040 <u8x8_d_st7565_64128n+0x9c>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f7ff fead 	bl	8002d5e <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	7c9a      	ldrb	r2, [r3, #18]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8003010:	e00c      	b.n	800302c <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8003012:	490c      	ldr	r1, [pc, #48]	@ (8003044 <u8x8_d_st7565_64128n+0xa0>)
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f7ff fea2 	bl	8002d5e <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	7cda      	ldrb	r2, [r3, #19]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 8003026:	e001      	b.n	800302c <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 8003028:	2300      	movs	r3, #0
 800302a:	e000      	b.n	800302e <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 800302c:	2301      	movs	r3, #1
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	0800d710 	.word	0x0800d710
 800303c:	0800d6f0 	.word	0x0800d6f0
 8003040:	0800d6e0 	.word	0x0800d6e0
 8003044:	0800d6e8 	.word	0x0800d6e8

08003048 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	7c9a      	ldrb	r2, [r3, #18]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003070:	b590      	push	{r4, r7, lr}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	695c      	ldr	r4, [r3, #20]
 800307c:	2300      	movs	r3, #0
 800307e:	2200      	movs	r2, #0
 8003080:	2128      	movs	r1, #40	@ 0x28
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68dc      	ldr	r4, [r3, #12]
 800308a:	2300      	movs	r3, #0
 800308c:	2200      	movs	r2, #0
 800308e:	2114      	movs	r1, #20
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8003094:	2201      	movs	r2, #1
 8003096:	214b      	movs	r1, #75	@ 0x4b
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f897 	bl	80031cc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	791b      	ldrb	r3, [r3, #4]
 80030a4:	461a      	mov	r2, r3
 80030a6:	2129      	movs	r1, #41	@ 0x29
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f88f 	bl	80031cc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80030ae:	2200      	movs	r2, #0
 80030b0:	214b      	movs	r1, #75	@ 0x4b
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f88a 	bl	80031cc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	791b      	ldrb	r3, [r3, #4]
 80030be:	461a      	mov	r2, r3
 80030c0:	2129      	movs	r1, #41	@ 0x29
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f882 	bl	80031cc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80030c8:	2201      	movs	r2, #1
 80030ca:	214b      	movs	r1, #75	@ 0x4b
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 f87d 	bl	80031cc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	795b      	ldrb	r3, [r3, #5]
 80030d8:	461a      	mov	r2, r3
 80030da:	2129      	movs	r1, #41	@ 0x29
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f875 	bl	80031cc <u8x8_gpio_call>
}    
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd90      	pop	{r4, r7, pc}

080030ea <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80030ea:	b590      	push	{r4, r7, lr}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	4608      	mov	r0, r1
 80030f4:	4611      	mov	r1, r2
 80030f6:	461a      	mov	r2, r3
 80030f8:	4603      	mov	r3, r0
 80030fa:	70fb      	strb	r3, [r7, #3]
 80030fc:	460b      	mov	r3, r1
 80030fe:	70bb      	strb	r3, [r7, #2]
 8003100:	4613      	mov	r3, r2
 8003102:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8003104:	78fb      	ldrb	r3, [r7, #3]
 8003106:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8003108:	78bb      	ldrb	r3, [r7, #2]
 800310a:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 800310c:	787b      	ldrb	r3, [r7, #1]
 800310e:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689c      	ldr	r4, [r3, #8]
 8003118:	f107 0308 	add.w	r3, r7, #8
 800311c:	2201      	movs	r2, #1
 800311e:	210f      	movs	r1, #15
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	47a0      	blx	r4
 8003124:	4603      	mov	r3, r0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	bd90      	pop	{r4, r7, pc}

0800312e <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800312e:	b590      	push	{r4, r7, lr}
 8003130:	b083      	sub	sp, #12
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689c      	ldr	r4, [r3, #8]
 800313a:	2300      	movs	r3, #0
 800313c:	2200      	movs	r2, #0
 800313e:	2109      	movs	r1, #9
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	47a0      	blx	r4
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bd90      	pop	{r4, r7, pc}

0800314c <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800314c:	b590      	push	{r4, r7, lr}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689c      	ldr	r4, [r3, #8]
 8003158:	2300      	movs	r3, #0
 800315a:	2200      	movs	r2, #0
 800315c:	210a      	movs	r1, #10
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	bd90      	pop	{r4, r7, pc}

0800316a <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800316a:	b590      	push	{r4, r7, lr}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	460b      	mov	r3, r1
 8003174:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689c      	ldr	r4, [r3, #8]
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	2300      	movs	r3, #0
 800317e:	210b      	movs	r1, #11
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	47a0      	blx	r4
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bd90      	pop	{r4, r7, pc}

0800318c <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 800318c:	b590      	push	{r4, r7, lr}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689c      	ldr	r4, [r3, #8]
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	2300      	movs	r3, #0
 80031a0:	210e      	movs	r1, #14
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	47a0      	blx	r4
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd90      	pop	{r4, r7, pc}

080031ae <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 80031ae:	b590      	push	{r4, r7, lr}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689c      	ldr	r4, [r3, #8]
 80031ba:	2300      	movs	r3, #0
 80031bc:	2200      	movs	r2, #0
 80031be:	2110      	movs	r1, #16
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	47a0      	blx	r4
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd90      	pop	{r4, r7, pc}

080031cc <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80031cc:	b590      	push	{r4, r7, lr}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	70fb      	strb	r3, [r7, #3]
 80031d8:	4613      	mov	r3, r2
 80031da:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	695c      	ldr	r4, [r3, #20]
 80031e0:	78ba      	ldrb	r2, [r7, #2]
 80031e2:	78f9      	ldrb	r1, [r7, #3]
 80031e4:	2300      	movs	r3, #0
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	47a0      	blx	r4
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd90      	pop	{r4, r7, pc}

080031f2 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80031f2:	b480      	push	{r7}
 80031f4:	b085      	sub	sp, #20
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	60f8      	str	r0, [r7, #12]
 80031fa:	607b      	str	r3, [r7, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	72fb      	strb	r3, [r7, #11]
 8003200:	4613      	mov	r3, r2
 8003202:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
	...

08003214 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a11      	ldr	r2, [pc, #68]	@ (800326c <u8x8_SetupDefaults+0x58>)
 8003226:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a10      	ldr	r2, [pc, #64]	@ (800326c <u8x8_SetupDefaults+0x58>)
 800322c:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a0e      	ldr	r2, [pc, #56]	@ (800326c <u8x8_SetupDefaults+0x58>)
 8003232:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a0d      	ldr	r2, [pc, #52]	@ (800326c <u8x8_SetupDefaults+0x58>)
 8003238:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	22ff      	movs	r2, #255	@ 0xff
 8003254:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	22ff      	movs	r2, #255	@ 0xff
 800325c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	080031f3 	.word	0x080031f3

08003270 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
 800327c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f7ff ffc8 	bl	8003214 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f7ff ff46 	bl	800312e <u8x8_SetupMemory>
}
 80032a2:	bf00      	nop
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	70fb      	strb	r3, [r7, #3]
 80032b8:	4613      	mov	r3, r2
 80032ba:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 80032bc:	4b17      	ldr	r3, [pc, #92]	@ (800331c <INA229_writeReg+0x70>)
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	81bb      	strh	r3, [r7, #12]
 80032c2:	2300      	movs	r3, #0
 80032c4:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 80032c6:	4b15      	ldr	r3, [pc, #84]	@ (800331c <INA229_writeReg+0x70>)
 80032c8:	881b      	ldrh	r3, [r3, #0]
 80032ca:	813b      	strh	r3, [r7, #8]
 80032cc:	2300      	movs	r3, #0
 80032ce:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 80032d0:	78fb      	ldrb	r3, [r7, #3]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 80032d8:	883b      	ldrh	r3, [r7, #0]
 80032da:	0a1b      	lsrs	r3, r3, #8
 80032dc:	b29b      	uxth	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 80032e2:	883b      	ldrh	r3, [r7, #0]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7f18      	ldrb	r0, [r3, #28]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	7f59      	ldrb	r1, [r3, #29]
 80032f0:	f107 020c 	add.w	r2, r7, #12
 80032f4:	f107 0308 	add.w	r3, r7, #8
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	4613      	mov	r3, r2
 80032fc:	2203      	movs	r2, #3
 80032fe:	f004 fbab 	bl	8007a58 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d105      	bne.n	8003314 <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8003308:	883b      	ldrh	r3, [r7, #0]
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	b29a      	uxth	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	82da      	strh	r2, [r3, #22]
    }
}
 8003314:	bf00      	nop
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800ca10 	.word	0x0800ca10

08003320 <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	7f1b      	ldrb	r3, [r3, #28]
 800332c:	4618      	mov	r0, r3
 800332e:	f004 fb87 	bl	8007a40 <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	2100      	movs	r1, #0
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff ffb6 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	885b      	ldrh	r3, [r3, #2]
 8003344:	461a      	mov	r2, r3
 8003346:	2101      	movs	r1, #1
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f7ff ffaf 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	889b      	ldrh	r3, [r3, #4]
 8003352:	461a      	mov	r2, r3
 8003354:	2102      	movs	r1, #2
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff ffa8 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	88db      	ldrh	r3, [r3, #6]
 8003360:	461a      	mov	r2, r3
 8003362:	2103      	movs	r1, #3
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f7ff ffa1 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	891b      	ldrh	r3, [r3, #8]
 800336e:	461a      	mov	r2, r3
 8003370:	210b      	movs	r1, #11
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff ff9a 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	895b      	ldrh	r3, [r3, #10]
 800337c:	461a      	mov	r2, r3
 800337e:	210c      	movs	r1, #12
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff93 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	899b      	ldrh	r3, [r3, #12]
 800338a:	461a      	mov	r2, r3
 800338c:	210d      	movs	r1, #13
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7ff ff8c 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	89db      	ldrh	r3, [r3, #14]
 8003398:	461a      	mov	r2, r3
 800339a:	210e      	movs	r1, #14
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff85 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8a1b      	ldrh	r3, [r3, #16]
 80033a6:	461a      	mov	r2, r3
 80033a8:	210f      	movs	r1, #15
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ff7e 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	8a5b      	ldrh	r3, [r3, #18]
 80033b4:	461a      	mov	r2, r3
 80033b6:	2110      	movs	r1, #16
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ff77 	bl	80032ac <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8a9b      	ldrh	r3, [r3, #20]
 80033c2:	461a      	mov	r2, r3
 80033c4:	2111      	movs	r1, #17
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff ff70 	bl	80032ac <INA229_writeReg>

}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 80033d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80033d8:	b08b      	sub	sp, #44	@ 0x2c
 80033da:	af02      	add	r7, sp, #8
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	460b      	mov	r3, r1
 80033e0:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 80033e2:	2300      	movs	r3, #0
 80033e4:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	2300      	movs	r3, #0
 80033ec:	81bb      	strh	r3, [r7, #12]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 80033ee:	78fb      	ldrb	r3, [r7, #3]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	b25b      	sxtb	r3, r3
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	b25b      	sxtb	r3, r3
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	7f18      	ldrb	r0, [r3, #28]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	7f59      	ldrb	r1, [r3, #29]
 8003406:	78fb      	ldrb	r3, [r7, #3]
 8003408:	4a1f      	ldr	r2, [pc, #124]	@ (8003488 <INA229_readReg+0xb4>)
 800340a:	5cd3      	ldrb	r3, [r2, r3]
 800340c:	3301      	adds	r3, #1
 800340e:	b2da      	uxtb	r2, r3
 8003410:	f107 0610 	add.w	r6, r7, #16
 8003414:	f107 0308 	add.w	r3, r7, #8
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	4633      	mov	r3, r6
 800341c:	f004 fb1c 	bl	8007a58 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 800342c:	2301      	movs	r3, #1
 800342e:	617b      	str	r3, [r7, #20]
 8003430:	e01b      	b.n	800346a <INA229_readReg+0x96>
    {
        value = (value << 8) | rxBuf[i];
 8003432:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	f04f 0300 	mov.w	r3, #0
 800343e:	020b      	lsls	r3, r1, #8
 8003440:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003444:	0202      	lsls	r2, r0, #8
 8003446:	f107 0008 	add.w	r0, r7, #8
 800344a:	6979      	ldr	r1, [r7, #20]
 800344c:	4401      	add	r1, r0
 800344e:	7809      	ldrb	r1, [r1, #0]
 8003450:	b2c9      	uxtb	r1, r1
 8003452:	2000      	movs	r0, #0
 8003454:	460c      	mov	r4, r1
 8003456:	4605      	mov	r5, r0
 8003458:	ea42 0804 	orr.w	r8, r2, r4
 800345c:	ea43 0905 	orr.w	r9, r3, r5
 8003460:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	3301      	adds	r3, #1
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	78fb      	ldrb	r3, [r7, #3]
 800346c:	4a06      	ldr	r2, [pc, #24]	@ (8003488 <INA229_readReg+0xb4>)
 800346e:	5cd3      	ldrb	r3, [r2, r3]
 8003470:	461a      	mov	r2, r3
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	4293      	cmp	r3, r2
 8003476:	dddc      	ble.n	8003432 <INA229_readReg+0x5e>
    }

    return value;
 8003478:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800347c:	4610      	mov	r0, r2
 800347e:	4619      	mov	r1, r3
 8003480:	3724      	adds	r7, #36	@ 0x24
 8003482:	46bd      	mov	sp, r7
 8003484:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003488:	0800d728 	.word	0x0800d728
 800348c:	00000000 	.word	0x00000000

08003490 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8003498:	2105      	movs	r1, #5
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff ff9a 	bl	80033d4 <INA229_readReg>
 80034a0:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 80034a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	0902      	lsrs	r2, r0, #4
 80034b2:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 80034b6:	090b      	lsrs	r3, r1, #4
 80034b8:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 80034bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034c0:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 80034c4:	f173 0300 	sbcs.w	r3, r3, #0
 80034c8:	d30c      	bcc.n	80034e4 <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 80034ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80034ce:	f7fd fb9d 	bl	8000c0c <__aeabi_ul2f>
 80034d2:	ee07 0a10 	vmov	s14, r0
 80034d6:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8003548 <INA229_getVBUS_V+0xb8>
 80034da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034de:	edc7 7a05 	vstr	s15, [r7, #20]
 80034e2:	e005      	b.n	80034f0 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 80034e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80034e8:	f7fd fb90 	bl	8000c0c <__aeabi_ul2f>
 80034ec:	4603      	mov	r3, r0
 80034ee:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 80034f0:	6978      	ldr	r0, [r7, #20]
 80034f2:	f7fc ffe1 	bl	80004b8 <__aeabi_f2d>
 80034f6:	a310      	add	r3, pc, #64	@ (adr r3, 8003538 <INA229_getVBUS_V+0xa8>)
 80034f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fc:	f7fd f834 	bl	8000568 <__aeabi_dmul>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	4610      	mov	r0, r2
 8003506:	4619      	mov	r1, r3
 8003508:	a30d      	add	r3, pc, #52	@ (adr r3, 8003540 <INA229_getVBUS_V+0xb0>)
 800350a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350e:	f7fd f955 	bl	80007bc <__aeabi_ddiv>
 8003512:	4602      	mov	r2, r0
 8003514:	460b      	mov	r3, r1
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	f7fd fa5f 	bl	80009dc <__aeabi_d2f>
 800351e:	4603      	mov	r3, r0
 8003520:	617b      	str	r3, [r7, #20]

    return data;
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	ee07 3a90 	vmov	s15, r3
}
 8003528:	eeb0 0a67 	vmov.f32	s0, s15
 800352c:	3718      	adds	r7, #24
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	f3af 8000 	nop.w
 8003538:	00000000 	.word	0x00000000
 800353c:	40686a00 	.word	0x40686a00
 8003540:	00000000 	.word	0x00000000
 8003544:	412e8480 	.word	0x412e8480
 8003548:	49800000 	.word	0x49800000

0800354c <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 8003554:	2106      	movs	r1, #6
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff ff3c 	bl	80033d4 <INA229_readReg>
 800355c:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 8003560:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003564:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8003568:	f173 0300 	sbcs.w	r3, r3, #0
 800356c:	d30c      	bcc.n	8003588 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 800356e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003572:	f7fd fb4b 	bl	8000c0c <__aeabi_ul2f>
 8003576:	ee07 0a10 	vmov	s14, r0
 800357a:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80035d8 <INA229_getDIETEMP_C+0x8c>
 800357e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003582:	edc7 7a05 	vstr	s15, [r7, #20]
 8003586:	e005      	b.n	8003594 <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8003588:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800358c:	f7fd fb3e 	bl	8000c0c <__aeabi_ul2f>
 8003590:	4603      	mov	r3, r0
 8003592:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 8003594:	6978      	ldr	r0, [r7, #20]
 8003596:	f7fc ff8f 	bl	80004b8 <__aeabi_f2d>
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	4b0f      	ldr	r3, [pc, #60]	@ (80035dc <INA229_getDIETEMP_C+0x90>)
 80035a0:	f7fc ffe2 	bl	8000568 <__aeabi_dmul>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	4b0b      	ldr	r3, [pc, #44]	@ (80035e0 <INA229_getDIETEMP_C+0x94>)
 80035b2:	f7fd f903 	bl	80007bc <__aeabi_ddiv>
 80035b6:	4602      	mov	r2, r0
 80035b8:	460b      	mov	r3, r1
 80035ba:	4610      	mov	r0, r2
 80035bc:	4619      	mov	r1, r3
 80035be:	f7fd fa0d 	bl	80009dc <__aeabi_d2f>
 80035c2:	4603      	mov	r3, r0
 80035c4:	617b      	str	r3, [r7, #20]

    return data;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	ee07 3a90 	vmov	s15, r3
}
 80035cc:	eeb0 0a67 	vmov.f32	s0, s15
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	47800000 	.word	0x47800000
 80035dc:	401f4000 	.word	0x401f4000
 80035e0:	408f4000 	.word	0x408f4000

080035e4 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	6039      	str	r1, [r7, #0]
 80035ee:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 80035f0:	2300      	movs	r3, #0
 80035f2:	73fb      	strb	r3, [r7, #15]
 80035f4:	e044      	b.n	8003680 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 80035f6:	7bfa      	ldrb	r2, [r7, #15]
 80035f8:	4613      	mov	r3, r2
 80035fa:	019b      	lsls	r3, r3, #6
 80035fc:	4413      	add	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	461a      	mov	r2, r3
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	4413      	add	r3, r2
 8003606:	220c      	movs	r2, #12
 8003608:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 800360c:	7bfa      	ldrb	r2, [r7, #15]
 800360e:	4613      	mov	r3, r2
 8003610:	019b      	lsls	r3, r3, #6
 8003612:	4413      	add	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	461a      	mov	r2, r3
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	4413      	add	r3, r2
 800361c:	2204      	movs	r2, #4
 800361e:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 8003622:	7bfa      	ldrb	r2, [r7, #15]
 8003624:	4613      	mov	r3, r2
 8003626:	019b      	lsls	r3, r3, #6
 8003628:	4413      	add	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	461a      	mov	r2, r3
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	4413      	add	r3, r2
 8003632:	2206      	movs	r2, #6
 8003634:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 8003638:	7bfa      	ldrb	r2, [r7, #15]
 800363a:	4613      	mov	r3, r2
 800363c:	019b      	lsls	r3, r3, #6
 800363e:	4413      	add	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	461a      	mov	r2, r3
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	4413      	add	r3, r2
 8003648:	2204      	movs	r2, #4
 800364a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 800364e:	7bfa      	ldrb	r2, [r7, #15]
 8003650:	4613      	mov	r3, r2
 8003652:	019b      	lsls	r3, r3, #6
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	461a      	mov	r2, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	4413      	add	r3, r2
 800365e:	2202      	movs	r2, #2
 8003660:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 8003664:	7bfa      	ldrb	r2, [r7, #15]
 8003666:	4613      	mov	r3, r2
 8003668:	019b      	lsls	r3, r3, #6
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	461a      	mov	r2, r3
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	4413      	add	r3, r2
 8003674:	2203      	movs	r2, #3
 8003676:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 800367a:	7bfb      	ldrb	r3, [r7, #15]
 800367c:	3301      	adds	r3, #1
 800367e:	73fb      	strb	r3, [r7, #15]
 8003680:	7bfa      	ldrb	r2, [r7, #15]
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	429a      	cmp	r2, r3
 8003686:	d3b6      	bcc.n	80035f6 <LTC6811_init_reg_limits+0x12>
    }
}
 8003688:	bf00      	nop
 800368a:	bf00      	nop
 800368c:	3714      	adds	r7, #20
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b082      	sub	sp, #8
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	6039      	str	r1, [r7, #0]
 80036a0:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	6839      	ldr	r1, [r7, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f9a4 	bl	80039f4 <LTC681x_wrcfg>
}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
 80036be:	460b      	mov	r3, r1
 80036c0:	71bb      	strb	r3, [r7, #6]
 80036c2:	4613      	mov	r3, r2
 80036c4:	717b      	strb	r3, [r7, #5]
    LTC681x_adcv(MD, DCP, CH);
 80036c6:	797a      	ldrb	r2, [r7, #5]
 80036c8:	79b9      	ldrb	r1, [r7, #6]
 80036ca:	79fb      	ldrb	r3, [r7, #7]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fa0f 	bl	8003af0 <LTC681x_adcv>
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b082      	sub	sp, #8
 80036de:	af00      	add	r7, sp, #0
 80036e0:	4603      	mov	r3, r0
 80036e2:	460a      	mov	r2, r1
 80036e4:	71fb      	strb	r3, [r7, #7]
 80036e6:	4613      	mov	r3, r2
 80036e8:	71bb      	strb	r3, [r7, #6]
    LTC681x_adax(MD, CHG);
 80036ea:	79ba      	ldrb	r2, [r7, #6]
 80036ec:	79fb      	ldrb	r3, [r7, #7]
 80036ee:	4611      	mov	r1, r2
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fa28 	bl	8003b46 <LTC681x_adax>
}
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <LTC6811_rdcv>:
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b084      	sub	sp, #16
 8003702:	af00      	add	r7, sp, #0
 8003704:	4603      	mov	r3, r0
 8003706:	603a      	str	r2, [r7, #0]
 8003708:	71fb      	strb	r3, [r7, #7]
 800370a:	460b      	mov	r3, r1
 800370c:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 800370e:	2300      	movs	r3, #0
 8003710:	73fb      	strb	r3, [r7, #15]
    pec_error = LTC681x_rdcv(reg, total_ic, ic);
 8003712:	79b9      	ldrb	r1, [r7, #6]
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fa39 	bl	8003b90 <LTC681x_rdcv>
 800371e:	4603      	mov	r3, r0
 8003720:	73fb      	strb	r3, [r7, #15]
    return (pec_error);
 8003722:	7bfb      	ldrb	r3, [r7, #15]
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <LTC6811_rdaux>:
 */
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	4603      	mov	r3, r0
 8003734:	603a      	str	r2, [r7, #0]
 8003736:	71fb      	strb	r3, [r7, #7]
 8003738:	460b      	mov	r3, r1
 800373a:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 800373c:	2300      	movs	r3, #0
 800373e:	73fb      	strb	r3, [r7, #15]
    LTC681x_rdaux(reg, total_ic, ic);
 8003740:	79b9      	ldrb	r1, [r7, #6]
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f000 fad8 	bl	8003cfc <LTC681x_rdaux>
    return (pec_error);
 800374c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003750:	4618      	mov	r0, r3
 8003752:	3710      	adds	r7, #16
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <LTC6811_pollAdc>:
    return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
    return (LTC681x_pollAdc());
 800375c:	f000 fc94 	bl	8004088 <LTC681x_pollAdc>
 8003760:	4603      	mov	r3, r0
}
 8003762:	4618      	mov	r0, r3
 8003764:	bd80      	pop	{r7, pc}

08003766 <LTC6811_clraux>:
/*
 The command clears the Auxiliary registers and initializes all values to 1.
 The register will read back hexadecimal 0xFF after the command is sent.
 */
void LTC6811_clraux()
{
 8003766:	b580      	push	{r7, lr}
 8003768:	af00      	add	r7, sp, #0
    LTC681x_clraux();
 800376a:	f000 fccf 	bl	800410c <LTC681x_clraux>
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}

08003772 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	4603      	mov	r3, r0
 800377a:	6039      	str	r1, [r7, #0]
 800377c:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	6839      	ldr	r1, [r7, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 feb6 	bl	80044f4 <LTC681x_reset_crc_count>
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	6039      	str	r1, [r7, #0]
 800379a:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	6839      	ldr	r1, [r7, #0]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 ff19 	bl	80045d8 <LTC681x_init_cfg>
}
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b088      	sub	sp, #32
 80037b2:	af06      	add	r7, sp, #24
 80037b4:	6039      	str	r1, [r7, #0]
 80037b6:	4611      	mov	r1, r2
 80037b8:	461a      	mov	r2, r3
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
 80037be:	460b      	mov	r3, r1
 80037c0:	71bb      	strb	r3, [r7, #6]
 80037c2:	4613      	mov	r3, r2
 80037c4:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 80037c6:	7979      	ldrb	r1, [r7, #5]
 80037c8:	79ba      	ldrb	r2, [r7, #6]
 80037ca:	79f8      	ldrb	r0, [r7, #7]
 80037cc:	8c3b      	ldrh	r3, [r7, #32]
 80037ce:	9304      	str	r3, [sp, #16]
 80037d0:	8bbb      	ldrh	r3, [r7, #28]
 80037d2:	9303      	str	r3, [sp, #12]
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	9302      	str	r3, [sp, #8]
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	9301      	str	r3, [sp, #4]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	460b      	mov	r3, r1
 80037e2:	6839      	ldr	r1, [r7, #0]
 80037e4:	f000 ff2e 	bl	8004644 <LTC681x_set_cfgr>
}
 80037e8:	bf00      	nop
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <wakeup_sleep>:
 * @param parameters   :  Total number of BMS ICs
 * @return Value       :  none
 */

void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
    int i;
    for (i = 0; i < total_ic; i++)
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	e00c      	b.n	800381a <wakeup_sleep+0x2a>
    {
        cs_low();
 8003800:	f001 ffa4 	bl	800574c <cs_low>
        delay_time_us(160);
 8003804:	20a0      	movs	r0, #160	@ 0xa0
 8003806:	f001 ffc9 	bl	800579c <delay_time_us>
//       HAL_Delay(2500); // Guarantees the LTC681x will be in standby
        cs_high();
 800380a:	f001 ffb3 	bl	8005774 <cs_high>
        delay_time_us(18);
 800380e:	2012      	movs	r0, #18
 8003810:	f001 ffc4 	bl	800579c <delay_time_us>
    for (i = 0; i < total_ic; i++)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	3301      	adds	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	429a      	cmp	r2, r3
 8003820:	dbee      	blt.n	8003800 <wakeup_sleep+0x10>
//        HAL_Delay(2500);
    }
}
 8003822:	bf00      	nop
 8003824:	bf00      	nop
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <cmd_68>:
 * @brief Description  :  Generic function to write 68xx commands. Function calculates PEC for tx_cmd data.
 * @param parameters   :  transmit commands
 * @return Value       :  none
 */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = tx_cmd[0];
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	723b      	strb	r3, [r7, #8]
    cmd[1] = tx_cmd[1];
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	785b      	ldrb	r3, [r3, #1]
 800383e:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc(2, cmd);
 8003840:	f107 0308 	add.w	r3, r7, #8
 8003844:	4619      	mov	r1, r3
 8003846:	2002      	movs	r0, #2
 8003848:	f000 f8a2 	bl	8003990 <pec15_calc>
 800384c:	4603      	mov	r3, r0
 800384e:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003850:	89fb      	ldrh	r3, [r7, #14]
 8003852:	0a1b      	lsrs	r3, r3, #8
 8003854:	b29b      	uxth	r3, r3
 8003856:	b2db      	uxtb	r3, r3
 8003858:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 800385a:	89fb      	ldrh	r3, [r7, #14]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003860:	f001 ff74 	bl	800574c <cs_low>
    spi_write_array(4, cmd);
 8003864:	f107 0308 	add.w	r3, r7, #8
 8003868:	4619      	mov	r1, r3
 800386a:	2004      	movs	r0, #4
 800386c:	f001 ffb2 	bl	80057d4 <spi_write_array>
    cs_high();
 8003870:	f001 ff80 	bl	8005774 <cs_high>
}
 8003874:	bf00      	nop
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
 8003888:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 800388a:	2306      	movs	r3, #6
 800388c:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	b2db      	uxtb	r3, r3
 8003894:	3304      	adds	r3, #4
 8003896:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8003898:	7efb      	ldrb	r3, [r7, #27]
 800389a:	4618      	mov	r0, r3
 800389c:	f008 ff60 	bl	800c760 <malloc>
 80038a0:	4603      	mov	r3, r0
 80038a2:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	781a      	ldrb	r2, [r3, #0]
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	3301      	adds	r3, #1
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	7852      	ldrb	r2, [r2, #1]
 80038b4:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 80038b6:	6979      	ldr	r1, [r7, #20]
 80038b8:	2002      	movs	r0, #2
 80038ba:	f000 f869 	bl	8003990 <pec15_calc>
 80038be:	4603      	mov	r3, r0
 80038c0:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80038c2:	8a7b      	ldrh	r3, [r7, #18]
 80038c4:	0a1b      	lsrs	r3, r3, #8
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	3302      	adds	r3, #2
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	3303      	adds	r3, #3
 80038d4:	8a7a      	ldrh	r2, [r7, #18]
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 80038da:	2304      	movs	r3, #4
 80038dc:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	77bb      	strb	r3, [r7, #30]
 80038e2:	e042      	b.n	800396a <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80038e4:	2300      	movs	r3, #0
 80038e6:	777b      	strb	r3, [r7, #29]
 80038e8:	e016      	b.n	8003918 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 80038ea:	7fbb      	ldrb	r3, [r7, #30]
 80038ec:	1e5a      	subs	r2, r3, #1
 80038ee:	4613      	mov	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	4413      	add	r3, r2
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	461a      	mov	r2, r3
 80038f8:	7f7b      	ldrb	r3, [r7, #29]
 80038fa:	4413      	add	r3, r2
 80038fc:	461a      	mov	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	441a      	add	r2, r3
 8003902:	7ffb      	ldrb	r3, [r7, #31]
 8003904:	6979      	ldr	r1, [r7, #20]
 8003906:	440b      	add	r3, r1
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 800390c:	7ffb      	ldrb	r3, [r7, #31]
 800390e:	3301      	adds	r3, #1
 8003910:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8003912:	7f7b      	ldrb	r3, [r7, #29]
 8003914:	3301      	adds	r3, #1
 8003916:	777b      	strb	r3, [r7, #29]
 8003918:	7f7a      	ldrb	r2, [r7, #29]
 800391a:	7f3b      	ldrb	r3, [r7, #28]
 800391c:	429a      	cmp	r2, r3
 800391e:	d3e4      	bcc.n	80038ea <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 8003920:	7fbb      	ldrb	r3, [r7, #30]
 8003922:	1e5a      	subs	r2, r3, #1
 8003924:	4613      	mov	r3, r2
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	4413      	add	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	441a      	add	r2, r3
 8003932:	7f3b      	ldrb	r3, [r7, #28]
 8003934:	4611      	mov	r1, r2
 8003936:	4618      	mov	r0, r3
 8003938:	f000 f82a 	bl	8003990 <pec15_calc>
 800393c:	4603      	mov	r3, r0
 800393e:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8003940:	8a3b      	ldrh	r3, [r7, #16]
 8003942:	0a1b      	lsrs	r3, r3, #8
 8003944:	b299      	uxth	r1, r3
 8003946:	7ffb      	ldrb	r3, [r7, #31]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	4413      	add	r3, r2
 800394c:	b2ca      	uxtb	r2, r1
 800394e:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 8003950:	7ffb      	ldrb	r3, [r7, #31]
 8003952:	3301      	adds	r3, #1
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	4413      	add	r3, r2
 8003958:	8a3a      	ldrh	r2, [r7, #16]
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 800395e:	7ffb      	ldrb	r3, [r7, #31]
 8003960:	3302      	adds	r3, #2
 8003962:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8003964:	7fbb      	ldrb	r3, [r7, #30]
 8003966:	3b01      	subs	r3, #1
 8003968:	77bb      	strb	r3, [r7, #30]
 800396a:	7fbb      	ldrb	r3, [r7, #30]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1b9      	bne.n	80038e4 <write_68+0x68>
    }

    cs_low();
 8003970:	f001 feec 	bl	800574c <cs_low>
    spi_write_array(CMD_LEN, cmd);
 8003974:	7efb      	ldrb	r3, [r7, #27]
 8003976:	6979      	ldr	r1, [r7, #20]
 8003978:	4618      	mov	r0, r3
 800397a:	f001 ff2b 	bl	80057d4 <spi_write_array>
    cs_high();
 800397e:	f001 fef9 	bl	8005774 <cs_high>

    free(cmd);
 8003982:	6978      	ldr	r0, [r7, #20]
 8003984:	f008 fef4 	bl	800c770 <free>
}
 8003988:	bf00      	nop
 800398a:	3720      	adds	r7, #32
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	6039      	str	r1, [r7, #0]
 800399a:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 800399c:	2310      	movs	r3, #16
 800399e:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 80039a0:	2300      	movs	r3, #0
 80039a2:	737b      	strb	r3, [r7, #13]
 80039a4:	e017      	b.n	80039d6 <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 80039a6:	89fb      	ldrh	r3, [r7, #14]
 80039a8:	09db      	lsrs	r3, r3, #7
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	7b7a      	ldrb	r2, [r7, #13]
 80039ae:	6839      	ldr	r1, [r7, #0]
 80039b0:	440a      	add	r2, r1
 80039b2:	7812      	ldrb	r2, [r2, #0]
 80039b4:	4053      	eors	r3, r2
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 80039bc:	89fb      	ldrh	r3, [r7, #14]
 80039be:	021b      	lsls	r3, r3, #8
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	897b      	ldrh	r3, [r7, #10]
 80039c4:	490a      	ldr	r1, [pc, #40]	@ (80039f0 <pec15_calc+0x60>)
 80039c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	4053      	eors	r3, r2
 80039ce:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 80039d0:	7b7b      	ldrb	r3, [r7, #13]
 80039d2:	3301      	adds	r3, #1
 80039d4:	737b      	strb	r3, [r7, #13]
 80039d6:	7b7a      	ldrb	r2, [r7, #13]
 80039d8:	79fb      	ldrb	r3, [r7, #7]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d3e3      	bcc.n	80039a6 <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80039de:	89fb      	ldrh	r3, [r7, #14]
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	b29b      	uxth	r3, r3
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3714      	adds	r7, #20
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	0800d768 	.word	0x0800d768

080039f4 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b0c4      	sub	sp, #272	@ 0x110
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4602      	mov	r2, r0
 80039fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003a00:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a04:	6019      	str	r1, [r3, #0]
 8003a06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003a0a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003a0e:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 8003a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a14:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003a24:	2300      	movs	r3, #0
 8003a26:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8003a2a:	e047      	b.n	8003abc <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 8003a2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003a30:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d104      	bne.n	8003a48 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 8003a3e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003a42:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8003a46:	e00b      	b.n	8003a60 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 8003a48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003a4c:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003a50:	781a      	ldrb	r2, [r3, #0]
 8003a52:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 8003a60:	2300      	movs	r3, #0
 8003a62:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8003a66:	e020      	b.n	8003aaa <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8003a68:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	019b      	lsls	r3, r3, #6
 8003a70:	4413      	add	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	461a      	mov	r2, r3
 8003a76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003a7a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	1899      	adds	r1, r3, r2
 8003a82:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8003a86:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003a8a:	5c89      	ldrb	r1, [r1, r2]
 8003a8c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003a90:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a94:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8003a96:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 8003aa0:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8003aaa:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8003aae:	2b05      	cmp	r3, #5
 8003ab0:	d9da      	bls.n	8003a68 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003ab2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8003abc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ac0:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003ac4:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d3ae      	bcc.n	8003a2c <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 8003ace:	f107 0208 	add.w	r2, r7, #8
 8003ad2:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8003ad6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003ada:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fecb 	bl	800387c <write_68>
}
 8003ae6:	bf00      	nop
 8003ae8:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	71fb      	strb	r3, [r7, #7]
 8003afa:	460b      	mov	r3, r1
 8003afc:	71bb      	strb	r3, [r7, #6]
 8003afe:	4613      	mov	r3, r2
 8003b00:	717b      	strb	r3, [r7, #5]
    uint8_t cmd[2];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	105b      	asrs	r3, r3, #1
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x02;
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	3302      	adds	r3, #2
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	733b      	strb	r3, [r7, #12]
    md_bits = (MD & 0x01) << 7;
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	01db      	lsls	r3, r3, #7
 8003b1a:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8003b1c:	79bb      	ldrb	r3, [r7, #6]
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	4413      	add	r3, r2
 8003b26:	b2da      	uxtb	r2, r3
 8003b28:	797b      	ldrb	r3, [r7, #5]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	3360      	adds	r3, #96	@ 0x60
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	737b      	strb	r3, [r7, #13]

    cmd_68(cmd);
 8003b34:	f107 030c 	add.w	r3, r7, #12
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fe77 	bl	800382c <cmd_68>
}
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	460a      	mov	r2, r1
 8003b50:	71fb      	strb	r3, [r7, #7]
 8003b52:	4613      	mov	r3, r2
 8003b54:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd[4];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	105b      	asrs	r3, r3, #1
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x04;
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
 8003b64:	3304      	adds	r3, #4
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	723b      	strb	r3, [r7, #8]
    md_bits = (MD & 0x01) << 7;
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	01db      	lsls	r3, r3, #7
 8003b6e:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + CHG;
 8003b70:	7bfa      	ldrb	r2, [r7, #15]
 8003b72:	79bb      	ldrb	r3, [r7, #6]
 8003b74:	4413      	add	r3, r2
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	3360      	adds	r3, #96	@ 0x60
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	727b      	strb	r3, [r7, #9]

    cmd_68(cmd);
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff fe52 	bl	800382c <cmd_68>
}
 8003b88:	bf00      	nop
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <LTC681x_rdcv>:
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 8003b90:	b5b0      	push	{r4, r5, r7, lr}
 8003b92:	b088      	sub	sp, #32
 8003b94:	af02      	add	r7, sp, #8
 8003b96:	4603      	mov	r3, r0
 8003b98:	603a      	str	r2, [r7, #0]
 8003b9a:	71fb      	strb	r3, [r7, #7]
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	75fb      	strb	r3, [r7, #23]
    uint8_t *cell_data;
    uint8_t c_ic = 0;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	75bb      	strb	r3, [r7, #22]
    uint8_t cell_reg;
    int current_ic;
    cell_data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 8003ba8:	79bb      	ldrb	r3, [r7, #6]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4618      	mov	r0, r3
 8003bae:	f008 fdd7 	bl	800c760 <malloc>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d14c      	bne.n	8003c56 <LTC681x_rdcv+0xc6>
    {
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	757b      	strb	r3, [r7, #21]
 8003bc0:	e042      	b.n	8003c48 <LTC681x_rdcv+0xb8>
        {
            LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 8003bc2:	79b9      	ldrb	r1, [r7, #6]
 8003bc4:	7d7b      	ldrb	r3, [r7, #21]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 f941 	bl	8003e50 <LTC681x_rdcv_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	e032      	b.n	8003c3a <LTC681x_rdcv+0xaa>
            {
                if (ic->isospi_reverse == false)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d102      	bne.n	8003be4 <LTC681x_rdcv+0x54>
                {
                    c_ic = current_ic;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	75bb      	strb	r3, [r7, #22]
 8003be2:	e006      	b.n	8003bf2 <LTC681x_rdcv+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	79ba      	ldrb	r2, [r7, #6]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	b2d8      	uxtb	r0, r3
                                                    &ic[c_ic].cells.c_codes[0],
 8003bf6:	7dba      	ldrb	r2, [r7, #22]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	019b      	lsls	r3, r3, #6
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	461a      	mov	r2, r3
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8003c06:	f103 041e 	add.w	r4, r3, #30
                                                    &ic[c_ic].cells.pec_match[0]);;
 8003c0a:	7dba      	ldrb	r2, [r7, #22]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	019b      	lsls	r3, r3, #6
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	461a      	mov	r2, r3
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8003c1a:	3342      	adds	r3, #66	@ 0x42
 8003c1c:	7d79      	ldrb	r1, [r7, #21]
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	4623      	mov	r3, r4
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	f000 f9bf 	bl	8003fa6 <parse_cells>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	7dfb      	ldrb	r3, [r7, #23]
 8003c2e:	4413      	add	r3, r2
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	3301      	adds	r3, #1
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	79bb      	ldrb	r3, [r7, #6]
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	dbc8      	blt.n	8003bd4 <LTC681x_rdcv+0x44>
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8003c42:	7d7b      	ldrb	r3, [r7, #21]
 8003c44:	3301      	adds	r3, #1
 8003c46:	757b      	strb	r3, [r7, #21]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003c4e:	7d7a      	ldrb	r2, [r7, #21]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d9b6      	bls.n	8003bc2 <LTC681x_rdcv+0x32>
 8003c54:	e044      	b.n	8003ce0 <LTC681x_rdcv+0x150>
        }
    }

    else
    {
        LTC681x_rdcv_reg(reg, total_ic, cell_data);
 8003c56:	79b9      	ldrb	r1, [r7, #6]
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f8f7 	bl	8003e50 <LTC681x_rdcv_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c62:	2300      	movs	r3, #0
 8003c64:	613b      	str	r3, [r7, #16]
 8003c66:	e037      	b.n	8003cd8 <LTC681x_rdcv+0x148>
        {
            if (ic->isospi_reverse == false)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d102      	bne.n	8003c78 <LTC681x_rdcv+0xe8>
            {
                c_ic = current_ic;
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	75bb      	strb	r3, [r7, #22]
 8003c76:	e006      	b.n	8003c86 <LTC681x_rdcv+0xf6>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	79ba      	ldrb	r2, [r7, #6]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = pec_error
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	b2d8      	uxtb	r0, r3
 8003c8a:	7dbb      	ldrb	r3, [r7, #22]
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	461a      	mov	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	189c      	adds	r4, r3, r2
                                  &ic[c_ic].cells.c_codes[0],
 8003c94:	7dba      	ldrb	r2, [r7, #22]
 8003c96:	4613      	mov	r3, r2
 8003c98:	019b      	lsls	r3, r3, #6
 8003c9a:	4413      	add	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003ca4:	f103 051e 	add.w	r5, r3, #30
                                  &ic[c_ic].cells.pec_match[0]);;
 8003ca8:	7dba      	ldrb	r2, [r7, #22]
 8003caa:	4613      	mov	r3, r2
 8003cac:	019b      	lsls	r3, r3, #6
 8003cae:	4413      	add	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8003cb8:	3342      	adds	r3, #66	@ 0x42
 8003cba:	79f9      	ldrb	r1, [r7, #7]
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	462b      	mov	r3, r5
 8003cc0:	4622      	mov	r2, r4
 8003cc2:	f000 f970 	bl	8003fa6 <parse_cells>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	7dfb      	ldrb	r3, [r7, #23]
 8003ccc:	4413      	add	r3, r2
 8003cce:	b2db      	uxtb	r3, r3
            pec_error = pec_error
 8003cd0:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	613b      	str	r3, [r7, #16]
 8003cd8:	79bb      	ldrb	r3, [r7, #6]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	dbc3      	blt.n	8003c68 <LTC681x_rdcv+0xd8>
        }
    }
    LTC681x_check_pec(total_ic, CELL, ic);
 8003ce0:	79bb      	ldrb	r3, [r7, #6]
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fa1e 	bl	8004128 <LTC681x_check_pec>
    free(cell_data);
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f008 fd3f 	bl	800c770 <free>

    return (pec_error);
 8003cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bdb0      	pop	{r4, r5, r7, pc}

08003cfc <LTC681x_rdaux>:
 */
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 8003cfc:	b590      	push	{r4, r7, lr}
 8003cfe:	b089      	sub	sp, #36	@ 0x24
 8003d00:	af02      	add	r7, sp, #8
 8003d02:	4603      	mov	r3, r0
 8003d04:	603a      	str	r2, [r7, #0]
 8003d06:	71fb      	strb	r3, [r7, #7]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	71bb      	strb	r3, [r7, #6]
    uint8_t *data;
    int8_t pec_error = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	75fb      	strb	r3, [r7, #23]
    uint8_t c_ic = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	75bb      	strb	r3, [r7, #22]
    uint8_t gpio_reg;
    int current_ic;
    data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 8003d14:	79bb      	ldrb	r3, [r7, #6]
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f008 fd21 	bl	800c760 <malloc>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d148      	bne.n	8003dba <LTC681x_rdaux+0xbe>
    {
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003d28:	2301      	movs	r3, #1
 8003d2a:	757b      	strb	r3, [r7, #21]
 8003d2c:	e03e      	b.n	8003dac <LTC681x_rdaux+0xb0>
        {
            LTC681x_rdaux_reg(gpio_reg, total_ic, data); //Reads the raw auxiliary register data into the data[] array
 8003d2e:	79b9      	ldrb	r1, [r7, #6]
 8003d30:	7d7b      	ldrb	r3, [r7, #21]
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 f8e6 	bl	8003f06 <LTC681x_rdaux_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	613b      	str	r3, [r7, #16]
 8003d3e:	e02e      	b.n	8003d9e <LTC681x_rdaux+0xa2>
            {
                if (ic->isospi_reverse == false)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d102      	bne.n	8003d50 <LTC681x_rdaux+0x54>
                {
                    c_ic = current_ic;
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	75bb      	strb	r3, [r7, #22]
 8003d4e:	e006      	b.n	8003d5e <LTC681x_rdaux+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	79ba      	ldrb	r2, [r7, #6]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	b2d8      	uxtb	r0, r3
                                        &ic[c_ic].aux.a_codes[0],
 8003d62:	7dba      	ldrb	r2, [r7, #22]
 8003d64:	4613      	mov	r3, r2
 8003d66:	019b      	lsls	r3, r3, #6
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003d72:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                        &ic[c_ic].aux.pec_match[0]);
 8003d76:	7dba      	ldrb	r2, [r7, #22]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	019b      	lsls	r3, r3, #6
 8003d7c:	4413      	add	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	461a      	mov	r2, r3
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003d86:	3360      	adds	r3, #96	@ 0x60
 8003d88:	7d79      	ldrb	r1, [r7, #21]
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	4623      	mov	r3, r4
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	f000 f909 	bl	8003fa6 <parse_cells>
 8003d94:	4603      	mov	r3, r0
 8003d96:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	79bb      	ldrb	r3, [r7, #6]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	dbcc      	blt.n	8003d40 <LTC681x_rdaux+0x44>
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003da6:	7d7b      	ldrb	r3, [r7, #21]
 8003da8:	3301      	adds	r3, #1
 8003daa:	757b      	strb	r3, [r7, #21]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003db2:	7d7a      	ldrb	r2, [r7, #21]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d9ba      	bls.n	8003d2e <LTC681x_rdaux+0x32>
 8003db8:	e03b      	b.n	8003e32 <LTC681x_rdaux+0x136>
            }
        }
    }
    else
    {
        LTC681x_rdaux_reg(reg, total_ic, data);
 8003dba:	79b9      	ldrb	r1, [r7, #6]
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f000 f8a0 	bl	8003f06 <LTC681x_rdaux_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	e02e      	b.n	8003e2a <LTC681x_rdaux+0x12e>
        {
            if (ic->isospi_reverse == false)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <LTC681x_rdaux+0xe0>
            {
                c_ic = current_ic;
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	75bb      	strb	r3, [r7, #22]
 8003dda:	e006      	b.n	8003dea <LTC681x_rdaux+0xee>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	79ba      	ldrb	r2, [r7, #6]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	3b01      	subs	r3, #1
 8003de8:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = parse_cells(current_ic, reg, data,
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	b2d8      	uxtb	r0, r3
                                    &ic[c_ic].aux.a_codes[0],
 8003dee:	7dba      	ldrb	r2, [r7, #22]
 8003df0:	4613      	mov	r3, r2
 8003df2:	019b      	lsls	r3, r3, #6
 8003df4:	4413      	add	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	461a      	mov	r2, r3
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 8003dfe:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                    &ic[c_ic].aux.pec_match[0]);
 8003e02:	7dba      	ldrb	r2, [r7, #22]
 8003e04:	4613      	mov	r3, r2
 8003e06:	019b      	lsls	r3, r3, #6
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 8003e12:	3360      	adds	r3, #96	@ 0x60
 8003e14:	79f9      	ldrb	r1, [r7, #7]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	4623      	mov	r3, r4
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	f000 f8c3 	bl	8003fa6 <parse_cells>
 8003e20:	4603      	mov	r3, r0
 8003e22:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	3301      	adds	r3, #1
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	79bb      	ldrb	r3, [r7, #6]
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	dbcc      	blt.n	8003dcc <LTC681x_rdaux+0xd0>
        }
    }
    LTC681x_check_pec(total_ic, AUX, ic);
 8003e32:	79bb      	ldrb	r3, [r7, #6]
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	2102      	movs	r1, #2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 f975 	bl	8004128 <LTC681x_check_pec>
    free(data);
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f008 fc96 	bl	800c770 <free>

    return (pec_error);
 8003e44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	371c      	adds	r7, #28
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd90      	pop	{r4, r7, pc}

08003e50 <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
        uint8_t total_ic, //the number of ICs in the
        uint8_t *data //An array of the unparsed cell codes
        )
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	4603      	mov	r3, r0
 8003e58:	603a      	str	r2, [r7, #0]
 8003e5a:	71fb      	strb	r3, [r7, #7]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8003e60:	2308      	movs	r3, #8
 8003e62:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //1: RDCVA
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d104      	bne.n	8003e74 <LTC681x_rdcv_reg+0x24>
    {
        cmd[1] = 0x04;
 8003e6a:	2304      	movs	r3, #4
 8003e6c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	723b      	strb	r3, [r7, #8]
 8003e72:	e026      	b.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 2) //2: RDCVB
 8003e74:	79fb      	ldrb	r3, [r7, #7]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d104      	bne.n	8003e84 <LTC681x_rdcv_reg+0x34>
    {
        cmd[1] = 0x06;
 8003e7a:	2306      	movs	r3, #6
 8003e7c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	723b      	strb	r3, [r7, #8]
 8003e82:	e01e      	b.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 3) //3: RDCVC
 8003e84:	79fb      	ldrb	r3, [r7, #7]
 8003e86:	2b03      	cmp	r3, #3
 8003e88:	d104      	bne.n	8003e94 <LTC681x_rdcv_reg+0x44>
    {
        cmd[1] = 0x08;
 8003e8a:	2308      	movs	r3, #8
 8003e8c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	723b      	strb	r3, [r7, #8]
 8003e92:	e016      	b.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 4) //4: RDCVD
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d104      	bne.n	8003ea4 <LTC681x_rdcv_reg+0x54>
    {
        cmd[1] = 0x0A;
 8003e9a:	230a      	movs	r3, #10
 8003e9c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	723b      	strb	r3, [r7, #8]
 8003ea2:	e00e      	b.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 5) //4: RDCVE
 8003ea4:	79fb      	ldrb	r3, [r7, #7]
 8003ea6:	2b05      	cmp	r3, #5
 8003ea8:	d104      	bne.n	8003eb4 <LTC681x_rdcv_reg+0x64>
    {
        cmd[1] = 0x09;
 8003eaa:	2309      	movs	r3, #9
 8003eac:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	723b      	strb	r3, [r7, #8]
 8003eb2:	e006      	b.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 6) //4: RDCVF
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	2b06      	cmp	r3, #6
 8003eb8:	d103      	bne.n	8003ec2 <LTC681x_rdcv_reg+0x72>
    {
        cmd[1] = 0x0B;
 8003eba:	230b      	movs	r3, #11
 8003ebc:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8003ec2:	f107 0308 	add.w	r3, r7, #8
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	2002      	movs	r0, #2
 8003eca:	f7ff fd61 	bl	8003990 <pec15_calc>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003ed2:	89bb      	ldrh	r3, [r7, #12]
 8003ed4:	0a1b      	lsrs	r3, r3, #8
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8003edc:	89bb      	ldrh	r3, [r7, #12]
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003ee2:	f001 fc33 	bl	800574c <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
 8003ee8:	79ba      	ldrb	r2, [r7, #6]
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	f107 0008 	add.w	r0, r7, #8
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	2104      	movs	r1, #4
 8003ef6:	f001 fc91 	bl	800581c <spi_write_read>
    cs_high();
 8003efa:	f001 fc3b 	bl	8005774 <cs_high>
}
 8003efe:	bf00      	nop
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <LTC681x_rdaux_reg>:
 */
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
        uint8_t total_ic, //The number of ICs in the system
        uint8_t *data //Array of the unparsed auxiliary codes
        )
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	603a      	str	r2, [r7, #0]
 8003f10:	71fb      	strb	r3, [r7, #7]
 8003f12:	460b      	mov	r3, r1
 8003f14:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 8003f16:	2308      	movs	r3, #8
 8003f18:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //Read back auxiliary group A
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d104      	bne.n	8003f2a <LTC681x_rdaux_reg+0x24>
    {
        cmd[1] = 0x0C;
 8003f20:	230c      	movs	r3, #12
 8003f22:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003f24:	2300      	movs	r3, #0
 8003f26:	723b      	strb	r3, [r7, #8]
 8003f28:	e01b      	b.n	8003f62 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 2)  //Read back auxiliary group B
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d104      	bne.n	8003f3a <LTC681x_rdaux_reg+0x34>
    {
        cmd[1] = 0x0E;
 8003f30:	230e      	movs	r3, #14
 8003f32:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003f34:	2300      	movs	r3, #0
 8003f36:	723b      	strb	r3, [r7, #8]
 8003f38:	e013      	b.n	8003f62 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 3)  //Read back auxiliary group C
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	2b03      	cmp	r3, #3
 8003f3e:	d104      	bne.n	8003f4a <LTC681x_rdaux_reg+0x44>
    {
        cmd[1] = 0x0D;
 8003f40:	230d      	movs	r3, #13
 8003f42:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003f44:	2300      	movs	r3, #0
 8003f46:	723b      	strb	r3, [r7, #8]
 8003f48:	e00b      	b.n	8003f62 <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 4)  //Read back auxiliary group D
 8003f4a:	79fb      	ldrb	r3, [r7, #7]
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d104      	bne.n	8003f5a <LTC681x_rdaux_reg+0x54>
    {
        cmd[1] = 0x0F;
 8003f50:	230f      	movs	r3, #15
 8003f52:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003f54:	2300      	movs	r3, #0
 8003f56:	723b      	strb	r3, [r7, #8]
 8003f58:	e003      	b.n	8003f62 <LTC681x_rdaux_reg+0x5c>
    }
    else          //Read back auxiliary group A
    {
        cmd[1] = 0x0C;
 8003f5a:	230c      	movs	r3, #12
 8003f5c:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8003f62:	f107 0308 	add.w	r3, r7, #8
 8003f66:	4619      	mov	r1, r3
 8003f68:	2002      	movs	r0, #2
 8003f6a:	f7ff fd11 	bl	8003990 <pec15_calc>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003f72:	89bb      	ldrh	r3, [r7, #12]
 8003f74:	0a1b      	lsrs	r3, r3, #8
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8003f7c:	89bb      	ldrh	r3, [r7, #12]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003f82:	f001 fbe3 	bl	800574c <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
 8003f88:	79ba      	ldrb	r2, [r7, #6]
 8003f8a:	fb02 f303 	mul.w	r3, r2, r3
 8003f8e:	f107 0008 	add.w	r0, r7, #8
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	2104      	movs	r1, #4
 8003f96:	f001 fc41 	bl	800581c <spi_write_read>
    cs_high();
 8003f9a:	f001 fbeb 	bl	8005774 <cs_high>
}
 8003f9e:	bf00      	nop
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <parse_cells>:
        uint8_t cell_reg,  // Type of register
        uint8_t cell_data[], // Unparsed data
        uint16_t *cell_codes, // Parsed data
        uint8_t *ic_pec // PEC error
        )
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b088      	sub	sp, #32
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	60ba      	str	r2, [r7, #8]
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	73fb      	strb	r3, [r7, #15]
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	73bb      	strb	r3, [r7, #14]
    const uint8_t BYT_IN_REG = 6;
 8003fb8:	2306      	movs	r3, #6
 8003fba:	773b      	strb	r3, [r7, #28]
    const uint8_t CELL_IN_REG = 3;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	76fb      	strb	r3, [r7, #27]
    int8_t pec_error = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	77fb      	strb	r3, [r7, #31]
    uint16_t parsed_cell;
    uint16_t received_pec;
    uint16_t data_pec;
    uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	77bb      	strb	r3, [r7, #30]
    uint8_t current_cell;

    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003fca:	2300      	movs	r3, #0
 8003fcc:	777b      	strb	r3, [r7, #29]
 8003fce:	e01f      	b.n	8004010 <parse_cells+0x6a>
    {                      // loops once for each of the 3 codes in the register

        parsed_cell = cell_data[data_counter]
 8003fd0:	7fbb      	ldrb	r3, [r7, #30]
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	4619      	mov	r1, r3
                + (cell_data[data_counter + 1] << 8); //Each code is received as two bytes and is combined to
 8003fda:	7fbb      	ldrb	r3, [r7, #30]
 8003fdc:	3301      	adds	r3, #1
 8003fde:	68ba      	ldr	r2, [r7, #8]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	b29b      	uxth	r3, r3
        parsed_cell = cell_data[data_counter]
 8003fe8:	440b      	add	r3, r1
 8003fea:	82bb      	strh	r3, [r7, #20]
                                                      // create the parsed code
        cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8003fec:	7f7a      	ldrb	r2, [r7, #29]
 8003fee:	7bbb      	ldrb	r3, [r7, #14]
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	7ef9      	ldrb	r1, [r7, #27]
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	4413      	add	r3, r2
 8004000:	8aba      	ldrh	r2, [r7, #20]
 8004002:	801a      	strh	r2, [r3, #0]

        data_counter = data_counter + 2; //Because the codes are two bytes, the data counter
 8004004:	7fbb      	ldrb	r3, [r7, #30]
 8004006:	3302      	adds	r3, #2
 8004008:	77bb      	strb	r3, [r7, #30]
    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800400a:	7f7b      	ldrb	r3, [r7, #29]
 800400c:	3301      	adds	r3, #1
 800400e:	777b      	strb	r3, [r7, #29]
 8004010:	7f7a      	ldrb	r2, [r7, #29]
 8004012:	7efb      	ldrb	r3, [r7, #27]
 8004014:	429a      	cmp	r2, r3
 8004016:	d3db      	bcc.n	8003fd0 <parse_cells+0x2a>
                                         //must increment by two for each parsed code
    }

    received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8004018:	7fbb      	ldrb	r3, [r7, #30]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	4413      	add	r3, r2
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	021b      	lsls	r3, r3, #8
 8004022:	b21a      	sxth	r2, r3
 8004024:	7fbb      	ldrb	r3, [r7, #30]
 8004026:	3301      	adds	r3, #1
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	440b      	add	r3, r1
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	b21b      	sxth	r3, r3
 8004030:	4313      	orrs	r3, r2
 8004032:	b21b      	sxth	r3, r3
 8004034:	833b      	strh	r3, [r7, #24]
                                                                                 //after the 6 cell voltage data bytes
    data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8004036:	7bfb      	ldrb	r3, [r7, #15]
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	461a      	mov	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	441a      	add	r2, r3
 8004040:	7f3b      	ldrb	r3, [r7, #28]
 8004042:	4611      	mov	r1, r2
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff fca3 	bl	8003990 <pec15_calc>
 800404a:	4603      	mov	r3, r0
 800404c:	82fb      	strh	r3, [r7, #22]

    if (received_pec != data_pec)
 800404e:	8b3a      	ldrh	r2, [r7, #24]
 8004050:	8afb      	ldrh	r3, [r7, #22]
 8004052:	429a      	cmp	r2, r3
 8004054:	d008      	beq.n	8004068 <parse_cells+0xc2>
    {
        pec_error = 1; //The pec_error variable is simply set negative if any PEC errors
 8004056:	2301      	movs	r3, #1
 8004058:	77fb      	strb	r3, [r7, #31]
        ic_pec[cell_reg - 1] = 1;
 800405a:	7bbb      	ldrb	r3, [r7, #14]
 800405c:	3b01      	subs	r3, #1
 800405e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004060:	4413      	add	r3, r2
 8004062:	2201      	movs	r2, #1
 8004064:	701a      	strb	r2, [r3, #0]
 8004066:	e005      	b.n	8004074 <parse_cells+0xce>
    }
    else
    {
        ic_pec[cell_reg - 1] = 0;
 8004068:	7bbb      	ldrb	r3, [r7, #14]
 800406a:	3b01      	subs	r3, #1
 800406c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800406e:	4413      	add	r3, r2
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
    }
    data_counter = data_counter + 2;
 8004074:	7fbb      	ldrb	r3, [r7, #30]
 8004076:	3302      	adds	r3, #2
 8004078:	77bb      	strb	r3, [r7, #30]

    return (pec_error);
 800407a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3720      	adds	r7, #32
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <LTC681x_pollAdc>:
    return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
    uint32_t counter = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	60fb      	str	r3, [r7, #12]
    uint8_t finished = 0;
 8004092:	2300      	movs	r3, #0
 8004094:	72fb      	strb	r3, [r7, #11]
    uint8_t current_time = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = 0x07;
 800409a:	2307      	movs	r3, #7
 800409c:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x14;
 800409e:	2314      	movs	r3, #20
 80040a0:	717b      	strb	r3, [r7, #5]
    cmd_pec = pec15_calc(2, cmd);
 80040a2:	1d3b      	adds	r3, r7, #4
 80040a4:	4619      	mov	r1, r3
 80040a6:	2002      	movs	r0, #2
 80040a8:	f7ff fc72 	bl	8003990 <pec15_calc>
 80040ac:	4603      	mov	r3, r0
 80040ae:	813b      	strh	r3, [r7, #8]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80040b0:	893b      	ldrh	r3, [r7, #8]
 80040b2:	0a1b      	lsrs	r3, r3, #8
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	71bb      	strb	r3, [r7, #6]
    cmd[3] = (uint8_t) (cmd_pec);
 80040ba:	893b      	ldrh	r3, [r7, #8]
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	71fb      	strb	r3, [r7, #7]

    cs_low();
 80040c0:	f001 fb44 	bl	800574c <cs_low>
    spi_write_array(4, cmd);
 80040c4:	1d3b      	adds	r3, r7, #4
 80040c6:	4619      	mov	r1, r3
 80040c8:	2004      	movs	r0, #4
 80040ca:	f001 fb83 	bl	80057d4 <spi_write_array>
    while ((counter < 400000) && (finished == 0))
 80040ce:	e00d      	b.n	80040ec <LTC681x_pollAdc+0x64>
    {
        current_time = spi_read_byte(0xFF);
 80040d0:	20ff      	movs	r0, #255	@ 0xff
 80040d2:	f001 fbdf 	bl	8005894 <spi_read_byte>
 80040d6:	4603      	mov	r3, r0
 80040d8:	72bb      	strb	r3, [r7, #10]
        if (current_time > 0)
 80040da:	7abb      	ldrb	r3, [r7, #10]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <LTC681x_pollAdc+0x5e>
        {
            finished = 1;
 80040e0:	2301      	movs	r3, #1
 80040e2:	72fb      	strb	r3, [r7, #11]
 80040e4:	e002      	b.n	80040ec <LTC681x_pollAdc+0x64>

        }
        else
        {
            counter = counter + 10;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	330a      	adds	r3, #10
 80040ea:	60fb      	str	r3, [r7, #12]
    while ((counter < 400000) && (finished == 0))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4a06      	ldr	r2, [pc, #24]	@ (8004108 <LTC681x_pollAdc+0x80>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d802      	bhi.n	80040fa <LTC681x_pollAdc+0x72>
 80040f4:	7afb      	ldrb	r3, [r7, #11]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0ea      	beq.n	80040d0 <LTC681x_pollAdc+0x48>
        }
    }
    cs_high();
 80040fa:	f001 fb3b 	bl	8005774 <cs_high>

    return ((uint32_t)current_time);
 80040fe:	7abb      	ldrb	r3, [r7, #10]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	00061a7f 	.word	0x00061a7f

0800410c <LTC681x_clraux>:
 The command clears the Auxiliary registers and initializes
 all values to 1. The register will read back hexadecimal 0xFF
 after the command is sent.
 */
void LTC681x_clraux()
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
    uint8_t cmd[2] = { 0x07, 0x12 };
 8004112:	f241 2307 	movw	r3, #4615	@ 0x1207
 8004116:	80bb      	strh	r3, [r7, #4]
    cmd_68(cmd);
 8004118:	1d3b      	adds	r3, r7, #4
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fb86 	bl	800382c <cmd_68>
}
 8004120:	bf00      	nop
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
        uint8_t reg, //Type of Register
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	4603      	mov	r3, r0
 8004130:	603a      	str	r2, [r7, #0]
 8004132:	71fb      	strb	r3, [r7, #7]
 8004134:	460b      	mov	r3, r1
 8004136:	71bb      	strb	r3, [r7, #6]
    int current_ic;
    int i;
    switch (reg)
 8004138:	79bb      	ldrb	r3, [r7, #6]
 800413a:	2b04      	cmp	r3, #4
 800413c:	f200 81d3 	bhi.w	80044e6 <LTC681x_check_pec+0x3be>
 8004140:	a201      	add	r2, pc, #4	@ (adr r2, 8004148 <LTC681x_check_pec+0x20>)
 8004142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004146:	bf00      	nop
 8004148:	0800415d 	.word	0x0800415d
 800414c:	08004289 	.word	0x08004289
 8004150:	08004353 	.word	0x08004353
 8004154:	0800441d 	.word	0x0800441d
 8004158:	080041f3 	.word	0x080041f3
    {
    case CFGR:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
 8004160:	e042      	b.n	80041e8 <LTC681x_check_pec+0xc0>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4613      	mov	r3, r2
 8004166:	019b      	lsls	r3, r3, #6
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	461a      	mov	r2, r3
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	4413      	add	r3, r2
 8004172:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].config.rx_pec_match;
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4613      	mov	r3, r2
 800417a:	019b      	lsls	r3, r3, #6
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	461a      	mov	r2, r3
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	4413      	add	r3, r2
 8004186:	7b9b      	ldrb	r3, [r3, #14]
 8004188:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	4613      	mov	r3, r2
 800418e:	019b      	lsls	r3, r3, #6
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	461a      	mov	r2, r3
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 800419a:	180a      	adds	r2, r1, r0
 800419c:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 800419e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	4613      	mov	r3, r2
 80041a6:	019b      	lsls	r3, r3, #6
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	461a      	mov	r2, r3
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	4413      	add	r3, r2
 80041b2:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].config.rx_pec_match;
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4613      	mov	r3, r2
 80041ba:	019b      	lsls	r3, r3, #6
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	461a      	mov	r2, r3
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	4413      	add	r3, r2
 80041c6:	7b9b      	ldrb	r3, [r3, #14]
 80041c8:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	4613      	mov	r3, r2
 80041ce:	019b      	lsls	r3, r3, #6
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	461a      	mov	r2, r3
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 80041da:	180a      	adds	r2, r1, r0
 80041dc:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 80041de:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	3301      	adds	r3, #1
 80041e6:	60fb      	str	r3, [r7, #12]
 80041e8:	79fb      	ldrb	r3, [r7, #7]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	dbb8      	blt.n	8004162 <LTC681x_check_pec+0x3a>
        }
        break;
 80041f0:	e17a      	b.n	80044e8 <LTC681x_check_pec+0x3c0>

    case CFGRB:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	e042      	b.n	800427e <LTC681x_check_pec+0x156>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	4613      	mov	r3, r2
 80041fc:	019b      	lsls	r3, r3, #6
 80041fe:	4413      	add	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	461a      	mov	r2, r3
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	4413      	add	r3, r2
 8004208:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].configb.rx_pec_match;
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4613      	mov	r3, r2
 8004210:	019b      	lsls	r3, r3, #6
 8004212:	4413      	add	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	461a      	mov	r2, r3
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	4413      	add	r3, r2
 800421c:	7f5b      	ldrb	r3, [r3, #29]
 800421e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4613      	mov	r3, r2
 8004224:	019b      	lsls	r3, r3, #6
 8004226:	4413      	add	r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	461a      	mov	r2, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004230:	180a      	adds	r2, r1, r0
 8004232:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8004234:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	4613      	mov	r3, r2
 800423c:	019b      	lsls	r3, r3, #6
 800423e:	4413      	add	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	461a      	mov	r2, r3
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	4413      	add	r3, r2
 8004248:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].configb.rx_pec_match;
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	4613      	mov	r3, r2
 8004250:	019b      	lsls	r3, r3, #6
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	461a      	mov	r2, r3
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	4413      	add	r3, r2
 800425c:	7f5b      	ldrb	r3, [r3, #29]
 800425e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4613      	mov	r3, r2
 8004264:	019b      	lsls	r3, r3, #6
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	461a      	mov	r2, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004270:	180a      	adds	r2, r1, r0
 8004272:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8004274:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	429a      	cmp	r2, r3
 8004284:	dbb8      	blt.n	80041f8 <LTC681x_check_pec+0xd0>
        }
        break;
 8004286:	e12f      	b.n	80044e8 <LTC681x_check_pec+0x3c0>
    case CELL:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004288:	2300      	movs	r3, #0
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	e05c      	b.n	8004348 <LTC681x_check_pec+0x220>
        {
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	e04f      	b.n	8004334 <LTC681x_check_pec+0x20c>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	4613      	mov	r3, r2
 8004298:	019b      	lsls	r3, r3, #6
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	461a      	mov	r2, r3
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	4413      	add	r3, r2
 80042a4:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].cells.pec_match[i];
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	4613      	mov	r3, r2
 80042ac:	019b      	lsls	r3, r3, #6
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	461a      	mov	r2, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	441a      	add	r2, r3
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	4413      	add	r3, r2
 80042bc:	3342      	adds	r3, #66	@ 0x42
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	4613      	mov	r3, r2
 80042c6:	019b      	lsls	r3, r3, #6
 80042c8:	4413      	add	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	461a      	mov	r2, r3
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	4413      	add	r3, r2
                                + ic[current_ic].cells.pec_match[i];
 80042d2:	180a      	adds	r2, r1, r0
 80042d4:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 80042d6:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.cell_pec[i] =
                        ic[current_ic].crc_count.cell_pec[i]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4613      	mov	r3, r2
 80042de:	019b      	lsls	r3, r3, #6
 80042e0:	4413      	add	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	461a      	mov	r2, r3
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	441a      	add	r2, r3
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	3360      	adds	r3, #96	@ 0x60
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	4413      	add	r3, r2
 80042f2:	8959      	ldrh	r1, [r3, #10]
                                + ic[current_ic].cells.pec_match[i];
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	4613      	mov	r3, r2
 80042f8:	019b      	lsls	r3, r3, #6
 80042fa:	4413      	add	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	461a      	mov	r2, r3
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	441a      	add	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	4413      	add	r3, r2
 8004308:	3342      	adds	r3, #66	@ 0x42
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
                ic[current_ic].crc_count.cell_pec[i] =
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	4613      	mov	r3, r2
 8004312:	019b      	lsls	r3, r3, #6
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	461a      	mov	r2, r3
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	441a      	add	r2, r3
                                + ic[current_ic].cells.pec_match[i];
 800431e:	180b      	adds	r3, r1, r0
 8004320:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	3360      	adds	r3, #96	@ 0x60
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	4413      	add	r3, r2
 800432a:	460a      	mov	r2, r1
 800432c:	815a      	strh	r2, [r3, #10]
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	3301      	adds	r3, #1
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 800433a:	461a      	mov	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4293      	cmp	r3, r2
 8004340:	dba8      	blt.n	8004294 <LTC681x_check_pec+0x16c>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3301      	adds	r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	79fb      	ldrb	r3, [r7, #7]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	db9e      	blt.n	800428e <LTC681x_check_pec+0x166>
            }
        }
        break;
 8004350:	e0ca      	b.n	80044e8 <LTC681x_check_pec+0x3c0>
    case AUX:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004352:	2300      	movs	r3, #0
 8004354:	60fb      	str	r3, [r7, #12]
 8004356:	e05c      	b.n	8004412 <LTC681x_check_pec+0x2ea>
        {
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8004358:	2300      	movs	r3, #0
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	e04f      	b.n	80043fe <LTC681x_check_pec+0x2d6>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4613      	mov	r3, r2
 8004362:	019b      	lsls	r3, r3, #6
 8004364:	4413      	add	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	461a      	mov	r2, r3
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	4413      	add	r3, r2
 800436e:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + (ic[current_ic].aux.pec_match[i]);
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4613      	mov	r3, r2
 8004376:	019b      	lsls	r3, r3, #6
 8004378:	4413      	add	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	461a      	mov	r2, r3
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	441a      	add	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4413      	add	r3, r2
 8004386:	3360      	adds	r3, #96	@ 0x60
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	4613      	mov	r3, r2
 8004390:	019b      	lsls	r3, r3, #6
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	461a      	mov	r2, r3
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	4413      	add	r3, r2
                                + (ic[current_ic].aux.pec_match[i]);
 800439c:	180a      	adds	r2, r1, r0
 800439e:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 80043a0:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.aux_pec[i] =
                        ic[current_ic].crc_count.aux_pec[i]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	4613      	mov	r3, r2
 80043a8:	019b      	lsls	r3, r3, #6
 80043aa:	4413      	add	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	461a      	mov	r2, r3
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	441a      	add	r2, r3
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	3368      	adds	r3, #104	@ 0x68
 80043b8:	005b      	lsls	r3, r3, #1
 80043ba:	4413      	add	r3, r2
 80043bc:	88d9      	ldrh	r1, [r3, #6]
                                + (ic[current_ic].aux.pec_match[i]);
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4613      	mov	r3, r2
 80043c2:	019b      	lsls	r3, r3, #6
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	461a      	mov	r2, r3
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	441a      	add	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	4413      	add	r3, r2
 80043d2:	3360      	adds	r3, #96	@ 0x60
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
                ic[current_ic].crc_count.aux_pec[i] =
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4613      	mov	r3, r2
 80043dc:	019b      	lsls	r3, r3, #6
 80043de:	4413      	add	r3, r2
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	461a      	mov	r2, r3
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	441a      	add	r2, r3
                                + (ic[current_ic].aux.pec_match[i]);
 80043e8:	180b      	adds	r3, r1, r0
 80043ea:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.aux_pec[i] =
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	3368      	adds	r3, #104	@ 0x68
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	4413      	add	r3, r2
 80043f4:	460a      	mov	r2, r1
 80043f6:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	3301      	adds	r3, #1
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8004404:	461a      	mov	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	4293      	cmp	r3, r2
 800440a:	dba8      	blt.n	800435e <LTC681x_check_pec+0x236>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	3301      	adds	r3, #1
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	429a      	cmp	r2, r3
 8004418:	db9e      	blt.n	8004358 <LTC681x_check_pec+0x230>
            }
        }

        break;
 800441a:	e065      	b.n	80044e8 <LTC681x_check_pec+0x3c0>
    case STAT:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800441c:	2300      	movs	r3, #0
 800441e:	60fb      	str	r3, [r7, #12]
 8004420:	e05c      	b.n	80044dc <LTC681x_check_pec+0x3b4>
        {

            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	e04f      	b.n	80044c8 <LTC681x_check_pec+0x3a0>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4613      	mov	r3, r2
 800442c:	019b      	lsls	r3, r3, #6
 800442e:	4413      	add	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	461a      	mov	r2, r3
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	4413      	add	r3, r2
 8004438:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].stat.pec_match[i];
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	4613      	mov	r3, r2
 8004440:	019b      	lsls	r3, r3, #6
 8004442:	4413      	add	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	461a      	mov	r2, r3
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	441a      	add	r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	4413      	add	r3, r2
 8004450:	3371      	adds	r3, #113	@ 0x71
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	4613      	mov	r3, r2
 800445a:	019b      	lsls	r3, r3, #6
 800445c:	4413      	add	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	461a      	mov	r2, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	4413      	add	r3, r2
                                + ic[current_ic].stat.pec_match[i];
 8004466:	180a      	adds	r2, r1, r0
 8004468:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 800446a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.stat_pec[i] =
                        ic[current_ic].crc_count.stat_pec[i]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	4613      	mov	r3, r2
 8004472:	019b      	lsls	r3, r3, #6
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	461a      	mov	r2, r3
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	441a      	add	r2, r3
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	336c      	adds	r3, #108	@ 0x6c
 8004482:	005b      	lsls	r3, r3, #1
 8004484:	4413      	add	r3, r2
 8004486:	88d9      	ldrh	r1, [r3, #6]
                                + ic[current_ic].stat.pec_match[i];
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4613      	mov	r3, r2
 800448c:	019b      	lsls	r3, r3, #6
 800448e:	4413      	add	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	461a      	mov	r2, r3
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	441a      	add	r2, r3
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4413      	add	r3, r2
 800449c:	3371      	adds	r3, #113	@ 0x71
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4613      	mov	r3, r2
 80044a6:	019b      	lsls	r3, r3, #6
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	461a      	mov	r2, r3
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	441a      	add	r2, r3
                                + ic[current_ic].stat.pec_match[i];
 80044b2:	180b      	adds	r3, r1, r0
 80044b4:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	336c      	adds	r3, #108	@ 0x6c
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	4413      	add	r3, r2
 80044be:	460a      	mov	r2, r1
 80044c0:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	3301      	adds	r3, #1
 80044c6:	60bb      	str	r3, [r7, #8]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 80044ce:	3b01      	subs	r3, #1
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	dba8      	blt.n	8004428 <LTC681x_check_pec+0x300>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	3301      	adds	r3, #1
 80044da:	60fb      	str	r3, [r7, #12]
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	db9e      	blt.n	8004422 <LTC681x_check_pec+0x2fa>
            }
        }
        break;
 80044e4:	e000      	b.n	80044e8 <LTC681x_check_pec+0x3c0>
    default:
        break;
 80044e6:	bf00      	nop
    }
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	4603      	mov	r3, r0
 80044fc:	6039      	str	r1, [r7, #0]
 80044fe:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004500:	2300      	movs	r3, #0
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	e05d      	b.n	80045c2 <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	4613      	mov	r3, r2
 800450a:	019b      	lsls	r3, r3, #6
 800450c:	4413      	add	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	461a      	mov	r2, r3
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	4413      	add	r3, r2
 8004516:	2200      	movs	r2, #0
 8004518:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	4613      	mov	r3, r2
 8004520:	019b      	lsls	r3, r3, #6
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	461a      	mov	r2, r3
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	4413      	add	r3, r2
 800452c:	2200      	movs	r2, #0
 800452e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8004532:	2300      	movs	r3, #0
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	e010      	b.n	800455a <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	4613      	mov	r3, r2
 800453c:	019b      	lsls	r3, r3, #6
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	461a      	mov	r2, r3
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	441a      	add	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3360      	adds	r3, #96	@ 0x60
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	4413      	add	r3, r2
 8004550:	2200      	movs	r2, #0
 8004552:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	3301      	adds	r3, #1
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b05      	cmp	r3, #5
 800455e:	ddeb      	ble.n	8004538 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8004560:	2300      	movs	r3, #0
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	e010      	b.n	8004588 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	4613      	mov	r3, r2
 800456a:	019b      	lsls	r3, r3, #6
 800456c:	4413      	add	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	461a      	mov	r2, r3
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	441a      	add	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	3368      	adds	r3, #104	@ 0x68
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	4413      	add	r3, r2
 800457e:	2200      	movs	r2, #0
 8004580:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	3301      	adds	r3, #1
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b03      	cmp	r3, #3
 800458c:	ddeb      	ble.n	8004566 <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 800458e:	2300      	movs	r3, #0
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	e010      	b.n	80045b6 <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	4613      	mov	r3, r2
 8004598:	019b      	lsls	r3, r3, #6
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	461a      	mov	r2, r3
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	441a      	add	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	336c      	adds	r3, #108	@ 0x6c
 80045a8:	005b      	lsls	r3, r3, #1
 80045aa:	4413      	add	r3, r2
 80045ac:	2200      	movs	r2, #0
 80045ae:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	3301      	adds	r3, #1
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	ddeb      	ble.n	8004594 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	3301      	adds	r3, #1
 80045c0:	60bb      	str	r3, [r7, #8]
 80045c2:	79fb      	ldrb	r3, [r7, #7]
 80045c4:	68ba      	ldr	r2, [r7, #8]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	db9d      	blt.n	8004506 <LTC681x_reset_crc_count+0x12>
        }
    }
}
 80045ca:	bf00      	nop
 80045cc:	bf00      	nop
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4603      	mov	r3, r0
 80045e0:	6039      	str	r1, [r7, #0]
 80045e2:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80045e4:	2300      	movs	r3, #0
 80045e6:	73fb      	strb	r3, [r7, #15]
 80045e8:	e021      	b.n	800462e <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 80045ea:	2300      	movs	r3, #0
 80045ec:	73bb      	strb	r3, [r7, #14]
 80045ee:	e00d      	b.n	800460c <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 80045f0:	7bfa      	ldrb	r2, [r7, #15]
 80045f2:	4613      	mov	r3, r2
 80045f4:	019b      	lsls	r3, r3, #6
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	461a      	mov	r2, r3
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	441a      	add	r2, r3
 8004600:	7bbb      	ldrb	r3, [r7, #14]
 8004602:	2100      	movs	r1, #0
 8004604:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 8004606:	7bbb      	ldrb	r3, [r7, #14]
 8004608:	3301      	adds	r3, #1
 800460a:	73bb      	strb	r3, [r7, #14]
 800460c:	7bbb      	ldrb	r3, [r7, #14]
 800460e:	2b05      	cmp	r3, #5
 8004610:	d9ee      	bls.n	80045f0 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 8004612:	7bfa      	ldrb	r2, [r7, #15]
 8004614:	4613      	mov	r3, r2
 8004616:	019b      	lsls	r3, r3, #6
 8004618:	4413      	add	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	461a      	mov	r2, r3
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	4413      	add	r3, r2
 8004622:	2200      	movs	r2, #0
 8004624:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	3301      	adds	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
 800462e:	7bfa      	ldrb	r2, [r7, #15]
 8004630:	79fb      	ldrb	r3, [r7, #7]
 8004632:	429a      	cmp	r2, r3
 8004634:	d3d9      	bcc.n	80045ea <LTC681x_init_cfg+0x12>
    }
}
 8004636:	bf00      	nop
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6039      	str	r1, [r7, #0]
 800464c:	4611      	mov	r1, r2
 800464e:	461a      	mov	r2, r3
 8004650:	4603      	mov	r3, r0
 8004652:	71fb      	strb	r3, [r7, #7]
 8004654:	460b      	mov	r3, r1
 8004656:	71bb      	strb	r3, [r7, #6]
 8004658:	4613      	mov	r3, r2
 800465a:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 800465c:	79ba      	ldrb	r2, [r7, #6]
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	6839      	ldr	r1, [r7, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f000 f828 	bl	80046b8 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8004668:	797a      	ldrb	r2, [r7, #5]
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	6839      	ldr	r1, [r7, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f85e 	bl	8004730 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	6839      	ldr	r1, [r7, #0]
 800467a:	4618      	mov	r0, r3
 800467c:	f000 f894 	bl	80047a8 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	6839      	ldr	r1, [r7, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f8e6 	bl	8004858 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	6839      	ldr	r1, [r7, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f000 f97f 	bl	8004996 <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 8004698:	8bba      	ldrh	r2, [r7, #28]
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	6839      	ldr	r1, [r7, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 f9d1 	bl	8004a46 <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 80046a4:	8c3a      	ldrh	r2, [r7, #32]
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	6839      	ldr	r1, [r7, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fa1b 	bl	8004ae6 <LTC681x_set_cfgr_ov>
}
 80046b0:	bf00      	nop
 80046b2:	3708      	adds	r7, #8
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	4603      	mov	r3, r0
 80046c0:	6039      	str	r1, [r7, #0]
 80046c2:	71fb      	strb	r3, [r7, #7]
 80046c4:	4613      	mov	r3, r2
 80046c6:	71bb      	strb	r3, [r7, #6]
    if (refon)
 80046c8:	79bb      	ldrb	r3, [r7, #6]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d015      	beq.n	80046fa <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 80046ce:	79fa      	ldrb	r2, [r7, #7]
 80046d0:	4613      	mov	r3, r2
 80046d2:	019b      	lsls	r3, r3, #6
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	461a      	mov	r2, r3
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	4413      	add	r3, r2
 80046de:	7819      	ldrb	r1, [r3, #0]
 80046e0:	79fa      	ldrb	r2, [r7, #7]
 80046e2:	4613      	mov	r3, r2
 80046e4:	019b      	lsls	r3, r3, #6
 80046e6:	4413      	add	r3, r2
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	461a      	mov	r2, r3
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	4413      	add	r3, r2
 80046f0:	f041 0204 	orr.w	r2, r1, #4
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 80046f8:	e014      	b.n	8004724 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 80046fa:	79fa      	ldrb	r2, [r7, #7]
 80046fc:	4613      	mov	r3, r2
 80046fe:	019b      	lsls	r3, r3, #6
 8004700:	4413      	add	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	461a      	mov	r2, r3
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	4413      	add	r3, r2
 800470a:	7819      	ldrb	r1, [r3, #0]
 800470c:	79fa      	ldrb	r2, [r7, #7]
 800470e:	4613      	mov	r3, r2
 8004710:	019b      	lsls	r3, r3, #6
 8004712:	4413      	add	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	461a      	mov	r2, r3
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	4413      	add	r3, r2
 800471c:	f021 0204 	bic.w	r2, r1, #4
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	701a      	strb	r2, [r3, #0]
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	6039      	str	r1, [r7, #0]
 800473a:	71fb      	strb	r3, [r7, #7]
 800473c:	4613      	mov	r3, r2
 800473e:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8004740:	79bb      	ldrb	r3, [r7, #6]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d015      	beq.n	8004772 <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8004746:	79fa      	ldrb	r2, [r7, #7]
 8004748:	4613      	mov	r3, r2
 800474a:	019b      	lsls	r3, r3, #6
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	461a      	mov	r2, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	4413      	add	r3, r2
 8004756:	7819      	ldrb	r1, [r3, #0]
 8004758:	79fa      	ldrb	r2, [r7, #7]
 800475a:	4613      	mov	r3, r2
 800475c:	019b      	lsls	r3, r3, #6
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	461a      	mov	r2, r3
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	4413      	add	r3, r2
 8004768:	f041 0201 	orr.w	r2, r1, #1
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8004770:	e014      	b.n	800479c <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 8004772:	79fa      	ldrb	r2, [r7, #7]
 8004774:	4613      	mov	r3, r2
 8004776:	019b      	lsls	r3, r3, #6
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	461a      	mov	r2, r3
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	4413      	add	r3, r2
 8004782:	7819      	ldrb	r1, [r3, #0]
 8004784:	79fa      	ldrb	r2, [r7, #7]
 8004786:	4613      	mov	r3, r2
 8004788:	019b      	lsls	r3, r3, #6
 800478a:	4413      	add	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	461a      	mov	r2, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	4413      	add	r3, r2
 8004794:	f021 0201 	bic.w	r2, r1, #1
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	701a      	strb	r2, [r3, #0]
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 80047a8:	b480      	push	{r7}
 80047aa:	b087      	sub	sp, #28
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
 80047ba:	e043      	b.n	8004844 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	4413      	add	r3, r2
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d01c      	beq.n	8004802 <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80047c8:	7bfa      	ldrb	r2, [r7, #15]
 80047ca:	4613      	mov	r3, r2
 80047cc:	019b      	lsls	r3, r3, #6
 80047ce:	4413      	add	r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	461a      	mov	r2, r3
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4413      	add	r3, r2
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	3303      	adds	r3, #3
 80047e0:	2101      	movs	r1, #1
 80047e2:	fa01 f303 	lsl.w	r3, r1, r3
 80047e6:	b25b      	sxtb	r3, r3
 80047e8:	4313      	orrs	r3, r2
 80047ea:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80047ec:	7bfa      	ldrb	r2, [r7, #15]
 80047ee:	4613      	mov	r3, r2
 80047f0:	019b      	lsls	r3, r3, #6
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	461a      	mov	r2, r3
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 80047fc:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80047fe:	701a      	strb	r2, [r3, #0]
 8004800:	e01d      	b.n	800483e <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004802:	7bfa      	ldrb	r2, [r7, #15]
 8004804:	4613      	mov	r3, r2
 8004806:	019b      	lsls	r3, r3, #6
 8004808:	4413      	add	r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	461a      	mov	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	4413      	add	r3, r2
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	3303      	adds	r3, #3
 800481a:	2101      	movs	r1, #1
 800481c:	fa01 f303 	lsl.w	r3, r1, r3
 8004820:	b25b      	sxtb	r3, r3
 8004822:	43db      	mvns	r3, r3
 8004824:	b25b      	sxtb	r3, r3
 8004826:	4013      	ands	r3, r2
 8004828:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800482a:	7bfa      	ldrb	r2, [r7, #15]
 800482c:	4613      	mov	r3, r2
 800482e:	019b      	lsls	r3, r3, #6
 8004830:	4413      	add	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	461a      	mov	r2, r3
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 800483a:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800483c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	3301      	adds	r3, #1
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	2b04      	cmp	r3, #4
 8004848:	ddb8      	ble.n	80047bc <LTC681x_set_cfgr_gpio+0x14>
    }
}
 800484a:	bf00      	nop
 800484c:	bf00      	nop
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	4603      	mov	r3, r0
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
 800486a:	e041      	b.n	80048f0 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4413      	add	r3, r2
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d01b      	beq.n	80048b0 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8004878:	7bfa      	ldrb	r2, [r7, #15]
 800487a:	4613      	mov	r3, r2
 800487c:	019b      	lsls	r3, r3, #6
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	461a      	mov	r2, r3
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4413      	add	r3, r2
 8004888:	791b      	ldrb	r3, [r3, #4]
 800488a:	b25a      	sxtb	r2, r3
 800488c:	2101      	movs	r1, #1
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	fa01 f303 	lsl.w	r3, r1, r3
 8004894:	b25b      	sxtb	r3, r3
 8004896:	4313      	orrs	r3, r2
 8004898:	b259      	sxtb	r1, r3
 800489a:	7bfa      	ldrb	r2, [r7, #15]
 800489c:	4613      	mov	r3, r2
 800489e:	019b      	lsls	r3, r3, #6
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	461a      	mov	r2, r3
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	4413      	add	r3, r2
 80048aa:	b2ca      	uxtb	r2, r1
 80048ac:	711a      	strb	r2, [r3, #4]
 80048ae:	e01c      	b.n	80048ea <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80048b0:	7bfa      	ldrb	r2, [r7, #15]
 80048b2:	4613      	mov	r3, r2
 80048b4:	019b      	lsls	r3, r3, #6
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	461a      	mov	r2, r3
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	4413      	add	r3, r2
 80048c0:	791b      	ldrb	r3, [r3, #4]
 80048c2:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80048c4:	2101      	movs	r1, #1
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	fa01 f303 	lsl.w	r3, r1, r3
 80048cc:	b25b      	sxtb	r3, r3
 80048ce:	43db      	mvns	r3, r3
 80048d0:	b25b      	sxtb	r3, r3
 80048d2:	4013      	ands	r3, r2
 80048d4:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80048d6:	7bfa      	ldrb	r2, [r7, #15]
 80048d8:	4613      	mov	r3, r2
 80048da:	019b      	lsls	r3, r3, #6
 80048dc:	4413      	add	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	461a      	mov	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80048e6:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80048e8:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	3301      	adds	r3, #1
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	2b07      	cmp	r3, #7
 80048f4:	ddba      	ble.n	800486c <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 80048f6:	2300      	movs	r3, #0
 80048f8:	617b      	str	r3, [r7, #20]
 80048fa:	e042      	b.n	8004982 <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	3308      	adds	r3, #8
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	4413      	add	r3, r2
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d01b      	beq.n	8004942 <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	4613      	mov	r3, r2
 800490e:	019b      	lsls	r3, r3, #6
 8004910:	4413      	add	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	461a      	mov	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	4413      	add	r3, r2
 800491a:	795b      	ldrb	r3, [r3, #5]
 800491c:	b25a      	sxtb	r2, r3
 800491e:	2101      	movs	r1, #1
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	fa01 f303 	lsl.w	r3, r1, r3
 8004926:	b25b      	sxtb	r3, r3
 8004928:	4313      	orrs	r3, r2
 800492a:	b259      	sxtb	r1, r3
 800492c:	7bfa      	ldrb	r2, [r7, #15]
 800492e:	4613      	mov	r3, r2
 8004930:	019b      	lsls	r3, r3, #6
 8004932:	4413      	add	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	461a      	mov	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4413      	add	r3, r2
 800493c:	b2ca      	uxtb	r2, r1
 800493e:	715a      	strb	r2, [r3, #5]
 8004940:	e01c      	b.n	800497c <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004942:	7bfa      	ldrb	r2, [r7, #15]
 8004944:	4613      	mov	r3, r2
 8004946:	019b      	lsls	r3, r3, #6
 8004948:	4413      	add	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	461a      	mov	r2, r3
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	4413      	add	r3, r2
 8004952:	795b      	ldrb	r3, [r3, #5]
 8004954:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8004956:	2101      	movs	r1, #1
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	fa01 f303 	lsl.w	r3, r1, r3
 800495e:	b25b      	sxtb	r3, r3
 8004960:	43db      	mvns	r3, r3
 8004962:	b25b      	sxtb	r3, r3
 8004964:	4013      	ands	r3, r2
 8004966:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004968:	7bfa      	ldrb	r2, [r7, #15]
 800496a:	4613      	mov	r3, r2
 800496c:	019b      	lsls	r3, r3, #6
 800496e:	4413      	add	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	461a      	mov	r2, r3
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004978:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800497a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	3301      	adds	r3, #1
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	2b03      	cmp	r3, #3
 8004986:	ddb9      	ble.n	80048fc <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8004988:	bf00      	nop
 800498a:	bf00      	nop
 800498c:	371c      	adds	r7, #28
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 8004996:	b480      	push	{r7}
 8004998:	b087      	sub	sp, #28
 800499a:	af00      	add	r7, sp, #0
 800499c:	4603      	mov	r3, r0
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	607a      	str	r2, [r7, #4]
 80049a2:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e043      	b.n	8004a32 <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	4413      	add	r3, r2
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d01c      	beq.n	80049f0 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80049b6:	7bfa      	ldrb	r2, [r7, #15]
 80049b8:	4613      	mov	r3, r2
 80049ba:	019b      	lsls	r3, r3, #6
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	461a      	mov	r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	4413      	add	r3, r2
 80049c6:	795b      	ldrb	r3, [r3, #5]
 80049c8:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	3304      	adds	r3, #4
 80049ce:	2101      	movs	r1, #1
 80049d0:	fa01 f303 	lsl.w	r3, r1, r3
 80049d4:	b25b      	sxtb	r3, r3
 80049d6:	4313      	orrs	r3, r2
 80049d8:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80049da:	7bfa      	ldrb	r2, [r7, #15]
 80049dc:	4613      	mov	r3, r2
 80049de:	019b      	lsls	r3, r3, #6
 80049e0:	4413      	add	r3, r2
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	461a      	mov	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 80049ea:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80049ec:	715a      	strb	r2, [r3, #5]
 80049ee:	e01d      	b.n	8004a2c <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80049f0:	7bfa      	ldrb	r2, [r7, #15]
 80049f2:	4613      	mov	r3, r2
 80049f4:	019b      	lsls	r3, r3, #6
 80049f6:	4413      	add	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	461a      	mov	r2, r3
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	4413      	add	r3, r2
 8004a00:	795b      	ldrb	r3, [r3, #5]
 8004a02:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	3304      	adds	r3, #4
 8004a08:	2101      	movs	r1, #1
 8004a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0e:	b25b      	sxtb	r3, r3
 8004a10:	43db      	mvns	r3, r3
 8004a12:	b25b      	sxtb	r3, r3
 8004a14:	4013      	ands	r3, r2
 8004a16:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004a18:	7bfa      	ldrb	r2, [r7, #15]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	019b      	lsls	r3, r3, #6
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	461a      	mov	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8004a28:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004a2a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	ddb8      	ble.n	80049aa <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	371c      	adds	r7, #28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b085      	sub	sp, #20
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	6039      	str	r1, [r7, #0]
 8004a50:	71fb      	strb	r3, [r7, #7]
 8004a52:	4613      	mov	r3, r2
 8004a54:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 8004a56:	88bb      	ldrh	r3, [r7, #4]
 8004a58:	091b      	lsrs	r3, r3, #4
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8004a60:	79fa      	ldrb	r2, [r7, #7]
 8004a62:	4613      	mov	r3, r2
 8004a64:	019b      	lsls	r3, r3, #6
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	4413      	add	r3, r2
 8004a70:	89fa      	ldrh	r2, [r7, #14]
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 8004a76:	79fa      	ldrb	r2, [r7, #7]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	019b      	lsls	r3, r3, #6
 8004a7c:	4413      	add	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	461a      	mov	r2, r3
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	4413      	add	r3, r2
 8004a86:	7899      	ldrb	r1, [r3, #2]
 8004a88:	79fa      	ldrb	r2, [r7, #7]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	019b      	lsls	r3, r3, #6
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	461a      	mov	r2, r3
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	4413      	add	r3, r2
 8004a98:	f021 020f 	bic.w	r2, r1, #15
 8004a9c:	b2d2      	uxtb	r2, r2
 8004a9e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004aa0:	79fa      	ldrb	r2, [r7, #7]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	019b      	lsls	r3, r3, #6
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	4413      	add	r3, r2
 8004ab0:	789b      	ldrb	r3, [r3, #2]
 8004ab2:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 8004ab4:	89fb      	ldrh	r3, [r7, #14]
 8004ab6:	0a1b      	lsrs	r3, r3, #8
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	b25b      	sxtb	r3, r3
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	b25b      	sxtb	r3, r3
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004ac6:	79fa      	ldrb	r2, [r7, #7]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	019b      	lsls	r3, r3, #6
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 8004ad6:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004ad8:	709a      	strb	r2, [r3, #2]
}
 8004ada:	bf00      	nop
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	4603      	mov	r3, r0
 8004aee:	6039      	str	r1, [r7, #0]
 8004af0:	71fb      	strb	r3, [r7, #7]
 8004af2:	4613      	mov	r3, r2
 8004af4:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 8004af6:	88bb      	ldrh	r3, [r7, #4]
 8004af8:	091b      	lsrs	r3, r3, #4
 8004afa:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 8004afc:	89fb      	ldrh	r3, [r7, #14]
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	b299      	uxth	r1, r3
 8004b02:	79fa      	ldrb	r2, [r7, #7]
 8004b04:	4613      	mov	r3, r2
 8004b06:	019b      	lsls	r3, r3, #6
 8004b08:	4413      	add	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	4413      	add	r3, r2
 8004b12:	b2ca      	uxtb	r2, r1
 8004b14:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 8004b16:	79fa      	ldrb	r2, [r7, #7]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	019b      	lsls	r3, r3, #6
 8004b1c:	4413      	add	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	461a      	mov	r2, r3
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	4413      	add	r3, r2
 8004b26:	7899      	ldrb	r1, [r3, #2]
 8004b28:	79fa      	ldrb	r2, [r7, #7]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	019b      	lsls	r3, r3, #6
 8004b2e:	4413      	add	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	461a      	mov	r2, r3
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	4413      	add	r3, r2
 8004b38:	f001 020f 	and.w	r2, r1, #15
 8004b3c:	b2d2      	uxtb	r2, r2
 8004b3e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004b40:	79fa      	ldrb	r2, [r7, #7]
 8004b42:	4613      	mov	r3, r2
 8004b44:	019b      	lsls	r3, r3, #6
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	4413      	add	r3, r2
 8004b50:	789b      	ldrb	r3, [r3, #2]
 8004b52:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8004b54:	89fb      	ldrh	r3, [r7, #14]
 8004b56:	011b      	lsls	r3, r3, #4
 8004b58:	b25b      	sxtb	r3, r3
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004b5e:	79fa      	ldrb	r2, [r7, #7]
 8004b60:	4613      	mov	r3, r2
 8004b62:	019b      	lsls	r3, r3, #6
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	461a      	mov	r2, r3
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8004b6e:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004b70:	709a      	strb	r2, [r3, #2]
}
 8004b72:	bf00      	nop
 8004b74:	3714      	adds	r7, #20
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8004b7e:	b480      	push	{r7}
 8004b80:	b085      	sub	sp, #20
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 8004b88:	2300      	movs	r3, #0
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	e00e      	b.n	8004bac <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	411a      	asrs	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f1c3 030f 	rsb	r3, r3, #15
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	6839      	ldr	r1, [r7, #0]
 8004b9e:	440b      	add	r3, r1
 8004ba0:	f002 0201 	and.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	60fb      	str	r3, [r7, #12]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2b09      	cmp	r3, #9
 8004bb0:	dded      	ble.n	8004b8e <intToBinary+0x10>
		    }
		}
 8004bb2:	bf00      	nop
 8004bb4:	bf00      	nop
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	e02b      	b.n	8004c36 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b25a      	sxtb	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	440b      	add	r3, r1
 8004bec:	6819      	ldr	r1, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	f1c3 0307 	rsb	r3, r3, #7
 8004bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf8:	b25b      	sxtb	r3, r3
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	b25b      	sxtb	r3, r3
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	3301      	adds	r3, #1
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	b25a      	sxtb	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3308      	adds	r3, #8
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	440b      	add	r3, r1
 8004c16:	6819      	ldr	r1, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f1c3 0307 	rsb	r3, r3, #7
 8004c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c22:	b25b      	sxtb	r3, r3
 8004c24:	4313      	orrs	r3, r2
 8004c26:	b25a      	sxtb	r2, r3
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	b2d2      	uxtb	r2, r2
 8004c2e:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3301      	adds	r3, #1
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2b07      	cmp	r3, #7
 8004c3a:	ddd0      	ble.n	8004bde <assignBytes+0x1e>
		    }
		}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
	...

08004c4c <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b096      	sub	sp, #88	@ 0x58
 8004c50:	af02      	add	r7, sp, #8
 8004c52:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fb fc2e 	bl	80004b8 <__aeabi_f2d>
 8004c5c:	f04f 0200 	mov.w	r2, #0
 8004c60:	4b4c      	ldr	r3, [pc, #304]	@ (8004d94 <cell12_Temp_01_Set+0x148>)
 8004c62:	f7fb fdab 	bl	80007bc <__aeabi_ddiv>
 8004c66:	4602      	mov	r2, r0
 8004c68:	460b      	mov	r3, r1
 8004c6a:	4610      	mov	r0, r2
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	4b49      	ldr	r3, [pc, #292]	@ (8004d98 <cell12_Temp_01_Set+0x14c>)
 8004c74:	f7fb fc78 	bl	8000568 <__aeabi_dmul>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	4619      	mov	r1, r3
 8004c80:	f7fb fe84 	bl	800098c <__aeabi_d2iz>
 8004c84:	4603      	mov	r3, r0
 8004c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004c88:	f107 030c 	add.w	r3, r7, #12
 8004c8c:	2240      	movs	r2, #64	@ 0x40
 8004c8e:	2100      	movs	r1, #0
 8004c90:	4618      	mov	r0, r3
 8004c92:	f007 fe23 	bl	800c8dc <memset>
 8004c96:	2301      	movs	r3, #1
 8004c98:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004c9a:	f107 030c 	add.w	r3, r7, #12
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004ca2:	f7ff ff6c 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004ca6:	f107 0208 	add.w	r2, r7, #8
 8004caa:	f107 030c 	add.w	r3, r7, #12
 8004cae:	4611      	mov	r1, r2
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ff85 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	2101      	movs	r1, #1
 8004cba:	4838      	ldr	r0, [pc, #224]	@ (8004d9c <cell12_Temp_01_Set+0x150>)
 8004cbc:	f004 fa88 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004cc0:	200a      	movs	r0, #10
 8004cc2:	f003 fbdd 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	2102      	movs	r1, #2
 8004cca:	4835      	ldr	r0, [pc, #212]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004ccc:	f004 fa80 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004cd0:	200a      	movs	r0, #10
 8004cd2:	f003 fbd5 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	2102      	movs	r1, #2
 8004cda:	4831      	ldr	r0, [pc, #196]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004cdc:	f004 fa78 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	492f      	ldr	r1, [pc, #188]	@ (8004da4 <cell12_Temp_01_Set+0x158>)
 8004ce8:	482f      	ldr	r0, [pc, #188]	@ (8004da8 <cell12_Temp_01_Set+0x15c>)
 8004cea:	f006 f80c 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004cee:	2201      	movs	r2, #1
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	482b      	ldr	r0, [pc, #172]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004cf4:	f004 fa6c 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004cf8:	200a      	movs	r0, #10
 8004cfa:	f003 fbc1 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2102      	movs	r1, #2
 8004d02:	4827      	ldr	r0, [pc, #156]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d04:	f004 fa64 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004d08:	f04f 33ff 	mov.w	r3, #4294967295
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	4927      	ldr	r1, [pc, #156]	@ (8004dac <cell12_Temp_01_Set+0x160>)
 8004d10:	4825      	ldr	r0, [pc, #148]	@ (8004da8 <cell12_Temp_01_Set+0x15c>)
 8004d12:	f005 fff8 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004d16:	2201      	movs	r2, #1
 8004d18:	2102      	movs	r1, #2
 8004d1a:	4821      	ldr	r0, [pc, #132]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d1c:	f004 fa58 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d20:	200a      	movs	r0, #10
 8004d22:	f003 fbad 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004d26:	2200      	movs	r2, #0
 8004d28:	2102      	movs	r1, #2
 8004d2a:	481d      	ldr	r0, [pc, #116]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d2c:	f004 fa50 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004d30:	f107 0108 	add.w	r1, r7, #8
 8004d34:	f04f 33ff 	mov.w	r3, #4294967295
 8004d38:	2202      	movs	r2, #2
 8004d3a:	481b      	ldr	r0, [pc, #108]	@ (8004da8 <cell12_Temp_01_Set+0x15c>)
 8004d3c:	f005 ffe3 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004d40:	2201      	movs	r2, #1
 8004d42:	2102      	movs	r1, #2
 8004d44:	4816      	ldr	r0, [pc, #88]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d46:	f004 fa43 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d4a:	200a      	movs	r0, #10
 8004d4c:	f003 fb98 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8004d50:	2200      	movs	r2, #0
 8004d52:	2102      	movs	r1, #2
 8004d54:	4812      	ldr	r0, [pc, #72]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d56:	f004 fa3b 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	2302      	movs	r3, #2
 8004d62:	4a13      	ldr	r2, [pc, #76]	@ (8004db0 <cell12_Temp_01_Set+0x164>)
 8004d64:	4913      	ldr	r1, [pc, #76]	@ (8004db4 <cell12_Temp_01_Set+0x168>)
 8004d66:	4810      	ldr	r0, [pc, #64]	@ (8004da8 <cell12_Temp_01_Set+0x15c>)
 8004d68:	f006 fa2a 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	2102      	movs	r1, #2
 8004d70:	480b      	ldr	r0, [pc, #44]	@ (8004da0 <cell12_Temp_01_Set+0x154>)
 8004d72:	f004 fa2d 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d76:	200a      	movs	r0, #10
 8004d78:	f003 fb82 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	2101      	movs	r1, #1
 8004d80:	4806      	ldr	r0, [pc, #24]	@ (8004d9c <cell12_Temp_01_Set+0x150>)
 8004d82:	f004 fa25 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004d86:	200a      	movs	r0, #10
 8004d88:	f003 fb7a 	bl	8008480 <HAL_Delay>

}
 8004d8c:	bf00      	nop
 8004d8e:	3750      	adds	r7, #80	@ 0x50
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40490000 	.word	0x40490000
 8004d98:	40900000 	.word	0x40900000
 8004d9c:	40020000 	.word	0x40020000
 8004da0:	40020800 	.word	0x40020800
 8004da4:	20000ca8 	.word	0x20000ca8
 8004da8:	20000f60 	.word	0x20000f60
 8004dac:	20000040 	.word	0x20000040
 8004db0:	20000cac 	.word	0x20000cac
 8004db4:	20000044 	.word	0x20000044

08004db8 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b096      	sub	sp, #88	@ 0x58
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fb fb78 	bl	80004b8 <__aeabi_f2d>
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	4b51      	ldr	r3, [pc, #324]	@ (8004f14 <cell12_Temp_02_Set+0x15c>)
 8004dce:	f7fb fcf5 	bl	80007bc <__aeabi_ddiv>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	4619      	mov	r1, r3
 8004dda:	f04f 0200 	mov.w	r2, #0
 8004dde:	4b4e      	ldr	r3, [pc, #312]	@ (8004f18 <cell12_Temp_02_Set+0x160>)
 8004de0:	f7fb fbc2 	bl	8000568 <__aeabi_dmul>
 8004de4:	4602      	mov	r2, r0
 8004de6:	460b      	mov	r3, r1
 8004de8:	4610      	mov	r0, r2
 8004dea:	4619      	mov	r1, r3
 8004dec:	f7fb fdce 	bl	800098c <__aeabi_d2iz>
 8004df0:	4603      	mov	r3, r0
 8004df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004df4:	f107 030c 	add.w	r3, r7, #12
 8004df8:	2240      	movs	r2, #64	@ 0x40
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f007 fd6d 	bl	800c8dc <memset>
 8004e02:	2301      	movs	r3, #1
 8004e04:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004e06:	f107 030c 	add.w	r3, r7, #12
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004e0e:	f7ff feb6 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004e12:	f107 0208 	add.w	r2, r7, #8
 8004e16:	f107 030c 	add.w	r3, r7, #12
 8004e1a:	4611      	mov	r1, r2
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff fecf 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8004e22:	2201      	movs	r2, #1
 8004e24:	2101      	movs	r1, #1
 8004e26:	483d      	ldr	r0, [pc, #244]	@ (8004f1c <cell12_Temp_02_Set+0x164>)
 8004e28:	f004 f9d2 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e2c:	200a      	movs	r0, #10
 8004e2e:	f003 fb27 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004e32:	2201      	movs	r2, #1
 8004e34:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e38:	4839      	ldr	r0, [pc, #228]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004e3a:	f004 f9c9 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e3e:	200a      	movs	r0, #10
 8004e40:	f003 fb1e 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004e44:	2200      	movs	r2, #0
 8004e46:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e4a:	4835      	ldr	r0, [pc, #212]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004e4c:	f004 f9c0 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004e50:	f04f 33ff 	mov.w	r3, #4294967295
 8004e54:	2202      	movs	r2, #2
 8004e56:	4933      	ldr	r1, [pc, #204]	@ (8004f24 <cell12_Temp_02_Set+0x16c>)
 8004e58:	4833      	ldr	r0, [pc, #204]	@ (8004f28 <cell12_Temp_02_Set+0x170>)
 8004e5a:	f005 ff54 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e64:	482e      	ldr	r0, [pc, #184]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004e66:	f004 f9b3 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e6a:	200a      	movs	r0, #10
 8004e6c:	f003 fb08 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004e70:	2200      	movs	r2, #0
 8004e72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e76:	482a      	ldr	r0, [pc, #168]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004e78:	f004 f9aa 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e80:	2202      	movs	r2, #2
 8004e82:	492a      	ldr	r1, [pc, #168]	@ (8004f2c <cell12_Temp_02_Set+0x174>)
 8004e84:	4828      	ldr	r0, [pc, #160]	@ (8004f28 <cell12_Temp_02_Set+0x170>)
 8004e86:	f005 ff3e 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e90:	4823      	ldr	r0, [pc, #140]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004e92:	f004 f99d 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004e96:	200a      	movs	r0, #10
 8004e98:	f003 faf2 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004ea2:	481f      	ldr	r0, [pc, #124]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004ea4:	f004 f994 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8004ea8:	f107 0108 	add.w	r1, r7, #8
 8004eac:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	481d      	ldr	r0, [pc, #116]	@ (8004f28 <cell12_Temp_02_Set+0x170>)
 8004eb4:	f005 ff27 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004ebe:	4818      	ldr	r0, [pc, #96]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004ec0:	f004 f986 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004ec4:	200a      	movs	r0, #10
 8004ec6:	f003 fadb 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004ed0:	4813      	ldr	r0, [pc, #76]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004ed2:	f004 f97d 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8004ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	2302      	movs	r3, #2
 8004ede:	4a14      	ldr	r2, [pc, #80]	@ (8004f30 <cell12_Temp_02_Set+0x178>)
 8004ee0:	4914      	ldr	r1, [pc, #80]	@ (8004f34 <cell12_Temp_02_Set+0x17c>)
 8004ee2:	4811      	ldr	r0, [pc, #68]	@ (8004f28 <cell12_Temp_02_Set+0x170>)
 8004ee4:	f006 f96c 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004eee:	480c      	ldr	r0, [pc, #48]	@ (8004f20 <cell12_Temp_02_Set+0x168>)
 8004ef0:	f004 f96e 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004ef4:	200a      	movs	r0, #10
 8004ef6:	f003 fac3 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8004efa:	2200      	movs	r2, #0
 8004efc:	2101      	movs	r1, #1
 8004efe:	4807      	ldr	r0, [pc, #28]	@ (8004f1c <cell12_Temp_02_Set+0x164>)
 8004f00:	f004 f966 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004f04:	200a      	movs	r0, #10
 8004f06:	f003 fabb 	bl	8008480 <HAL_Delay>

}
 8004f0a:	bf00      	nop
 8004f0c:	3750      	adds	r7, #80	@ 0x50
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40490000 	.word	0x40490000
 8004f18:	40900000 	.word	0x40900000
 8004f1c:	40020800 	.word	0x40020800
 8004f20:	40021400 	.word	0x40021400
 8004f24:	20000ca8 	.word	0x20000ca8
 8004f28:	20000f60 	.word	0x20000f60
 8004f2c:	20000040 	.word	0x20000040
 8004f30:	20000cac 	.word	0x20000cac
 8004f34:	20000044 	.word	0x20000044

08004f38 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b096      	sub	sp, #88	@ 0x58
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7fb fab8 	bl	80004b8 <__aeabi_f2d>
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005084 <cell12_Temp_03_Set+0x14c>)
 8004f4e:	f7fb fc35 	bl	80007bc <__aeabi_ddiv>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8005088 <cell12_Temp_03_Set+0x150>)
 8004f60:	f7fb fb02 	bl	8000568 <__aeabi_dmul>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	4610      	mov	r0, r2
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	f7fb fd0e 	bl	800098c <__aeabi_d2iz>
 8004f70:	4603      	mov	r3, r0
 8004f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8004f74:	f107 030c 	add.w	r3, r7, #12
 8004f78:	2240      	movs	r2, #64	@ 0x40
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f007 fcad 	bl	800c8dc <memset>
 8004f82:	2301      	movs	r3, #1
 8004f84:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8004f86:	f107 030c 	add.w	r3, r7, #12
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004f8e:	f7ff fdf6 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 8004f92:	f107 0208 	add.w	r2, r7, #8
 8004f96:	f107 030c 	add.w	r3, r7, #12
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff fe0f 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004fa8:	4838      	ldr	r0, [pc, #224]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8004faa:	f004 f911 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004fae:	200a      	movs	r0, #10
 8004fb0:	f003 fa66 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	2140      	movs	r1, #64	@ 0x40
 8004fb8:	4834      	ldr	r0, [pc, #208]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8004fba:	f004 f909 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004fbe:	200a      	movs	r0, #10
 8004fc0:	f003 fa5e 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	2140      	movs	r1, #64	@ 0x40
 8004fc8:	4830      	ldr	r0, [pc, #192]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8004fca:	f004 f901 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8004fce:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	492e      	ldr	r1, [pc, #184]	@ (8005090 <cell12_Temp_03_Set+0x158>)
 8004fd6:	482f      	ldr	r0, [pc, #188]	@ (8005094 <cell12_Temp_03_Set+0x15c>)
 8004fd8:	f005 fe95 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8004fdc:	2201      	movs	r2, #1
 8004fde:	2140      	movs	r1, #64	@ 0x40
 8004fe0:	482a      	ldr	r0, [pc, #168]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8004fe2:	f004 f8f5 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8004fe6:	200a      	movs	r0, #10
 8004fe8:	f003 fa4a 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8004fec:	2200      	movs	r2, #0
 8004fee:	2140      	movs	r1, #64	@ 0x40
 8004ff0:	4826      	ldr	r0, [pc, #152]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8004ff2:	f004 f8ed 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8004ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	4926      	ldr	r1, [pc, #152]	@ (8005098 <cell12_Temp_03_Set+0x160>)
 8004ffe:	4825      	ldr	r0, [pc, #148]	@ (8005094 <cell12_Temp_03_Set+0x15c>)
 8005000:	f005 fe81 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8005004:	2201      	movs	r2, #1
 8005006:	2140      	movs	r1, #64	@ 0x40
 8005008:	4820      	ldr	r0, [pc, #128]	@ (800508c <cell12_Temp_03_Set+0x154>)
 800500a:	f004 f8e1 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800500e:	200a      	movs	r0, #10
 8005010:	f003 fa36 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8005014:	2200      	movs	r2, #0
 8005016:	2140      	movs	r1, #64	@ 0x40
 8005018:	481c      	ldr	r0, [pc, #112]	@ (800508c <cell12_Temp_03_Set+0x154>)
 800501a:	f004 f8d9 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 800501e:	f107 0108 	add.w	r1, r7, #8
 8005022:	f04f 33ff 	mov.w	r3, #4294967295
 8005026:	2202      	movs	r2, #2
 8005028:	481a      	ldr	r0, [pc, #104]	@ (8005094 <cell12_Temp_03_Set+0x15c>)
 800502a:	f005 fe6c 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800502e:	2201      	movs	r2, #1
 8005030:	2140      	movs	r1, #64	@ 0x40
 8005032:	4816      	ldr	r0, [pc, #88]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8005034:	f004 f8cc 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005038:	200a      	movs	r0, #10
 800503a:	f003 fa21 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800503e:	2200      	movs	r2, #0
 8005040:	2140      	movs	r1, #64	@ 0x40
 8005042:	4812      	ldr	r0, [pc, #72]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8005044:	f004 f8c4 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8005048:	f04f 33ff 	mov.w	r3, #4294967295
 800504c:	9300      	str	r3, [sp, #0]
 800504e:	2302      	movs	r3, #2
 8005050:	4a12      	ldr	r2, [pc, #72]	@ (800509c <cell12_Temp_03_Set+0x164>)
 8005052:	4913      	ldr	r1, [pc, #76]	@ (80050a0 <cell12_Temp_03_Set+0x168>)
 8005054:	480f      	ldr	r0, [pc, #60]	@ (8005094 <cell12_Temp_03_Set+0x15c>)
 8005056:	f006 f8b3 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800505a:	2201      	movs	r2, #1
 800505c:	2140      	movs	r1, #64	@ 0x40
 800505e:	480b      	ldr	r0, [pc, #44]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8005060:	f004 f8b6 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005064:	200a      	movs	r0, #10
 8005066:	f003 fa0b 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 800506a:	2200      	movs	r2, #0
 800506c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005070:	4806      	ldr	r0, [pc, #24]	@ (800508c <cell12_Temp_03_Set+0x154>)
 8005072:	f004 f8ad 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005076:	200a      	movs	r0, #10
 8005078:	f003 fa02 	bl	8008480 <HAL_Delay>

}
 800507c:	bf00      	nop
 800507e:	3750      	adds	r7, #80	@ 0x50
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40490000 	.word	0x40490000
 8005088:	40900000 	.word	0x40900000
 800508c:	40021400 	.word	0x40021400
 8005090:	20000ca8 	.word	0x20000ca8
 8005094:	20000f60 	.word	0x20000f60
 8005098:	20000040 	.word	0x20000040
 800509c:	20000cac 	.word	0x20000cac
 80050a0:	20000044 	.word	0x20000044

080050a4 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b096      	sub	sp, #88	@ 0x58
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fb fa02 	bl	80004b8 <__aeabi_f2d>
 80050b4:	f04f 0200 	mov.w	r2, #0
 80050b8:	4b52      	ldr	r3, [pc, #328]	@ (8005204 <cell11_Temp_01_Set+0x160>)
 80050ba:	f7fb fb7f 	bl	80007bc <__aeabi_ddiv>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4610      	mov	r0, r2
 80050c4:	4619      	mov	r1, r3
 80050c6:	f04f 0200 	mov.w	r2, #0
 80050ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005208 <cell11_Temp_01_Set+0x164>)
 80050cc:	f7fb fa4c 	bl	8000568 <__aeabi_dmul>
 80050d0:	4602      	mov	r2, r0
 80050d2:	460b      	mov	r3, r1
 80050d4:	4610      	mov	r0, r2
 80050d6:	4619      	mov	r1, r3
 80050d8:	f7fb fc58 	bl	800098c <__aeabi_d2iz>
 80050dc:	4603      	mov	r3, r0
 80050de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80050e0:	f107 030c 	add.w	r3, r7, #12
 80050e4:	2240      	movs	r2, #64	@ 0x40
 80050e6:	2100      	movs	r1, #0
 80050e8:	4618      	mov	r0, r3
 80050ea:	f007 fbf7 	bl	800c8dc <memset>
 80050ee:	2301      	movs	r3, #1
 80050f0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80050f2:	f107 030c 	add.w	r3, r7, #12
 80050f6:	4619      	mov	r1, r3
 80050f8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80050fa:	f7ff fd40 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 80050fe:	f107 0208 	add.w	r2, r7, #8
 8005102:	f107 030c 	add.w	r3, r7, #12
 8005106:	4611      	mov	r1, r2
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff fd59 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 800510e:	2201      	movs	r2, #1
 8005110:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005114:	483d      	ldr	r0, [pc, #244]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005116:	f004 f85b 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800511a:	200a      	movs	r0, #10
 800511c:	f003 f9b0 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8005120:	2201      	movs	r2, #1
 8005122:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005126:	4839      	ldr	r0, [pc, #228]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005128:	f004 f852 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800512c:	200a      	movs	r0, #10
 800512e:	f003 f9a7 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8005132:	2200      	movs	r2, #0
 8005134:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005138:	4834      	ldr	r0, [pc, #208]	@ (800520c <cell11_Temp_01_Set+0x168>)
 800513a:	f004 f849 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800513e:	f04f 33ff 	mov.w	r3, #4294967295
 8005142:	2202      	movs	r2, #2
 8005144:	4932      	ldr	r1, [pc, #200]	@ (8005210 <cell11_Temp_01_Set+0x16c>)
 8005146:	4833      	ldr	r0, [pc, #204]	@ (8005214 <cell11_Temp_01_Set+0x170>)
 8005148:	f005 fddd 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800514c:	2201      	movs	r2, #1
 800514e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005152:	482e      	ldr	r0, [pc, #184]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005154:	f004 f83c 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005158:	200a      	movs	r0, #10
 800515a:	f003 f991 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800515e:	2200      	movs	r2, #0
 8005160:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005164:	4829      	ldr	r0, [pc, #164]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005166:	f004 f833 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800516a:	f04f 33ff 	mov.w	r3, #4294967295
 800516e:	2202      	movs	r2, #2
 8005170:	4929      	ldr	r1, [pc, #164]	@ (8005218 <cell11_Temp_01_Set+0x174>)
 8005172:	4828      	ldr	r0, [pc, #160]	@ (8005214 <cell11_Temp_01_Set+0x170>)
 8005174:	f005 fdc7 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8005178:	2201      	movs	r2, #1
 800517a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800517e:	4823      	ldr	r0, [pc, #140]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005180:	f004 f826 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005184:	200a      	movs	r0, #10
 8005186:	f003 f97b 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800518a:	2200      	movs	r2, #0
 800518c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005190:	481e      	ldr	r0, [pc, #120]	@ (800520c <cell11_Temp_01_Set+0x168>)
 8005192:	f004 f81d 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8005196:	f107 0108 	add.w	r1, r7, #8
 800519a:	f04f 33ff 	mov.w	r3, #4294967295
 800519e:	2202      	movs	r2, #2
 80051a0:	481c      	ldr	r0, [pc, #112]	@ (8005214 <cell11_Temp_01_Set+0x170>)
 80051a2:	f005 fdb0 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80051a6:	2201      	movs	r2, #1
 80051a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80051ac:	4817      	ldr	r0, [pc, #92]	@ (800520c <cell11_Temp_01_Set+0x168>)
 80051ae:	f004 f80f 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80051b2:	200a      	movs	r0, #10
 80051b4:	f003 f964 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80051b8:	2200      	movs	r2, #0
 80051ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80051be:	4813      	ldr	r0, [pc, #76]	@ (800520c <cell11_Temp_01_Set+0x168>)
 80051c0:	f004 f806 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80051c4:	f04f 33ff 	mov.w	r3, #4294967295
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	2302      	movs	r3, #2
 80051cc:	4a13      	ldr	r2, [pc, #76]	@ (800521c <cell11_Temp_01_Set+0x178>)
 80051ce:	4914      	ldr	r1, [pc, #80]	@ (8005220 <cell11_Temp_01_Set+0x17c>)
 80051d0:	4810      	ldr	r0, [pc, #64]	@ (8005214 <cell11_Temp_01_Set+0x170>)
 80051d2:	f005 fff5 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80051d6:	2201      	movs	r2, #1
 80051d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80051dc:	480b      	ldr	r0, [pc, #44]	@ (800520c <cell11_Temp_01_Set+0x168>)
 80051de:	f003 fff7 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80051e2:	200a      	movs	r0, #10
 80051e4:	f003 f94c 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 80051e8:	2200      	movs	r2, #0
 80051ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80051ee:	4807      	ldr	r0, [pc, #28]	@ (800520c <cell11_Temp_01_Set+0x168>)
 80051f0:	f003 ffee 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80051f4:	200a      	movs	r0, #10
 80051f6:	f003 f943 	bl	8008480 <HAL_Delay>

}
 80051fa:	bf00      	nop
 80051fc:	3750      	adds	r7, #80	@ 0x50
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	40490000 	.word	0x40490000
 8005208:	40900000 	.word	0x40900000
 800520c:	40021c00 	.word	0x40021c00
 8005210:	20000ca8 	.word	0x20000ca8
 8005214:	20000fb8 	.word	0x20000fb8
 8005218:	20000040 	.word	0x20000040
 800521c:	20000cac 	.word	0x20000cac
 8005220:	20000044 	.word	0x20000044

08005224 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8005224:	b580      	push	{r7, lr}
 8005226:	b096      	sub	sp, #88	@ 0x58
 8005228:	af02      	add	r7, sp, #8
 800522a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fb f942 	bl	80004b8 <__aeabi_f2d>
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	4b52      	ldr	r3, [pc, #328]	@ (8005384 <cell11_Temp_02_Set+0x160>)
 800523a:	f7fb fabf 	bl	80007bc <__aeabi_ddiv>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	f04f 0200 	mov.w	r2, #0
 800524a:	4b4f      	ldr	r3, [pc, #316]	@ (8005388 <cell11_Temp_02_Set+0x164>)
 800524c:	f7fb f98c 	bl	8000568 <__aeabi_dmul>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	4610      	mov	r0, r2
 8005256:	4619      	mov	r1, r3
 8005258:	f7fb fb98 	bl	800098c <__aeabi_d2iz>
 800525c:	4603      	mov	r3, r0
 800525e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8005260:	f107 030c 	add.w	r3, r7, #12
 8005264:	2240      	movs	r2, #64	@ 0x40
 8005266:	2100      	movs	r1, #0
 8005268:	4618      	mov	r0, r3
 800526a:	f007 fb37 	bl	800c8dc <memset>
 800526e:	2301      	movs	r3, #1
 8005270:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8005272:	f107 030c 	add.w	r3, r7, #12
 8005276:	4619      	mov	r1, r3
 8005278:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800527a:	f7ff fc80 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 800527e:	f107 0208 	add.w	r2, r7, #8
 8005282:	f107 030c 	add.w	r3, r7, #12
 8005286:	4611      	mov	r1, r2
 8005288:	4618      	mov	r0, r3
 800528a:	f7ff fc99 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 800528e:	2201      	movs	r2, #1
 8005290:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005294:	483d      	ldr	r0, [pc, #244]	@ (800538c <cell11_Temp_02_Set+0x168>)
 8005296:	f003 ff9b 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800529a:	200a      	movs	r0, #10
 800529c:	f003 f8f0 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80052a0:	2201      	movs	r2, #1
 80052a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052a6:	4839      	ldr	r0, [pc, #228]	@ (800538c <cell11_Temp_02_Set+0x168>)
 80052a8:	f003 ff92 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80052ac:	200a      	movs	r0, #10
 80052ae:	f003 f8e7 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80052b2:	2200      	movs	r2, #0
 80052b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052b8:	4834      	ldr	r0, [pc, #208]	@ (800538c <cell11_Temp_02_Set+0x168>)
 80052ba:	f003 ff89 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80052be:	f04f 33ff 	mov.w	r3, #4294967295
 80052c2:	2202      	movs	r2, #2
 80052c4:	4932      	ldr	r1, [pc, #200]	@ (8005390 <cell11_Temp_02_Set+0x16c>)
 80052c6:	4833      	ldr	r0, [pc, #204]	@ (8005394 <cell11_Temp_02_Set+0x170>)
 80052c8:	f005 fd1d 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80052cc:	2201      	movs	r2, #1
 80052ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052d2:	482e      	ldr	r0, [pc, #184]	@ (800538c <cell11_Temp_02_Set+0x168>)
 80052d4:	f003 ff7c 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80052d8:	200a      	movs	r0, #10
 80052da:	f003 f8d1 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80052de:	2200      	movs	r2, #0
 80052e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052e4:	4829      	ldr	r0, [pc, #164]	@ (800538c <cell11_Temp_02_Set+0x168>)
 80052e6:	f003 ff73 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80052ea:	f04f 33ff 	mov.w	r3, #4294967295
 80052ee:	2202      	movs	r2, #2
 80052f0:	4929      	ldr	r1, [pc, #164]	@ (8005398 <cell11_Temp_02_Set+0x174>)
 80052f2:	4828      	ldr	r0, [pc, #160]	@ (8005394 <cell11_Temp_02_Set+0x170>)
 80052f4:	f005 fd07 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80052f8:	2201      	movs	r2, #1
 80052fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80052fe:	4823      	ldr	r0, [pc, #140]	@ (800538c <cell11_Temp_02_Set+0x168>)
 8005300:	f003 ff66 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005304:	200a      	movs	r0, #10
 8005306:	f003 f8bb 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800530a:	2200      	movs	r2, #0
 800530c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005310:	481e      	ldr	r0, [pc, #120]	@ (800538c <cell11_Temp_02_Set+0x168>)
 8005312:	f003 ff5d 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8005316:	f107 0108 	add.w	r1, r7, #8
 800531a:	f04f 33ff 	mov.w	r3, #4294967295
 800531e:	2202      	movs	r2, #2
 8005320:	481c      	ldr	r0, [pc, #112]	@ (8005394 <cell11_Temp_02_Set+0x170>)
 8005322:	f005 fcf0 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8005326:	2201      	movs	r2, #1
 8005328:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800532c:	4817      	ldr	r0, [pc, #92]	@ (800538c <cell11_Temp_02_Set+0x168>)
 800532e:	f003 ff4f 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005332:	200a      	movs	r0, #10
 8005334:	f003 f8a4 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8005338:	2200      	movs	r2, #0
 800533a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800533e:	4813      	ldr	r0, [pc, #76]	@ (800538c <cell11_Temp_02_Set+0x168>)
 8005340:	f003 ff46 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8005344:	f04f 33ff 	mov.w	r3, #4294967295
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	2302      	movs	r3, #2
 800534c:	4a13      	ldr	r2, [pc, #76]	@ (800539c <cell11_Temp_02_Set+0x178>)
 800534e:	4914      	ldr	r1, [pc, #80]	@ (80053a0 <cell11_Temp_02_Set+0x17c>)
 8005350:	4810      	ldr	r0, [pc, #64]	@ (8005394 <cell11_Temp_02_Set+0x170>)
 8005352:	f005 ff35 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8005356:	2201      	movs	r2, #1
 8005358:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800535c:	480b      	ldr	r0, [pc, #44]	@ (800538c <cell11_Temp_02_Set+0x168>)
 800535e:	f003 ff37 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005362:	200a      	movs	r0, #10
 8005364:	f003 f88c 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8005368:	2200      	movs	r2, #0
 800536a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800536e:	4807      	ldr	r0, [pc, #28]	@ (800538c <cell11_Temp_02_Set+0x168>)
 8005370:	f003 ff2e 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005374:	200a      	movs	r0, #10
 8005376:	f003 f883 	bl	8008480 <HAL_Delay>

}
 800537a:	bf00      	nop
 800537c:	3750      	adds	r7, #80	@ 0x50
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	40490000 	.word	0x40490000
 8005388:	40900000 	.word	0x40900000
 800538c:	40021c00 	.word	0x40021c00
 8005390:	20000ca8 	.word	0x20000ca8
 8005394:	20000fb8 	.word	0x20000fb8
 8005398:	20000040 	.word	0x20000040
 800539c:	20000cac 	.word	0x20000cac
 80053a0:	20000044 	.word	0x20000044

080053a4 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b096      	sub	sp, #88	@ 0x58
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7fb f882 	bl	80004b8 <__aeabi_f2d>
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	4b51      	ldr	r3, [pc, #324]	@ (8005500 <cell11_Temp_03_Set+0x15c>)
 80053ba:	f7fb f9ff 	bl	80007bc <__aeabi_ddiv>
 80053be:	4602      	mov	r2, r0
 80053c0:	460b      	mov	r3, r1
 80053c2:	4610      	mov	r0, r2
 80053c4:	4619      	mov	r1, r3
 80053c6:	f04f 0200 	mov.w	r2, #0
 80053ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005504 <cell11_Temp_03_Set+0x160>)
 80053cc:	f7fb f8cc 	bl	8000568 <__aeabi_dmul>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	4610      	mov	r0, r2
 80053d6:	4619      	mov	r1, r3
 80053d8:	f7fb fad8 	bl	800098c <__aeabi_d2iz>
 80053dc:	4603      	mov	r3, r0
 80053de:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80053e0:	f107 030c 	add.w	r3, r7, #12
 80053e4:	2240      	movs	r2, #64	@ 0x40
 80053e6:	2100      	movs	r1, #0
 80053e8:	4618      	mov	r0, r3
 80053ea:	f007 fa77 	bl	800c8dc <memset>
 80053ee:	2301      	movs	r3, #1
 80053f0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80053f2:	f107 030c 	add.w	r3, r7, #12
 80053f6:	4619      	mov	r1, r3
 80053f8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80053fa:	f7ff fbc0 	bl	8004b7e <intToBinary>
	assignBytes(resArray, resByteArray);
 80053fe:	f107 0208 	add.w	r2, r7, #8
 8005402:	f107 030c 	add.w	r3, r7, #12
 8005406:	4611      	mov	r1, r2
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff fbd9 	bl	8004bc0 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 800540e:	2201      	movs	r2, #1
 8005410:	2140      	movs	r1, #64	@ 0x40
 8005412:	483d      	ldr	r0, [pc, #244]	@ (8005508 <cell11_Temp_03_Set+0x164>)
 8005414:	f003 fedc 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005418:	200a      	movs	r0, #10
 800541a:	f003 f831 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800541e:	2201      	movs	r2, #1
 8005420:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005424:	4839      	ldr	r0, [pc, #228]	@ (800550c <cell11_Temp_03_Set+0x168>)
 8005426:	f003 fed3 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800542a:	200a      	movs	r0, #10
 800542c:	f003 f828 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8005430:	2200      	movs	r2, #0
 8005432:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005436:	4835      	ldr	r0, [pc, #212]	@ (800550c <cell11_Temp_03_Set+0x168>)
 8005438:	f003 feca 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800543c:	f04f 33ff 	mov.w	r3, #4294967295
 8005440:	2202      	movs	r2, #2
 8005442:	4933      	ldr	r1, [pc, #204]	@ (8005510 <cell11_Temp_03_Set+0x16c>)
 8005444:	4833      	ldr	r0, [pc, #204]	@ (8005514 <cell11_Temp_03_Set+0x170>)
 8005446:	f005 fc5e 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800544a:	2201      	movs	r2, #1
 800544c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005450:	482e      	ldr	r0, [pc, #184]	@ (800550c <cell11_Temp_03_Set+0x168>)
 8005452:	f003 febd 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005456:	200a      	movs	r0, #10
 8005458:	f003 f812 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800545c:	2200      	movs	r2, #0
 800545e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005462:	482a      	ldr	r0, [pc, #168]	@ (800550c <cell11_Temp_03_Set+0x168>)
 8005464:	f003 feb4 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8005468:	f04f 33ff 	mov.w	r3, #4294967295
 800546c:	2202      	movs	r2, #2
 800546e:	492a      	ldr	r1, [pc, #168]	@ (8005518 <cell11_Temp_03_Set+0x174>)
 8005470:	4828      	ldr	r0, [pc, #160]	@ (8005514 <cell11_Temp_03_Set+0x170>)
 8005472:	f005 fc48 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8005476:	2201      	movs	r2, #1
 8005478:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800547c:	4823      	ldr	r0, [pc, #140]	@ (800550c <cell11_Temp_03_Set+0x168>)
 800547e:	f003 fea7 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005482:	200a      	movs	r0, #10
 8005484:	f002 fffc 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8005488:	2200      	movs	r2, #0
 800548a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800548e:	481f      	ldr	r0, [pc, #124]	@ (800550c <cell11_Temp_03_Set+0x168>)
 8005490:	f003 fe9e 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8005494:	f107 0108 	add.w	r1, r7, #8
 8005498:	f04f 33ff 	mov.w	r3, #4294967295
 800549c:	2202      	movs	r2, #2
 800549e:	481d      	ldr	r0, [pc, #116]	@ (8005514 <cell11_Temp_03_Set+0x170>)
 80054a0:	f005 fc31 	bl	800ad06 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80054a4:	2201      	movs	r2, #1
 80054a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80054aa:	4818      	ldr	r0, [pc, #96]	@ (800550c <cell11_Temp_03_Set+0x168>)
 80054ac:	f003 fe90 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80054b0:	200a      	movs	r0, #10
 80054b2:	f002 ffe5 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80054b6:	2200      	movs	r2, #0
 80054b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80054bc:	4813      	ldr	r0, [pc, #76]	@ (800550c <cell11_Temp_03_Set+0x168>)
 80054be:	f003 fe87 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80054c2:	f04f 33ff 	mov.w	r3, #4294967295
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2302      	movs	r3, #2
 80054ca:	4a14      	ldr	r2, [pc, #80]	@ (800551c <cell11_Temp_03_Set+0x178>)
 80054cc:	4914      	ldr	r1, [pc, #80]	@ (8005520 <cell11_Temp_03_Set+0x17c>)
 80054ce:	4811      	ldr	r0, [pc, #68]	@ (8005514 <cell11_Temp_03_Set+0x170>)
 80054d0:	f005 fe76 	bl	800b1c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80054d4:	2201      	movs	r2, #1
 80054d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80054da:	480c      	ldr	r0, [pc, #48]	@ (800550c <cell11_Temp_03_Set+0x168>)
 80054dc:	f003 fe78 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80054e0:	200a      	movs	r0, #10
 80054e2:	f002 ffcd 	bl	8008480 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 80054e6:	2200      	movs	r2, #0
 80054e8:	2140      	movs	r1, #64	@ 0x40
 80054ea:	4807      	ldr	r0, [pc, #28]	@ (8005508 <cell11_Temp_03_Set+0x164>)
 80054ec:	f003 fe70 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80054f0:	200a      	movs	r0, #10
 80054f2:	f002 ffc5 	bl	8008480 <HAL_Delay>

}
 80054f6:	bf00      	nop
 80054f8:	3750      	adds	r7, #80	@ 0x50
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	40490000 	.word	0x40490000
 8005504:	40900000 	.word	0x40900000
 8005508:	40021c00 	.word	0x40021c00
 800550c:	40020400 	.word	0x40020400
 8005510:	20000ca8 	.word	0x20000ca8
 8005514:	20000fb8 	.word	0x20000fb8
 8005518:	20000040 	.word	0x20000040
 800551c:	20000cac 	.word	0x20000cac
 8005520:	20000044 	.word	0x20000044

08005524 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	607b      	str	r3, [r7, #4]
 800552e:	460b      	mov	r3, r1
 8005530:	72fb      	strb	r3, [r7, #11]
 8005532:	4613      	mov	r3, r2
 8005534:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8005536:	7afb      	ldrb	r3, [r7, #11]
 8005538:	2b4b      	cmp	r3, #75	@ 0x4b
 800553a:	d01a      	beq.n	8005572 <u8x8_stm32_gpio_and_delay+0x4e>
 800553c:	2b4b      	cmp	r3, #75	@ 0x4b
 800553e:	dc1f      	bgt.n	8005580 <u8x8_stm32_gpio_and_delay+0x5c>
 8005540:	2b4a      	cmp	r3, #74	@ 0x4a
 8005542:	d00f      	beq.n	8005564 <u8x8_stm32_gpio_and_delay+0x40>
 8005544:	2b4a      	cmp	r3, #74	@ 0x4a
 8005546:	dc1b      	bgt.n	8005580 <u8x8_stm32_gpio_and_delay+0x5c>
 8005548:	2b28      	cmp	r3, #40	@ 0x28
 800554a:	d002      	beq.n	8005552 <u8x8_stm32_gpio_and_delay+0x2e>
 800554c:	2b29      	cmp	r3, #41	@ 0x29
 800554e:	d004      	beq.n	800555a <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8005550:	e016      	b.n	8005580 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8005552:	2002      	movs	r0, #2
 8005554:	f002 ff94 	bl	8008480 <HAL_Delay>
            break;
 8005558:	e013      	b.n	8005582 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 800555a:	7abb      	ldrb	r3, [r7, #10]
 800555c:	4618      	mov	r0, r3
 800555e:	f002 ff8f 	bl	8008480 <HAL_Delay>
            break;
 8005562:	e00e      	b.n	8005582 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8005564:	7abb      	ldrb	r3, [r7, #10]
 8005566:	461a      	mov	r2, r3
 8005568:	2108      	movs	r1, #8
 800556a:	4808      	ldr	r0, [pc, #32]	@ (800558c <u8x8_stm32_gpio_and_delay+0x68>)
 800556c:	f003 fe30 	bl	80091d0 <HAL_GPIO_WritePin>
            break;
 8005570:	e007      	b.n	8005582 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8005572:	7abb      	ldrb	r3, [r7, #10]
 8005574:	461a      	mov	r2, r3
 8005576:	2104      	movs	r1, #4
 8005578:	4804      	ldr	r0, [pc, #16]	@ (800558c <u8x8_stm32_gpio_and_delay+0x68>)
 800557a:	f003 fe29 	bl	80091d0 <HAL_GPIO_WritePin>
            break;
 800557e:	e000      	b.n	8005582 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8005580:	bf00      	nop
    }
    return 1U;
 8005582:	2301      	movs	r3, #1
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40021800 	.word	0x40021800

08005590 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	607b      	str	r3, [r7, #4]
 800559a:	460b      	mov	r3, r1
 800559c:	72fb      	strb	r3, [r7, #11]
 800559e:	4613      	mov	r3, r2
 80055a0:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 80055a2:	2301      	movs	r3, #1
 80055a4:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 80055a6:	7afb      	ldrb	r3, [r7, #11]
 80055a8:	3b14      	subs	r3, #20
 80055aa:	2b0c      	cmp	r3, #12
 80055ac:	d83e      	bhi.n	800562c <u8x8_byte_4wire_hw_spi+0x9c>
 80055ae:	a201      	add	r2, pc, #4	@ (adr r2, 80055b4 <u8x8_byte_4wire_hw_spi+0x24>)
 80055b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b4:	08005633 	.word	0x08005633
 80055b8:	0800562d 	.word	0x0800562d
 80055bc:	0800562d 	.word	0x0800562d
 80055c0:	080055e9 	.word	0x080055e9
 80055c4:	08005609 	.word	0x08005609
 80055c8:	0800561b 	.word	0x0800561b
 80055cc:	0800562d 	.word	0x0800562d
 80055d0:	0800562d 	.word	0x0800562d
 80055d4:	0800562d 	.word	0x0800562d
 80055d8:	0800562d 	.word	0x0800562d
 80055dc:	0800562d 	.word	0x0800562d
 80055e0:	0800562d 	.word	0x0800562d
 80055e4:	080055fb 	.word	0x080055fb
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 80055e8:	7abb      	ldrb	r3, [r7, #10]
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	f242 7310 	movw	r3, #10000	@ 0x2710
 80055f0:	6879      	ldr	r1, [r7, #4]
 80055f2:	4813      	ldr	r0, [pc, #76]	@ (8005640 <u8x8_byte_4wire_hw_spi+0xb0>)
 80055f4:	f005 fb87 	bl	800ad06 <HAL_SPI_Transmit>
            break;
 80055f8:	e01c      	b.n	8005634 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 80055fa:	7abb      	ldrb	r3, [r7, #10]
 80055fc:	461a      	mov	r2, r3
 80055fe:	2108      	movs	r1, #8
 8005600:	4810      	ldr	r0, [pc, #64]	@ (8005644 <u8x8_byte_4wire_hw_spi+0xb4>)
 8005602:	f003 fde5 	bl	80091d0 <HAL_GPIO_WritePin>
            break;
 8005606:	e015      	b.n	8005634 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	461a      	mov	r2, r3
 8005610:	2104      	movs	r1, #4
 8005612:	480d      	ldr	r0, [pc, #52]	@ (8005648 <u8x8_byte_4wire_hw_spi+0xb8>)
 8005614:	f003 fddc 	bl	80091d0 <HAL_GPIO_WritePin>
            break;
 8005618:	e00c      	b.n	8005634 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	785b      	ldrb	r3, [r3, #1]
 8005620:	461a      	mov	r2, r3
 8005622:	2104      	movs	r1, #4
 8005624:	4808      	ldr	r0, [pc, #32]	@ (8005648 <u8x8_byte_4wire_hw_spi+0xb8>)
 8005626:	f003 fdd3 	bl	80091d0 <HAL_GPIO_WritePin>
            break;
 800562a:	e003      	b.n	8005634 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	75fb      	strb	r3, [r7, #23]
            break;
 8005630:	e000      	b.n	8005634 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8005632:	bf00      	nop
    }
    return retVal;
 8005634:	7dfb      	ldrb	r3, [r7, #23]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20001010 	.word	0x20001010
 8005644:	40021800 	.word	0x40021800
 8005648:	40020c00 	.word	0x40020c00

0800564c <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8005650:	2201      	movs	r2, #1
 8005652:	2110      	movs	r1, #16
 8005654:	480c      	ldr	r0, [pc, #48]	@ (8005688 <Display_Init+0x3c>)
 8005656:	f003 fdbb 	bl	80091d0 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 800565a:	4b0c      	ldr	r3, [pc, #48]	@ (800568c <Display_Init+0x40>)
 800565c:	4a0c      	ldr	r2, [pc, #48]	@ (8005690 <Display_Init+0x44>)
 800565e:	490d      	ldr	r1, [pc, #52]	@ (8005694 <Display_Init+0x48>)
 8005660:	480d      	ldr	r0, [pc, #52]	@ (8005698 <Display_Init+0x4c>)
 8005662:	f7fc f965 	bl	8001930 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8005666:	480c      	ldr	r0, [pc, #48]	@ (8005698 <Display_Init+0x4c>)
 8005668:	f7fd fd70 	bl	800314c <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 800566c:	2100      	movs	r1, #0
 800566e:	480a      	ldr	r0, [pc, #40]	@ (8005698 <Display_Init+0x4c>)
 8005670:	f7fd fd7b 	bl	800316a <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8005674:	4808      	ldr	r0, [pc, #32]	@ (8005698 <Display_Init+0x4c>)
 8005676:	f7fc f935 	bl	80018e4 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 800567a:	2178      	movs	r1, #120	@ 0x78
 800567c:	4806      	ldr	r0, [pc, #24]	@ (8005698 <Display_Init+0x4c>)
 800567e:	f7fd fd85 	bl	800318c <u8x8_SetContrast>
}
 8005682:	bf00      	nop
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	40021800 	.word	0x40021800
 800568c:	08005525 	.word	0x08005525
 8005690:	08005591 	.word	0x08005591
 8005694:	0800d6c4 	.word	0x0800d6c4
 8005698:	20000cb0 	.word	0x20000cb0

0800569c <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 80056a2:	4824      	ldr	r0, [pc, #144]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056a4:	f7fc f8dc 	bl	8001860 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 80056a8:	4b23      	ldr	r3, [pc, #140]	@ (8005738 <Display_MainTitlePage+0x9c>)
 80056aa:	9301      	str	r3, [sp, #4]
 80056ac:	2340      	movs	r3, #64	@ 0x40
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	2380      	movs	r3, #128	@ 0x80
 80056b2:	2200      	movs	r2, #0
 80056b4:	2100      	movs	r1, #0
 80056b6:	481f      	ldr	r0, [pc, #124]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056b8:	f7fc f804 	bl	80016c4 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 80056bc:	481d      	ldr	r0, [pc, #116]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056be:	f7fc f8e3 	bl	8001888 <u8g2_NextPage>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1ef      	bne.n	80056a8 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 80056c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80056cc:	f002 fed8 	bl	8008480 <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 80056d0:	4818      	ldr	r0, [pc, #96]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056d2:	f7fc f83a 	bl	800174a <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80056d6:	4919      	ldr	r1, [pc, #100]	@ (800573c <Display_MainTitlePage+0xa0>)
 80056d8:	4816      	ldr	r0, [pc, #88]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056da:	f7fc fed9 	bl	8002490 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 80056de:	4b18      	ldr	r3, [pc, #96]	@ (8005740 <Display_MainTitlePage+0xa4>)
 80056e0:	2210      	movs	r2, #16
 80056e2:	212a      	movs	r1, #42	@ 0x2a
 80056e4:	4813      	ldr	r0, [pc, #76]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056e6:	f7fc fe31 	bl	800234c <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80056ea:	4914      	ldr	r1, [pc, #80]	@ (800573c <Display_MainTitlePage+0xa0>)
 80056ec:	4811      	ldr	r0, [pc, #68]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056ee:	f7fc fecf 	bl	8002490 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 80056f2:	4b14      	ldr	r3, [pc, #80]	@ (8005744 <Display_MainTitlePage+0xa8>)
 80056f4:	2221      	movs	r2, #33	@ 0x21
 80056f6:	2106      	movs	r1, #6
 80056f8:	480e      	ldr	r0, [pc, #56]	@ (8005734 <Display_MainTitlePage+0x98>)
 80056fa:	f7fc fe27 	bl	800234c <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 80056fe:	200a      	movs	r0, #10
 8005700:	f002 febe 	bl	8008480 <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 8005704:	480b      	ldr	r0, [pc, #44]	@ (8005734 <Display_MainTitlePage+0x98>)
 8005706:	f7fc f820 	bl	800174a <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 800570a:	480a      	ldr	r0, [pc, #40]	@ (8005734 <Display_MainTitlePage+0x98>)
 800570c:	f7fc f8bc 	bl	8001888 <u8g2_NextPage>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1c5      	bne.n	80056a2 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 8005716:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800571a:	f002 feb1 	bl	8008480 <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 800571e:	4805      	ldr	r0, [pc, #20]	@ (8005734 <Display_MainTitlePage+0x98>)
 8005720:	f7fc f813 	bl	800174a <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8005724:	2200      	movs	r2, #0
 8005726:	2110      	movs	r1, #16
 8005728:	4807      	ldr	r0, [pc, #28]	@ (8005748 <Display_MainTitlePage+0xac>)
 800572a:	f003 fd51 	bl	80091d0 <HAL_GPIO_WritePin>
}
 800572e:	bf00      	nop
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	20000cb0 	.word	0x20000cb0
 8005738:	20000388 	.word	0x20000388
 800573c:	0800ca6c 	.word	0x0800ca6c
 8005740:	0800ca14 	.word	0x0800ca14
 8005744:	0800ca1c 	.word	0x0800ca1c
 8005748:	40021800 	.word	0x40021800

0800574c <cs_low>:
/* USER CODE BEGIN 0 */

//--------------------------------------------------------------//


void cs_low() {
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8005750:	2200      	movs	r2, #0
 8005752:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005756:	4805      	ldr	r0, [pc, #20]	@ (800576c <cs_low+0x20>)
 8005758:	f003 fd3a 	bl	80091d0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 800575c:	2201      	movs	r2, #1
 800575e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005762:	4803      	ldr	r0, [pc, #12]	@ (8005770 <cs_low+0x24>)
 8005764:	f003 fd34 	bl	80091d0 <HAL_GPIO_WritePin>


}
 8005768:	bf00      	nop
 800576a:	bd80      	pop	{r7, pc}
 800576c:	40020400 	.word	0x40020400
 8005770:	40020c00 	.word	0x40020c00

08005774 <cs_high>:

void cs_high() {
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8005778:	2201      	movs	r2, #1
 800577a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800577e:	4805      	ldr	r0, [pc, #20]	@ (8005794 <cs_high+0x20>)
 8005780:	f003 fd26 	bl	80091d0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 8005784:	2201      	movs	r2, #1
 8005786:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800578a:	4803      	ldr	r0, [pc, #12]	@ (8005798 <cs_high+0x24>)
 800578c:	f003 fd20 	bl	80091d0 <HAL_GPIO_WritePin>


}
 8005790:	bf00      	nop
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40020400 	.word	0x40020400
 8005798:	40020c00 	.word	0x40020c00

0800579c <delay_time_us>:

void delay_time_us(uint32_t time_delay_val) {
 800579c:	b480      	push	{r7}
 800579e:	b085      	sub	sp, #20
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
	uint32_t time_delay_count;
	uint32_t time_delay_val_temp = time_delay_val * 9;
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	4613      	mov	r3, r2
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	4413      	add	r3, r2
 80057ac:	60bb      	str	r3, [r7, #8]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 80057ae:	2300      	movs	r3, #0
 80057b0:	60fb      	str	r3, [r7, #12]
 80057b2:	e003      	b.n	80057bc <delay_time_us+0x20>
			time_delay_count++) {
		__NOP();
 80057b4:	bf00      	nop
			time_delay_count++) {
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3301      	adds	r3, #1
 80057ba:	60fb      	str	r3, [r7, #12]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d3f7      	bcc.n	80057b4 <delay_time_us+0x18>
	}
}
 80057c4:	bf00      	nop
 80057c6:	bf00      	nop
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	4603      	mov	r3, r0
 80057dc:	6039      	str	r1, [r7, #0]
 80057de:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 80057e0:	2300      	movs	r3, #0
 80057e2:	73fb      	strb	r3, [r7, #15]
 80057e4:	e00f      	b.n	8005806 <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 80057e6:	7bfb      	ldrb	r3, [r7, #15]
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	18d1      	adds	r1, r2, r3
 80057ec:	2314      	movs	r3, #20
 80057ee:	2201      	movs	r2, #1
 80057f0:	4809      	ldr	r0, [pc, #36]	@ (8005818 <spi_write_array+0x44>)
 80057f2:	f005 fa88 	bl	800ad06 <HAL_SPI_Transmit>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d001      	beq.n	8005800 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 80057fc:	f002 f91a 	bl	8007a34 <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8005800:	7bfb      	ldrb	r3, [r7, #15]
 8005802:	3301      	adds	r3, #1
 8005804:	73fb      	strb	r3, [r7, #15]
 8005806:	7bfa      	ldrb	r2, [r7, #15]
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	429a      	cmp	r2, r3
 800580c:	d3eb      	bcc.n	80057e6 <spi_write_array+0x12>
		}
	}

}
 800580e:	bf00      	nop
 8005810:	bf00      	nop
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	20001068 	.word	0x20001068

0800581c <spi_write_read>:
HAL_StatusTypeDef status_spi_in = HAL_OK;
void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
		uint8_t tx_len, //length of the tx data array
		uint8_t *rx_data, //Input: array that will store the data read by the SPI port
		uint8_t rx_len //Option: number of bytes to be read from the SPI port
		) {
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	461a      	mov	r2, r3
 8005828:	460b      	mov	r3, r1
 800582a:	72fb      	strb	r3, [r7, #11]
 800582c:	4613      	mov	r3, r2
 800582e:	72bb      	strb	r3, [r7, #10]
	status_spi_out = HAL_SPI_Transmit(&hspi4, tx_Data, tx_len, 20);
 8005830:	7afb      	ldrb	r3, [r7, #11]
 8005832:	b29a      	uxth	r2, r3
 8005834:	2314      	movs	r3, #20
 8005836:	68f9      	ldr	r1, [r7, #12]
 8005838:	4812      	ldr	r0, [pc, #72]	@ (8005884 <spi_write_read+0x68>)
 800583a:	f005 fa64 	bl	800ad06 <HAL_SPI_Transmit>
 800583e:	4603      	mov	r3, r0
 8005840:	461a      	mov	r2, r3
 8005842:	4b11      	ldr	r3, [pc, #68]	@ (8005888 <spi_write_read+0x6c>)
 8005844:	701a      	strb	r2, [r3, #0]
	rx_len_local = rx_len;
 8005846:	4a11      	ldr	r2, [pc, #68]	@ (800588c <spi_write_read+0x70>)
 8005848:	7abb      	ldrb	r3, [r7, #10]
 800584a:	7013      	strb	r3, [r2, #0]
	if (status_spi_out != HAL_OK) {
 800584c:	4b0e      	ldr	r3, [pc, #56]	@ (8005888 <spi_write_read+0x6c>)
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <spi_write_read+0x3c>

		Error_Handler();
 8005854:	f002 f8ee 	bl	8007a34 <Error_Handler>
	}
	status_spi_in = HAL_SPI_Receive(&hspi4, rx_data, rx_len, 20);
 8005858:	7abb      	ldrb	r3, [r7, #10]
 800585a:	b29a      	uxth	r2, r3
 800585c:	2314      	movs	r3, #20
 800585e:	6879      	ldr	r1, [r7, #4]
 8005860:	4808      	ldr	r0, [pc, #32]	@ (8005884 <spi_write_read+0x68>)
 8005862:	f005 fb94 	bl	800af8e <HAL_SPI_Receive>
 8005866:	4603      	mov	r3, r0
 8005868:	461a      	mov	r2, r3
 800586a:	4b09      	ldr	r3, [pc, #36]	@ (8005890 <spi_write_read+0x74>)
 800586c:	701a      	strb	r2, [r3, #0]
	if (status_spi_in != HAL_OK) {
 800586e:	4b08      	ldr	r3, [pc, #32]	@ (8005890 <spi_write_read+0x74>)
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <spi_write_read+0x5e>

		Error_Handler();
 8005876:	f002 f8dd 	bl	8007a34 <Error_Handler>
	}

}
 800587a:	bf00      	nop
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20001068 	.word	0x20001068
 8005888:	200013f9 	.word	0x200013f9
 800588c:	200013f8 	.word	0x200013f8
 8005890:	200013fa 	.word	0x200013fa

08005894 <spi_read_byte>:
 * @brief Description  :  Read just 1 byte using the SPI port
 * @param parameters   :  TX data array, TX data length, RX data pointer, number of bytes to be read from the SPI port
 * @return Value       :  return the data RX buffer
 */

uint8_t spi_read_byte(uint8_t tx_dat) {
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af02      	add	r7, sp, #8
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	if (HAL_SPI_TransmitReceive(&hspi4, &tx_dat, &data, 1, 20) != HAL_OK) {
 800589e:	f107 020f 	add.w	r2, r7, #15
 80058a2:	1df9      	adds	r1, r7, #7
 80058a4:	2314      	movs	r3, #20
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	2301      	movs	r3, #1
 80058aa:	4806      	ldr	r0, [pc, #24]	@ (80058c4 <spi_read_byte+0x30>)
 80058ac:	f005 fc88 	bl	800b1c0 <HAL_SPI_TransmitReceive>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <spi_read_byte+0x26>
		Error_Handler();
 80058b6:	f002 f8bd 	bl	8007a34 <Error_Handler>
	}
	return (data);
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3710      	adds	r7, #16
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	20001068 	.word	0x20001068

080058c8 <temparature_data_read>:
 * @brief Function Name: temparature_data_read.
 * @brief Description  : Read all LTC6811-1 temperature sensors
 */

void temparature_data_read()
{
 80058c8:	b590      	push	{r4, r7, lr}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
   LTC6811_clraux();
 80058ce:	f7fd ff4a 	bl	8003766 <LTC6811_clraux>
   int8_t error = 0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	73bb      	strb	r3, [r7, #14]
   int32_t time = 0;
 80058d6:	2300      	movs	r3, #0
 80058d8:	60bb      	str	r3, [r7, #8]
   uint8_t i_1;
   uint32_t conv_time = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 80058de:	2002      	movs	r0, #2
 80058e0:	f7fd ff86 	bl	80037f0 <wakeup_sleep>
   LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_ALL);
 80058e4:	2302      	movs	r3, #2
 80058e6:	2100      	movs	r1, #0
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7fd fef6 	bl	80036da <LTC6811_adax>
   conv_time = LTC6811_pollAdc();
 80058ee:	f7fd ff33 	bl	8003758 <LTC6811_pollAdc>
 80058f2:	6078      	str	r0, [r7, #4]
   time += conv_time / 1000;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a2e      	ldr	r2, [pc, #184]	@ (80059b0 <temparature_data_read+0xe8>)
 80058f8:	fba2 2303 	umull	r2, r3, r2, r3
 80058fc:	099a      	lsrs	r2, r3, #6
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	4413      	add	r3, r2
 8005902:	60bb      	str	r3, [r7, #8]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 8005904:	2002      	movs	r0, #2
 8005906:	f7fd ff73 	bl	80037f0 <wakeup_sleep>
   error = LTC6811_rdaux(SEL_ALL_REG, TOTAL_IC, BMS_IC); // Set to read back all aux registers
 800590a:	2300      	movs	r3, #0
 800590c:	4a29      	ldr	r2, [pc, #164]	@ (80059b4 <temparature_data_read+0xec>)
 800590e:	2102      	movs	r1, #2
 8005910:	4618      	mov	r0, r3
 8005912:	f7fd ff0b 	bl	800372c <LTC6811_rdaux>
 8005916:	4603      	mov	r3, r0
 8005918:	73bb      	strb	r3, [r7, #14]

   if (error == -1)
 800591a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	d117      	bne.n	8005954 <temparature_data_read+0x8c>
   {
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8005924:	2300      	movs	r3, #0
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	e010      	b.n	800594c <temparature_data_read+0x84>
       {
           BMS_IC[0].heat.temp[i_1] = TemperatureDataTable[123];
 800592a:	7bfb      	ldrb	r3, [r7, #15]
 800592c:	210f      	movs	r1, #15
 800592e:	4a21      	ldr	r2, [pc, #132]	@ (80059b4 <temparature_data_read+0xec>)
 8005930:	4413      	add	r3, r2
 8005932:	460a      	mov	r2, r1
 8005934:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = TemperatureDataTable[123];
 8005938:	7bfb      	ldrb	r3, [r7, #15]
 800593a:	210f      	movs	r1, #15
 800593c:	4a1d      	ldr	r2, [pc, #116]	@ (80059b4 <temparature_data_read+0xec>)
 800593e:	4413      	add	r3, r2
 8005940:	460a      	mov	r2, r1
 8005942:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	3301      	adds	r3, #1
 800594a:	73fb      	strb	r3, [r7, #15]
 800594c:	7bfb      	ldrb	r3, [r7, #15]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d9eb      	bls.n	800592a <temparature_data_read+0x62>
                   BMS_IC[0].aux.a_codes[i_1]);
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
                               BMS_IC[1].aux.a_codes[i_1]);
       }
   }
}
 8005952:	e028      	b.n	80059a6 <temparature_data_read+0xde>
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8005954:	2300      	movs	r3, #0
 8005956:	73fb      	strb	r3, [r7, #15]
 8005958:	e022      	b.n	80059a0 <temparature_data_read+0xd8>
           BMS_IC[0].heat.temp[i_1] = tempDataTableRead(
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	4a15      	ldr	r2, [pc, #84]	@ (80059b4 <temparature_data_read+0xec>)
 800595e:	3324      	adds	r3, #36	@ 0x24
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	4413      	add	r3, r2
 8005964:	88db      	ldrh	r3, [r3, #6]
 8005966:	7bfc      	ldrb	r4, [r7, #15]
 8005968:	4618      	mov	r0, r3
 800596a:	f000 f825 	bl	80059b8 <tempDataTableRead>
 800596e:	4603      	mov	r3, r0
 8005970:	461a      	mov	r2, r3
 8005972:	4b10      	ldr	r3, [pc, #64]	@ (80059b4 <temparature_data_read+0xec>)
 8005974:	4423      	add	r3, r4
 8005976:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
 800597a:	7bfb      	ldrb	r3, [r7, #15]
 800597c:	4a0d      	ldr	r2, [pc, #52]	@ (80059b4 <temparature_data_read+0xec>)
 800597e:	33a6      	adds	r3, #166	@ 0xa6
 8005980:	005b      	lsls	r3, r3, #1
 8005982:	4413      	add	r3, r2
 8005984:	88db      	ldrh	r3, [r3, #6]
 8005986:	7bfc      	ldrb	r4, [r7, #15]
 8005988:	4618      	mov	r0, r3
 800598a:	f000 f815 	bl	80059b8 <tempDataTableRead>
 800598e:	4603      	mov	r3, r0
 8005990:	461a      	mov	r2, r3
 8005992:	4b08      	ldr	r3, [pc, #32]	@ (80059b4 <temparature_data_read+0xec>)
 8005994:	4423      	add	r3, r4
 8005996:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	3301      	adds	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d9d9      	bls.n	800595a <temparature_data_read+0x92>
}
 80059a6:	bf00      	nop
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd90      	pop	{r4, r7, pc}
 80059ae:	bf00      	nop
 80059b0:	10624dd3 	.word	0x10624dd3
 80059b4:	200011e0 	.word	0x200011e0

080059b8 <tempDataTableRead>:
/*
 * @Function : tempDataTableRead
 * @Description : per calculated temperature values for voltage readings
 */
signed char tempDataTableRead(uint16_t tempe_v_in)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	4603      	mov	r3, r0
 80059c0:	80fb      	strh	r3, [r7, #6]
    signed char temperature_val_tb;
    int temp_val_tp;
    temp_val_tp = (tempe_v_in >> 7) - 0x12;//0x30;
 80059c2:	88fb      	ldrh	r3, [r7, #6]
 80059c4:	09db      	lsrs	r3, r3, #7
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b12      	subs	r3, #18
 80059ca:	60bb      	str	r3, [r7, #8]
    if (temp_val_tp < 0)
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	da02      	bge.n	80059d8 <tempDataTableRead+0x20>
    {
        temperature_val_tb = 105;
 80059d2:	2369      	movs	r3, #105	@ 0x69
 80059d4:	73fb      	strb	r3, [r7, #15]
 80059d6:	e00a      	b.n	80059ee <tempDataTableRead+0x36>
    }
    else if (temp_val_tp > 222)
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2bde      	cmp	r3, #222	@ 0xde
 80059dc:	dd02      	ble.n	80059e4 <tempDataTableRead+0x2c>
    {
        temperature_val_tb = -25;
 80059de:	23e7      	movs	r3, #231	@ 0xe7
 80059e0:	73fb      	strb	r3, [r7, #15]
 80059e2:	e004      	b.n	80059ee <tempDataTableRead+0x36>
    }
    else
    {
        temperature_val_tb = TemperatureDataTable[temp_val_tp];
 80059e4:	4a06      	ldr	r2, [pc, #24]	@ (8005a00 <tempDataTableRead+0x48>)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	4413      	add	r3, r2
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	73fb      	strb	r3, [r7, #15]
    }
    return temperature_val_tb;
 80059ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	0800dbd0 	.word	0x0800dbd0

08005a04 <cell_voltage_read>:

int8_t cell_voltage_read(void) {
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
	int8_t error = 0;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	717b      	strb	r3, [r7, #5]
	wakeup_sleep(TOTAL_IC);
 8005a0e:	2002      	movs	r0, #2
 8005a10:	f7fd feee 	bl	80037f0 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8005a14:	2302      	movs	r3, #2
 8005a16:	2100      	movs	r1, #0
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7fd fe4a 	bl	80036b4 <LTC6811_adcv>
	 LTC6811_pollAdc();
 8005a20:	f7fd fe9a 	bl	8003758 <LTC6811_pollAdc>
	wakeup_sleep(TOTAL_IC);
 8005a24:	2002      	movs	r0, #2
 8005a26:	f7fd fee3 	bl	80037f0 <wakeup_sleep>
	error = LTC6811_rdcv(SEL_ALL_REG, TOTAL_IC, BMS_IC);
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	4a19      	ldr	r2, [pc, #100]	@ (8005a94 <cell_voltage_read+0x90>)
 8005a2e:	2102      	movs	r1, #2
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fd fe64 	bl	80036fe <LTC6811_rdcv>
 8005a36:	4603      	mov	r3, r0
 8005a38:	717b      	strb	r3, [r7, #5]
//	check_error(error);
	uint8_t i_1, current_ic_1;
	if (error == -1) {
 8005a3a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d121      	bne.n	8005a88 <cell_voltage_read+0x84>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005a44:	2300      	movs	r3, #0
 8005a46:	71bb      	strb	r3, [r7, #6]
 8005a48:	e01b      	b.n	8005a82 <cell_voltage_read+0x7e>
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	71fb      	strb	r3, [r7, #7]
 8005a4e:	e00f      	b.n	8005a70 <cell_voltage_read+0x6c>
				BMS_IC[current_ic_1].cells.c_codes[i_1] = 0;
 8005a50:	79ba      	ldrb	r2, [r7, #6]
 8005a52:	79f9      	ldrb	r1, [r7, #7]
 8005a54:	480f      	ldr	r0, [pc, #60]	@ (8005a94 <cell_voltage_read+0x90>)
 8005a56:	4613      	mov	r3, r2
 8005a58:	019b      	lsls	r3, r3, #6
 8005a5a:	4413      	add	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	440b      	add	r3, r1
 8005a60:	330c      	adds	r3, #12
 8005a62:	005b      	lsls	r3, r3, #1
 8005a64:	4403      	add	r3, r0
 8005a66:	2200      	movs	r2, #0
 8005a68:	80da      	strh	r2, [r3, #6]
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005a6a:	79fb      	ldrb	r3, [r7, #7]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	71fb      	strb	r3, [r7, #7]
 8005a70:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <cell_voltage_read+0x90>)
 8005a72:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8005a76:	79fa      	ldrb	r2, [r7, #7]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d3e9      	bcc.n	8005a50 <cell_voltage_read+0x4c>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005a7c:	79bb      	ldrb	r3, [r7, #6]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	71bb      	strb	r3, [r7, #6]
 8005a82:	79bb      	ldrb	r3, [r7, #6]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d9e0      	bls.n	8005a4a <cell_voltage_read+0x46>
			}
		}
	}
	//cell_data_print(error, conv_time);
	return error;
 8005a88:	f997 3005 	ldrsb.w	r3, [r7, #5]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	200011e0 	.word	0x200011e0

08005a98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005a98:	b590      	push	{r4, r7, lr}
 8005a9a:	b089      	sub	sp, #36	@ 0x24
 8005a9c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005a9e:	f002 fc7d 	bl	800839c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005aa2:	f001 fa5f 	bl	8006f64 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005aa6:	f001 fd73 	bl	8007590 <MX_GPIO_Init>
  MX_SPI1_Init();
 8005aaa:	f001 fbf1 	bl	8007290 <MX_SPI1_Init>
  MX_SPI2_Init();
 8005aae:	f001 fc25 	bl	80072fc <MX_SPI2_Init>
  MX_I2C2_Init();
 8005ab2:	f001 fb6d 	bl	8007190 <MX_I2C2_Init>
  MX_I2C3_Init();
 8005ab6:	f001 fbab 	bl	8007210 <MX_I2C3_Init>
  MX_SPI3_Init();
 8005aba:	f001 fc55 	bl	8007368 <MX_SPI3_Init>
  MX_SPI4_Init();
 8005abe:	f001 fc89 	bl	80073d4 <MX_SPI4_Init>
  MX_CAN1_Init();
 8005ac2:	f001 fabb 	bl	800703c <MX_CAN1_Init>
  MX_CAN2_Init();
 8005ac6:	f001 faef 	bl	80070a8 <MX_CAN2_Init>
  MX_I2C1_Init();
 8005aca:	f001 fb21 	bl	8007110 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8005ace:	f001 fcb7 	bl	8007440 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005ad2:	f001 fcdf 	bl	8007494 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005ad6:	f001 fd07 	bl	80074e8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8005ada:	f001 fd2f 	bl	800753c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8005ade:	f006 fd79 	bl	800c5d4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  RTC_Init();
 8005ae2:	f7fb fce1 	bl	80014a8 <RTC_Init>

// int INA229
  for (int i = 0; i < NUM_INA229; i++)
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	607b      	str	r3, [r7, #4]
 8005aea:	e00c      	b.n	8005b06 <main+0x6e>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8005aec:	4a11      	ldr	r2, [pc, #68]	@ (8005b34 <main+0x9c>)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fd fc13 	bl	8003320 <INA229_config>
 8005afa:	200a      	movs	r0, #10
 8005afc:	f002 fcc0 	bl	8008480 <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3301      	adds	r3, #1
 8005b04:	607b      	str	r3, [r7, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b19      	cmp	r3, #25
 8005b0a:	ddef      	ble.n	8005aec <main+0x54>



  mcu_spiInit(0);
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	f001 ff97 	bl	8007a40 <mcu_spiInit>
  HAL_Delay(10);
 8005b12:	200a      	movs	r0, #10
 8005b14:	f002 fcb4 	bl	8008480 <HAL_Delay>
  HAL_Delay(10);
 8005b18:	200a      	movs	r0, #10
 8005b1a:	f002 fcb1 	bl	8008480 <HAL_Delay>


  HAL_Delay(10);
 8005b1e:	200a      	movs	r0, #10
 8005b20:	f002 fcae 	bl	8008480 <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 8005b24:	4904      	ldr	r1, [pc, #16]	@ (8005b38 <main+0xa0>)
 8005b26:	2002      	movs	r0, #2
 8005b28:	f7fd fe32 	bl	8003790 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	70fb      	strb	r3, [r7, #3]
 8005b30:	e01d      	b.n	8005b6e <main+0xd6>
 8005b32:	bf00      	nop
 8005b34:	20000788 	.word	0x20000788
 8005b38:	200011e0 	.word	0x200011e0
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8005b3c:	4bcc      	ldr	r3, [pc, #816]	@ (8005e70 <main+0x3d8>)
 8005b3e:	7819      	ldrb	r1, [r3, #0]
 8005b40:	4bcc      	ldr	r3, [pc, #816]	@ (8005e74 <main+0x3dc>)
 8005b42:	781c      	ldrb	r4, [r3, #0]
 8005b44:	4bcc      	ldr	r3, [pc, #816]	@ (8005e78 <main+0x3e0>)
 8005b46:	881b      	ldrh	r3, [r3, #0]
 8005b48:	4acc      	ldr	r2, [pc, #816]	@ (8005e7c <main+0x3e4>)
 8005b4a:	8812      	ldrh	r2, [r2, #0]
 8005b4c:	78f8      	ldrb	r0, [r7, #3]
 8005b4e:	9204      	str	r2, [sp, #16]
 8005b50:	9303      	str	r3, [sp, #12]
 8005b52:	4bcb      	ldr	r3, [pc, #812]	@ (8005e80 <main+0x3e8>)
 8005b54:	9302      	str	r3, [sp, #8]
 8005b56:	4bcb      	ldr	r3, [pc, #812]	@ (8005e84 <main+0x3ec>)
 8005b58:	9301      	str	r3, [sp, #4]
 8005b5a:	4bcb      	ldr	r3, [pc, #812]	@ (8005e88 <main+0x3f0>)
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	4623      	mov	r3, r4
 8005b60:	460a      	mov	r2, r1
 8005b62:	49ca      	ldr	r1, [pc, #808]	@ (8005e8c <main+0x3f4>)
 8005b64:	f7fd fe23 	bl	80037ae <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005b68:	78fb      	ldrb	r3, [r7, #3]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	70fb      	strb	r3, [r7, #3]
 8005b6e:	78fb      	ldrb	r3, [r7, #3]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d9e3      	bls.n	8005b3c <main+0xa4>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8005b74:	49c5      	ldr	r1, [pc, #788]	@ (8005e8c <main+0x3f4>)
 8005b76:	2002      	movs	r0, #2
 8005b78:	f7fd fd8d 	bl	8003696 <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8005b7c:	49c3      	ldr	r1, [pc, #780]	@ (8005e8c <main+0x3f4>)
 8005b7e:	2002      	movs	r0, #2
 8005b80:	f7fd fdf7 	bl	8003772 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8005b84:	49c1      	ldr	r1, [pc, #772]	@ (8005e8c <main+0x3f4>)
 8005b86:	2002      	movs	r0, #2
 8005b88:	f7fd fd2c 	bl	80035e4 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8005b8c:	f7ff fd5e 	bl	800564c <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8005b90:	f7ff fd84 	bl	800569c <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8005b94:	48be      	ldr	r0, [pc, #760]	@ (8005e90 <main+0x3f8>)
 8005b96:	f7fb fafd 	bl	8001194 <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8005b9a:	48be      	ldr	r0, [pc, #760]	@ (8005e94 <main+0x3fc>)
 8005b9c:	f7fb fafa 	bl	8001194 <Expander_InitAllDevices>
//
//	     HAL_Delay(100); // Delay between sequences

		  ////////////////////////////////////////////////////

		  cell12_Temp_01_Set(resistance[0]);
 8005ba0:	4bbd      	ldr	r3, [pc, #756]	@ (8005e98 <main+0x400>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	ee07 3a90 	vmov	s15, r3
 8005ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bac:	eeb0 0a67 	vmov.f32	s0, s15
 8005bb0:	f7ff f84c 	bl	8004c4c <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8005bb4:	4bb8      	ldr	r3, [pc, #736]	@ (8005e98 <main+0x400>)
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	ee07 3a90 	vmov	s15, r3
 8005bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8005bc4:	f7ff f8f8 	bl	8004db8 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8005bc8:	4bb3      	ldr	r3, [pc, #716]	@ (8005e98 <main+0x400>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	ee07 3a90 	vmov	s15, r3
 8005bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8005bd8:	f7ff f9ae 	bl	8004f38 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8005bdc:	4bae      	ldr	r3, [pc, #696]	@ (8005e98 <main+0x400>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	ee07 3a90 	vmov	s15, r3
 8005be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005be8:	eeb0 0a67 	vmov.f32	s0, s15
 8005bec:	f7ff fa5a 	bl	80050a4 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8005bf0:	4ba9      	ldr	r3, [pc, #676]	@ (8005e98 <main+0x400>)
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	ee07 3a90 	vmov	s15, r3
 8005bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8005c00:	f7ff fb10 	bl	8005224 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8005c04:	4ba4      	ldr	r3, [pc, #656]	@ (8005e98 <main+0x400>)
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	ee07 3a90 	vmov	s15, r3
 8005c0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c10:	eeb0 0a67 	vmov.f32	s0, s15
 8005c14:	f7ff fbc6 	bl	80053a4 <cell11_Temp_03_Set>

	  ////////////////////////////////////////////////////////////
		  HAL_Delay(2000);
 8005c18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005c1c:	f002 fc30 	bl	8008480 <HAL_Delay>
	  Set_Output_Voltage(&hi2c2, CELL_1, 2.0f);
 8005c20:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005c24:	2100      	movs	r1, #0
 8005c26:	489a      	ldr	r0, [pc, #616]	@ (8005e90 <main+0x3f8>)
 8005c28:	f7fb fbd0 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	2210      	movs	r2, #16
 8005c30:	2121      	movs	r1, #33	@ 0x21
 8005c32:	4897      	ldr	r0, [pc, #604]	@ (8005e90 <main+0x3f8>)
 8005c34:	f7fb fa09 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005c38:	2200      	movs	r2, #0
 8005c3a:	2104      	movs	r1, #4
 8005c3c:	4897      	ldr	r0, [pc, #604]	@ (8005e9c <main+0x404>)
 8005c3e:	f003 fac7 	bl	80091d0 <HAL_GPIO_WritePin>
//
  busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005c42:	4b97      	ldr	r3, [pc, #604]	@ (8005ea0 <main+0x408>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7fd fc22 	bl	8003490 <INA229_getVBUS_V>
 8005c4c:	eef0 7a40 	vmov.f32	s15, s0
 8005c50:	4b94      	ldr	r3, [pc, #592]	@ (8005ea4 <main+0x40c>)
 8005c52:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005c56:	2201      	movs	r2, #1
 8005c58:	2104      	movs	r1, #4
 8005c5a:	4890      	ldr	r0, [pc, #576]	@ (8005e9c <main+0x404>)
 8005c5c:	f003 fab8 	bl	80091d0 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005c60:	2200      	movs	r2, #0
 8005c62:	2104      	movs	r1, #4
 8005c64:	488d      	ldr	r0, [pc, #564]	@ (8005e9c <main+0x404>)
 8005c66:	f003 fab3 	bl	80091d0 <HAL_GPIO_WritePin>
//
  temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005c6a:	4b8d      	ldr	r3, [pc, #564]	@ (8005ea0 <main+0x408>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fd fc6c 	bl	800354c <INA229_getDIETEMP_C>
 8005c74:	eef0 7a40 	vmov.f32	s15, s0
 8005c78:	4b8b      	ldr	r3, [pc, #556]	@ (8005ea8 <main+0x410>)
 8005c7a:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005c7e:	2201      	movs	r2, #1
 8005c80:	2104      	movs	r1, #4
 8005c82:	4886      	ldr	r0, [pc, #536]	@ (8005e9c <main+0x404>)
 8005c84:	f003 faa4 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005c88:	200a      	movs	r0, #10
 8005c8a:	f002 fbf9 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005c8e:	2300      	movs	r3, #0
 8005c90:	2210      	movs	r2, #16
 8005c92:	2121      	movs	r1, #33	@ 0x21
 8005c94:	487e      	ldr	r0, [pc, #504]	@ (8005e90 <main+0x3f8>)
 8005c96:	f7fb f9d8 	bl	800104a <Expander_SetPinState>

HAL_Delay(2000);
 8005c9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005c9e:	f002 fbef 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
 8005ca2:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	4879      	ldr	r0, [pc, #484]	@ (8005e90 <main+0x3f8>)
 8005caa:	f7fb fb8f 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005cae:	2301      	movs	r3, #1
 8005cb0:	2210      	movs	r2, #16
 8005cb2:	2121      	movs	r1, #33	@ 0x21
 8005cb4:	4876      	ldr	r0, [pc, #472]	@ (8005e90 <main+0x3f8>)
 8005cb6:	f7fb f9c8 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2104      	movs	r1, #4
 8005cbe:	4877      	ldr	r0, [pc, #476]	@ (8005e9c <main+0x404>)
 8005cc0:	f003 fa86 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005cc4:	4b76      	ldr	r3, [pc, #472]	@ (8005ea0 <main+0x408>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fd fbe1 	bl	8003490 <INA229_getVBUS_V>
 8005cce:	eef0 7a40 	vmov.f32	s15, s0
 8005cd2:	4b74      	ldr	r3, [pc, #464]	@ (8005ea4 <main+0x40c>)
 8005cd4:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005cd8:	2201      	movs	r2, #1
 8005cda:	2104      	movs	r1, #4
 8005cdc:	486f      	ldr	r0, [pc, #444]	@ (8005e9c <main+0x404>)
 8005cde:	f003 fa77 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	2104      	movs	r1, #4
 8005ce6:	486d      	ldr	r0, [pc, #436]	@ (8005e9c <main+0x404>)
 8005ce8:	f003 fa72 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005cec:	4b6c      	ldr	r3, [pc, #432]	@ (8005ea0 <main+0x408>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fd fc2b 	bl	800354c <INA229_getDIETEMP_C>
 8005cf6:	eef0 7a40 	vmov.f32	s15, s0
 8005cfa:	4b6b      	ldr	r3, [pc, #428]	@ (8005ea8 <main+0x410>)
 8005cfc:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005d00:	2201      	movs	r2, #1
 8005d02:	2104      	movs	r1, #4
 8005d04:	4865      	ldr	r0, [pc, #404]	@ (8005e9c <main+0x404>)
 8005d06:	f003 fa63 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005d0a:	200a      	movs	r0, #10
 8005d0c:	f002 fbb8 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005d10:	2300      	movs	r3, #0
 8005d12:	2210      	movs	r2, #16
 8005d14:	2121      	movs	r1, #33	@ 0x21
 8005d16:	485e      	ldr	r0, [pc, #376]	@ (8005e90 <main+0x3f8>)
 8005d18:	f7fb f997 	bl	800104a <Expander_SetPinState>
HAL_Delay(2000);
 8005d1c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005d20:	f002 fbae 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 2.8f);
 8005d24:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8005eac <main+0x414>
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4859      	ldr	r0, [pc, #356]	@ (8005e90 <main+0x3f8>)
 8005d2c:	f7fb fb4e 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005d30:	2301      	movs	r3, #1
 8005d32:	2210      	movs	r2, #16
 8005d34:	2121      	movs	r1, #33	@ 0x21
 8005d36:	4856      	ldr	r0, [pc, #344]	@ (8005e90 <main+0x3f8>)
 8005d38:	f7fb f987 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2104      	movs	r1, #4
 8005d40:	4856      	ldr	r0, [pc, #344]	@ (8005e9c <main+0x404>)
 8005d42:	f003 fa45 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005d46:	4b56      	ldr	r3, [pc, #344]	@ (8005ea0 <main+0x408>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fd fba0 	bl	8003490 <INA229_getVBUS_V>
 8005d50:	eef0 7a40 	vmov.f32	s15, s0
 8005d54:	4b53      	ldr	r3, [pc, #332]	@ (8005ea4 <main+0x40c>)
 8005d56:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	2104      	movs	r1, #4
 8005d5e:	484f      	ldr	r0, [pc, #316]	@ (8005e9c <main+0x404>)
 8005d60:	f003 fa36 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005d64:	2200      	movs	r2, #0
 8005d66:	2104      	movs	r1, #4
 8005d68:	484c      	ldr	r0, [pc, #304]	@ (8005e9c <main+0x404>)
 8005d6a:	f003 fa31 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005d6e:	4b4c      	ldr	r3, [pc, #304]	@ (8005ea0 <main+0x408>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fd fbea 	bl	800354c <INA229_getDIETEMP_C>
 8005d78:	eef0 7a40 	vmov.f32	s15, s0
 8005d7c:	4b4a      	ldr	r3, [pc, #296]	@ (8005ea8 <main+0x410>)
 8005d7e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005d82:	2201      	movs	r2, #1
 8005d84:	2104      	movs	r1, #4
 8005d86:	4845      	ldr	r0, [pc, #276]	@ (8005e9c <main+0x404>)
 8005d88:	f003 fa22 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005d8c:	200a      	movs	r0, #10
 8005d8e:	f002 fb77 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005d92:	2300      	movs	r3, #0
 8005d94:	2210      	movs	r2, #16
 8005d96:	2121      	movs	r1, #33	@ 0x21
 8005d98:	483d      	ldr	r0, [pc, #244]	@ (8005e90 <main+0x3f8>)
 8005d9a:	f7fb f956 	bl	800104a <Expander_SetPinState>

HAL_Delay(2000);
 8005d9e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005da2:	f002 fb6d 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 3.3f);
 8005da6:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8005eb0 <main+0x418>
 8005daa:	2100      	movs	r1, #0
 8005dac:	4838      	ldr	r0, [pc, #224]	@ (8005e90 <main+0x3f8>)
 8005dae:	f7fb fb0d 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005db2:	2301      	movs	r3, #1
 8005db4:	2210      	movs	r2, #16
 8005db6:	2121      	movs	r1, #33	@ 0x21
 8005db8:	4835      	ldr	r0, [pc, #212]	@ (8005e90 <main+0x3f8>)
 8005dba:	f7fb f946 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2104      	movs	r1, #4
 8005dc2:	4836      	ldr	r0, [pc, #216]	@ (8005e9c <main+0x404>)
 8005dc4:	f003 fa04 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005dc8:	4b35      	ldr	r3, [pc, #212]	@ (8005ea0 <main+0x408>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fd fb5f 	bl	8003490 <INA229_getVBUS_V>
 8005dd2:	eef0 7a40 	vmov.f32	s15, s0
 8005dd6:	4b33      	ldr	r3, [pc, #204]	@ (8005ea4 <main+0x40c>)
 8005dd8:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005ddc:	2201      	movs	r2, #1
 8005dde:	2104      	movs	r1, #4
 8005de0:	482e      	ldr	r0, [pc, #184]	@ (8005e9c <main+0x404>)
 8005de2:	f003 f9f5 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005de6:	2200      	movs	r2, #0
 8005de8:	2104      	movs	r1, #4
 8005dea:	482c      	ldr	r0, [pc, #176]	@ (8005e9c <main+0x404>)
 8005dec:	f003 f9f0 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005df0:	4b2b      	ldr	r3, [pc, #172]	@ (8005ea0 <main+0x408>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fd fba9 	bl	800354c <INA229_getDIETEMP_C>
 8005dfa:	eef0 7a40 	vmov.f32	s15, s0
 8005dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8005ea8 <main+0x410>)
 8005e00:	edc3 7a00 	vstr	s15, [r3]

//

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005e04:	2201      	movs	r2, #1
 8005e06:	2104      	movs	r1, #4
 8005e08:	4824      	ldr	r0, [pc, #144]	@ (8005e9c <main+0x404>)
 8005e0a:	f003 f9e1 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005e0e:	200a      	movs	r0, #10
 8005e10:	f002 fb36 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005e14:	2300      	movs	r3, #0
 8005e16:	2210      	movs	r2, #16
 8005e18:	2121      	movs	r1, #33	@ 0x21
 8005e1a:	481d      	ldr	r0, [pc, #116]	@ (8005e90 <main+0x3f8>)
 8005e1c:	f7fb f915 	bl	800104a <Expander_SetPinState>
HAL_Delay(2000);
 8005e20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005e24:	f002 fb2c 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 3.4f);
 8005e28:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 8005eb4 <main+0x41c>
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	4818      	ldr	r0, [pc, #96]	@ (8005e90 <main+0x3f8>)
 8005e30:	f7fb facc 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005e34:	2301      	movs	r3, #1
 8005e36:	2210      	movs	r2, #16
 8005e38:	2121      	movs	r1, #33	@ 0x21
 8005e3a:	4815      	ldr	r0, [pc, #84]	@ (8005e90 <main+0x3f8>)
 8005e3c:	f7fb f905 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005e40:	2200      	movs	r2, #0
 8005e42:	2104      	movs	r1, #4
 8005e44:	4815      	ldr	r0, [pc, #84]	@ (8005e9c <main+0x404>)
 8005e46:	f003 f9c3 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005e4a:	4b15      	ldr	r3, [pc, #84]	@ (8005ea0 <main+0x408>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fd fb1e 	bl	8003490 <INA229_getVBUS_V>
 8005e54:	eef0 7a40 	vmov.f32	s15, s0
 8005e58:	4b12      	ldr	r3, [pc, #72]	@ (8005ea4 <main+0x40c>)
 8005e5a:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005e5e:	2201      	movs	r2, #1
 8005e60:	2104      	movs	r1, #4
 8005e62:	480e      	ldr	r0, [pc, #56]	@ (8005e9c <main+0x404>)
 8005e64:	f003 f9b4 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2104      	movs	r1, #4
 8005e6c:	e024      	b.n	8005eb8 <main+0x420>
 8005e6e:	bf00      	nop
 8005e70:	20000808 	.word	0x20000808
 8005e74:	200013e8 	.word	0x200013e8
 8005e78:	20000812 	.word	0x20000812
 8005e7c:	20000814 	.word	0x20000814
 8005e80:	20000818 	.word	0x20000818
 8005e84:	200013ec 	.word	0x200013ec
 8005e88:	2000080c 	.word	0x2000080c
 8005e8c:	200011e0 	.word	0x200011e0
 8005e90:	20000eb8 	.word	0x20000eb8
 8005e94:	20000f0c 	.word	0x20000f0c
 8005e98:	200007f0 	.word	0x200007f0
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	0800db68 	.word	0x0800db68
 8005ea4:	20000d44 	.word	0x20000d44
 8005ea8:	20000d48 	.word	0x20000d48
 8005eac:	40333333 	.word	0x40333333
 8005eb0:	40533333 	.word	0x40533333
 8005eb4:	4059999a 	.word	0x4059999a
 8005eb8:	48d3      	ldr	r0, [pc, #844]	@ (8006208 <main+0x770>)
 8005eba:	f003 f989 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005ebe:	4bd3      	ldr	r3, [pc, #844]	@ (800620c <main+0x774>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fd fb42 	bl	800354c <INA229_getDIETEMP_C>
 8005ec8:	eef0 7a40 	vmov.f32	s15, s0
 8005ecc:	4bd0      	ldr	r3, [pc, #832]	@ (8006210 <main+0x778>)
 8005ece:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	2104      	movs	r1, #4
 8005ed6:	48cc      	ldr	r0, [pc, #816]	@ (8006208 <main+0x770>)
 8005ed8:	f003 f97a 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005edc:	200a      	movs	r0, #10
 8005ede:	f002 facf 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	2121      	movs	r1, #33	@ 0x21
 8005ee8:	48ca      	ldr	r0, [pc, #808]	@ (8006214 <main+0x77c>)
 8005eea:	f7fb f8ae 	bl	800104a <Expander_SetPinState>

HAL_Delay(2000);
 8005eee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005ef2:	f002 fac5 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 3.6f);
 8005ef6:	ed9f 0ac8 	vldr	s0, [pc, #800]	@ 8006218 <main+0x780>
 8005efa:	2100      	movs	r1, #0
 8005efc:	48c5      	ldr	r0, [pc, #788]	@ (8006214 <main+0x77c>)
 8005efe:	f7fb fa65 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005f02:	2301      	movs	r3, #1
 8005f04:	2210      	movs	r2, #16
 8005f06:	2121      	movs	r1, #33	@ 0x21
 8005f08:	48c2      	ldr	r0, [pc, #776]	@ (8006214 <main+0x77c>)
 8005f0a:	f7fb f89e 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005f0e:	2200      	movs	r2, #0
 8005f10:	2104      	movs	r1, #4
 8005f12:	48bd      	ldr	r0, [pc, #756]	@ (8006208 <main+0x770>)
 8005f14:	f003 f95c 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005f18:	4bbc      	ldr	r3, [pc, #752]	@ (800620c <main+0x774>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fd fab7 	bl	8003490 <INA229_getVBUS_V>
 8005f22:	eef0 7a40 	vmov.f32	s15, s0
 8005f26:	4bbd      	ldr	r3, [pc, #756]	@ (800621c <main+0x784>)
 8005f28:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	2104      	movs	r1, #4
 8005f30:	48b5      	ldr	r0, [pc, #724]	@ (8006208 <main+0x770>)
 8005f32:	f003 f94d 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005f36:	2200      	movs	r2, #0
 8005f38:	2104      	movs	r1, #4
 8005f3a:	48b3      	ldr	r0, [pc, #716]	@ (8006208 <main+0x770>)
 8005f3c:	f003 f948 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005f40:	4bb2      	ldr	r3, [pc, #712]	@ (800620c <main+0x774>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fd fb01 	bl	800354c <INA229_getDIETEMP_C>
 8005f4a:	eef0 7a40 	vmov.f32	s15, s0
 8005f4e:	4bb0      	ldr	r3, [pc, #704]	@ (8006210 <main+0x778>)
 8005f50:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005f54:	2201      	movs	r2, #1
 8005f56:	2104      	movs	r1, #4
 8005f58:	48ab      	ldr	r0, [pc, #684]	@ (8006208 <main+0x770>)
 8005f5a:	f003 f939 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005f5e:	200a      	movs	r0, #10
 8005f60:	f002 fa8e 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005f64:	2300      	movs	r3, #0
 8005f66:	2210      	movs	r2, #16
 8005f68:	2121      	movs	r1, #33	@ 0x21
 8005f6a:	48aa      	ldr	r0, [pc, #680]	@ (8006214 <main+0x77c>)
 8005f6c:	f7fb f86d 	bl	800104a <Expander_SetPinState>
HAL_Delay(2000);
 8005f70:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005f74:	f002 fa84 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 4.0f);
 8005f78:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	48a5      	ldr	r0, [pc, #660]	@ (8006214 <main+0x77c>)
 8005f80:	f7fb fa24 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005f84:	2301      	movs	r3, #1
 8005f86:	2210      	movs	r2, #16
 8005f88:	2121      	movs	r1, #33	@ 0x21
 8005f8a:	48a2      	ldr	r0, [pc, #648]	@ (8006214 <main+0x77c>)
 8005f8c:	f7fb f85d 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005f90:	2200      	movs	r2, #0
 8005f92:	2104      	movs	r1, #4
 8005f94:	489c      	ldr	r0, [pc, #624]	@ (8006208 <main+0x770>)
 8005f96:	f003 f91b 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 8005f9a:	4b9c      	ldr	r3, [pc, #624]	@ (800620c <main+0x774>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fd fa76 	bl	8003490 <INA229_getVBUS_V>
 8005fa4:	eef0 7a40 	vmov.f32	s15, s0
 8005fa8:	4b9c      	ldr	r3, [pc, #624]	@ (800621c <main+0x784>)
 8005faa:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005fae:	2201      	movs	r2, #1
 8005fb0:	2104      	movs	r1, #4
 8005fb2:	4895      	ldr	r0, [pc, #596]	@ (8006208 <main+0x770>)
 8005fb4:	f003 f90c 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8005fb8:	2200      	movs	r2, #0
 8005fba:	2104      	movs	r1, #4
 8005fbc:	4892      	ldr	r0, [pc, #584]	@ (8006208 <main+0x770>)
 8005fbe:	f003 f907 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8005fc2:	4b92      	ldr	r3, [pc, #584]	@ (800620c <main+0x774>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7fd fac0 	bl	800354c <INA229_getDIETEMP_C>
 8005fcc:	eef0 7a40 	vmov.f32	s15, s0
 8005fd0:	4b8f      	ldr	r3, [pc, #572]	@ (8006210 <main+0x778>)
 8005fd2:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	2104      	movs	r1, #4
 8005fda:	488b      	ldr	r0, [pc, #556]	@ (8006208 <main+0x770>)
 8005fdc:	f003 f8f8 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8005fe0:	200a      	movs	r0, #10
 8005fe2:	f002 fa4d 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	2210      	movs	r2, #16
 8005fea:	2121      	movs	r1, #33	@ 0x21
 8005fec:	4889      	ldr	r0, [pc, #548]	@ (8006214 <main+0x77c>)
 8005fee:	f7fb f82c 	bl	800104a <Expander_SetPinState>

HAL_Delay(2000);
 8005ff2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005ff6:	f002 fa43 	bl	8008480 <HAL_Delay>
Set_Output_Voltage(&hi2c2, CELL_1, 4.2f);
 8005ffa:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8006220 <main+0x788>
 8005ffe:	2100      	movs	r1, #0
 8006000:	4884      	ldr	r0, [pc, #528]	@ (8006214 <main+0x77c>)
 8006002:	f7fb f9e3 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8006006:	2301      	movs	r3, #1
 8006008:	2210      	movs	r2, #16
 800600a:	2121      	movs	r1, #33	@ 0x21
 800600c:	4881      	ldr	r0, [pc, #516]	@ (8006214 <main+0x77c>)
 800600e:	f7fb f81c 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 8006012:	2200      	movs	r2, #0
 8006014:	2104      	movs	r1, #4
 8006016:	487c      	ldr	r0, [pc, #496]	@ (8006208 <main+0x770>)
 8006018:	f003 f8da 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_01 = INA229_getVBUS_V(INA229_0);
 800601c:	4b7b      	ldr	r3, [pc, #492]	@ (800620c <main+0x774>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f7fd fa35 	bl	8003490 <INA229_getVBUS_V>
 8006026:	eef0 7a40 	vmov.f32	s15, s0
 800602a:	4b7c      	ldr	r3, [pc, #496]	@ (800621c <main+0x784>)
 800602c:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8006030:	2201      	movs	r2, #1
 8006032:	2104      	movs	r1, #4
 8006034:	4874      	ldr	r0, [pc, #464]	@ (8006208 <main+0x770>)
 8006036:	f003 f8cb 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 800603a:	2200      	movs	r2, #0
 800603c:	2104      	movs	r1, #4
 800603e:	4872      	ldr	r0, [pc, #456]	@ (8006208 <main+0x770>)
 8006040:	f003 f8c6 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 8006044:	4b71      	ldr	r3, [pc, #452]	@ (800620c <main+0x774>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4618      	mov	r0, r3
 800604a:	f7fd fa7f 	bl	800354c <INA229_getDIETEMP_C>
 800604e:	eef0 7a40 	vmov.f32	s15, s0
 8006052:	4b6f      	ldr	r3, [pc, #444]	@ (8006210 <main+0x778>)
 8006054:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 8006058:	2201      	movs	r2, #1
 800605a:	2104      	movs	r1, #4
 800605c:	486a      	ldr	r0, [pc, #424]	@ (8006208 <main+0x770>)
 800605e:	f003 f8b7 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006062:	200a      	movs	r0, #10
 8006064:	f002 fa0c 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8006068:	2300      	movs	r3, #0
 800606a:	2210      	movs	r2, #16
 800606c:	2121      	movs	r1, #33	@ 0x21
 800606e:	4869      	ldr	r0, [pc, #420]	@ (8006214 <main+0x77c>)
 8006070:	f7fa ffeb 	bl	800104a <Expander_SetPinState>

HAL_Delay(2000);
 8006074:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8006078:	f002 fa02 	bl	8008480 <HAL_Delay>
///////////////////////////////////////////////////////////////////

Set_Output_Voltage(&hi2c2, CELL_2, 3.3f);
 800607c:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 8006224 <main+0x78c>
 8006080:	2101      	movs	r1, #1
 8006082:	4864      	ldr	r0, [pc, #400]	@ (8006214 <main+0x77c>)
 8006084:	f7fb f9a2 	bl	80013cc <Set_Output_Voltage>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 8006088:	2301      	movs	r3, #1
 800608a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800608e:	2121      	movs	r1, #33	@ 0x21
 8006090:	4860      	ldr	r0, [pc, #384]	@ (8006214 <main+0x77c>)
 8006092:	f7fa ffda 	bl	800104a <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 8006096:	2200      	movs	r2, #0
 8006098:	2108      	movs	r1, #8
 800609a:	485b      	ldr	r0, [pc, #364]	@ (8006208 <main+0x770>)
 800609c:	f003 f898 	bl	80091d0 <HAL_GPIO_WritePin>


//
		  busVoltage_02 = INA229_getVBUS_V(INA229_1);
 80060a0:	4b61      	ldr	r3, [pc, #388]	@ (8006228 <main+0x790>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fd f9f3 	bl	8003490 <INA229_getVBUS_V>
 80060aa:	eef0 7a40 	vmov.f32	s15, s0
 80060ae:	4b5f      	ldr	r3, [pc, #380]	@ (800622c <main+0x794>)
 80060b0:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 80060b4:	2201      	movs	r2, #1
 80060b6:	2108      	movs	r1, #8
 80060b8:	4853      	ldr	r0, [pc, #332]	@ (8006208 <main+0x770>)
 80060ba:	f003 f889 	bl	80091d0 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 80060be:	2200      	movs	r2, #0
 80060c0:	2108      	movs	r1, #8
 80060c2:	4851      	ldr	r0, [pc, #324]	@ (8006208 <main+0x770>)
 80060c4:	f003 f884 	bl	80091d0 <HAL_GPIO_WritePin>
//

		  temperatureC_02 = INA229_getDIETEMP_C(INA229_1);
 80060c8:	4b57      	ldr	r3, [pc, #348]	@ (8006228 <main+0x790>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fd fa3d 	bl	800354c <INA229_getDIETEMP_C>
 80060d2:	eef0 7a40 	vmov.f32	s15, s0
 80060d6:	4b56      	ldr	r3, [pc, #344]	@ (8006230 <main+0x798>)
 80060d8:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 80060dc:	2201      	movs	r2, #1
 80060de:	2108      	movs	r1, #8
 80060e0:	4849      	ldr	r0, [pc, #292]	@ (8006208 <main+0x770>)
 80060e2:	f003 f875 	bl	80091d0 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 80060e6:	200a      	movs	r0, #10
 80060e8:	f002 f9ca 	bl	8008480 <HAL_Delay>

	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 80060ec:	2300      	movs	r3, #0
 80060ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060f2:	2121      	movs	r1, #33	@ 0x21
 80060f4:	4847      	ldr	r0, [pc, #284]	@ (8006214 <main+0x77c>)
 80060f6:	f7fa ffa8 	bl	800104a <Expander_SetPinState>

	  ///////////////////////////////////////////////////////////////////
	 ///////////////////////////////////////////////////////////////////

			  Set_Output_Voltage(&hi2c2, CELL_3, 4.0f);
 80060fa:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80060fe:	2102      	movs	r1, #2
 8006100:	4844      	ldr	r0, [pc, #272]	@ (8006214 <main+0x77c>)
 8006102:	f7fb f963 	bl	80013cc <Set_Output_Voltage>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 8006106:	2301      	movs	r3, #1
 8006108:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800610c:	2121      	movs	r1, #33	@ 0x21
 800610e:	4841      	ldr	r0, [pc, #260]	@ (8006214 <main+0x77c>)
 8006110:	f7fa ff9b 	bl	800104a <Expander_SetPinState>

			  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 8006114:	2200      	movs	r2, #0
 8006116:	2110      	movs	r1, #16
 8006118:	483b      	ldr	r0, [pc, #236]	@ (8006208 <main+0x770>)
 800611a:	f003 f859 	bl	80091d0 <HAL_GPIO_WritePin>

			  		  busVoltage_03 = INA229_getVBUS_V(INA229_2);
 800611e:	4b45      	ldr	r3, [pc, #276]	@ (8006234 <main+0x79c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4618      	mov	r0, r3
 8006124:	f7fd f9b4 	bl	8003490 <INA229_getVBUS_V>
 8006128:	eef0 7a40 	vmov.f32	s15, s0
 800612c:	4b42      	ldr	r3, [pc, #264]	@ (8006238 <main+0x7a0>)
 800612e:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(10);
			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 8006132:	2201      	movs	r2, #1
 8006134:	2110      	movs	r1, #16
 8006136:	4834      	ldr	r0, [pc, #208]	@ (8006208 <main+0x770>)
 8006138:	f003 f84a 	bl	80091d0 <HAL_GPIO_WritePin>



			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 800613c:	2200      	movs	r2, #0
 800613e:	2110      	movs	r1, #16
 8006140:	4831      	ldr	r0, [pc, #196]	@ (8006208 <main+0x770>)
 8006142:	f003 f845 	bl	80091d0 <HAL_GPIO_WritePin>
			  //
			  		  temperatureC_03 = INA229_getDIETEMP_C(INA229_2);
 8006146:	4b3b      	ldr	r3, [pc, #236]	@ (8006234 <main+0x79c>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f7fd f9fe 	bl	800354c <INA229_getDIETEMP_C>
 8006150:	eef0 7a40 	vmov.f32	s15, s0
 8006154:	4b39      	ldr	r3, [pc, #228]	@ (800623c <main+0x7a4>)
 8006156:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(10);
			  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 800615a:	2201      	movs	r2, #1
 800615c:	2110      	movs	r1, #16
 800615e:	482a      	ldr	r0, [pc, #168]	@ (8006208 <main+0x770>)
 8006160:	f003 f836 	bl	80091d0 <HAL_GPIO_WritePin>
			  	  HAL_Delay(10);
 8006164:	200a      	movs	r0, #10
 8006166:	f002 f98b 	bl	8008480 <HAL_Delay>
			  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 800616a:	2300      	movs	r3, #0
 800616c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006170:	2121      	movs	r1, #33	@ 0x21
 8006172:	4828      	ldr	r0, [pc, #160]	@ (8006214 <main+0x77c>)
 8006174:	f7fa ff69 	bl	800104a <Expander_SetPinState>
			  	  ///////////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c2, CELL_4, 3.6f);
 8006178:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8006218 <main+0x780>
 800617c:	2103      	movs	r1, #3
 800617e:	4825      	ldr	r0, [pc, #148]	@ (8006214 <main+0x77c>)
 8006180:	f7fb f924 	bl	80013cc <Set_Output_Voltage>

				  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 8006184:	2301      	movs	r3, #1
 8006186:	2210      	movs	r2, #16
 8006188:	2122      	movs	r1, #34	@ 0x22
 800618a:	4822      	ldr	r0, [pc, #136]	@ (8006214 <main+0x77c>)
 800618c:	f7fa ff5d 	bl	800104a <Expander_SetPinState>

				  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 8006190:	2200      	movs	r2, #0
 8006192:	2120      	movs	r1, #32
 8006194:	481c      	ldr	r0, [pc, #112]	@ (8006208 <main+0x770>)
 8006196:	f003 f81b 	bl	80091d0 <HAL_GPIO_WritePin>

				  		  busVoltage_04 = INA229_getVBUS_V(INA229_3);
 800619a:	4b29      	ldr	r3, [pc, #164]	@ (8006240 <main+0x7a8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4618      	mov	r0, r3
 80061a0:	f7fd f976 	bl	8003490 <INA229_getVBUS_V>
 80061a4:	eef0 7a40 	vmov.f32	s15, s0
 80061a8:	4b26      	ldr	r3, [pc, #152]	@ (8006244 <main+0x7ac>)
 80061aa:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(10);
				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 80061ae:	2201      	movs	r2, #1
 80061b0:	2120      	movs	r1, #32
 80061b2:	4815      	ldr	r0, [pc, #84]	@ (8006208 <main+0x770>)
 80061b4:	f003 f80c 	bl	80091d0 <HAL_GPIO_WritePin>



				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 80061b8:	2200      	movs	r2, #0
 80061ba:	2120      	movs	r1, #32
 80061bc:	4812      	ldr	r0, [pc, #72]	@ (8006208 <main+0x770>)
 80061be:	f003 f807 	bl	80091d0 <HAL_GPIO_WritePin>
				  //
				  		  temperatureC_04 = INA229_getDIETEMP_C(INA229_3);
 80061c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006240 <main+0x7a8>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fd f9c0 	bl	800354c <INA229_getDIETEMP_C>
 80061cc:	eef0 7a40 	vmov.f32	s15, s0
 80061d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006248 <main+0x7b0>)
 80061d2:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(10);
				  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 80061d6:	2201      	movs	r2, #1
 80061d8:	2120      	movs	r1, #32
 80061da:	480b      	ldr	r0, [pc, #44]	@ (8006208 <main+0x770>)
 80061dc:	f002 fff8 	bl	80091d0 <HAL_GPIO_WritePin>
				  	HAL_Delay(10);
 80061e0:	200a      	movs	r0, #10
 80061e2:	f002 f94d 	bl	8008480 <HAL_Delay>
				  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 80061e6:	2300      	movs	r3, #0
 80061e8:	2210      	movs	r2, #16
 80061ea:	2122      	movs	r1, #34	@ 0x22
 80061ec:	4809      	ldr	r0, [pc, #36]	@ (8006214 <main+0x77c>)
 80061ee:	f7fa ff2c 	bl	800104a <Expander_SetPinState>
				  	  ///////////////////////////////////////////////////////////////////

					  Set_Output_Voltage(&hi2c2, CELL_5, 2.5f);
 80061f2:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 80061f6:	2104      	movs	r1, #4
 80061f8:	4806      	ldr	r0, [pc, #24]	@ (8006214 <main+0x77c>)
 80061fa:	f7fb f8e7 	bl	80013cc <Set_Output_Voltage>

					  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 80061fe:	2301      	movs	r3, #1
 8006200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006204:	2122      	movs	r1, #34	@ 0x22
 8006206:	e021      	b.n	800624c <main+0x7b4>
 8006208:	40021000 	.word	0x40021000
 800620c:	0800db68 	.word	0x0800db68
 8006210:	20000d48 	.word	0x20000d48
 8006214:	20000eb8 	.word	0x20000eb8
 8006218:	40666666 	.word	0x40666666
 800621c:	20000d44 	.word	0x20000d44
 8006220:	40866666 	.word	0x40866666
 8006224:	40533333 	.word	0x40533333
 8006228:	0800db6c 	.word	0x0800db6c
 800622c:	20000d4c 	.word	0x20000d4c
 8006230:	20000d50 	.word	0x20000d50
 8006234:	0800db70 	.word	0x0800db70
 8006238:	20000d54 	.word	0x20000d54
 800623c:	20000d58 	.word	0x20000d58
 8006240:	0800db74 	.word	0x0800db74
 8006244:	20000d5c 	.word	0x20000d5c
 8006248:	20000d60 	.word	0x20000d60
 800624c:	48d8      	ldr	r0, [pc, #864]	@ (80065b0 <main+0xb18>)
 800624e:	f7fa fefc 	bl	800104a <Expander_SetPinState>
					  HAL_Delay(10);
 8006252:	200a      	movs	r0, #10
 8006254:	f002 f914 	bl	8008480 <HAL_Delay>
					  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 8006258:	2200      	movs	r2, #0
 800625a:	2140      	movs	r1, #64	@ 0x40
 800625c:	48d5      	ldr	r0, [pc, #852]	@ (80065b4 <main+0xb1c>)
 800625e:	f002 ffb7 	bl	80091d0 <HAL_GPIO_WritePin>
					  HAL_Delay(10);
 8006262:	200a      	movs	r0, #10
 8006264:	f002 f90c 	bl	8008480 <HAL_Delay>
					  		  busVoltage_05 = INA229_getVBUS_V(INA229_4);
 8006268:	4bd3      	ldr	r3, [pc, #844]	@ (80065b8 <main+0xb20>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4618      	mov	r0, r3
 800626e:	f7fd f90f 	bl	8003490 <INA229_getVBUS_V>
 8006272:	eef0 7a40 	vmov.f32	s15, s0
 8006276:	4bd1      	ldr	r3, [pc, #836]	@ (80065bc <main+0xb24>)
 8006278:	edc3 7a00 	vstr	s15, [r3]
					  		HAL_Delay(10);
 800627c:	200a      	movs	r0, #10
 800627e:	f002 f8ff 	bl	8008480 <HAL_Delay>
					  //
					  //HAL_Delay(10);
					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 8006282:	2201      	movs	r2, #1
 8006284:	2140      	movs	r1, #64	@ 0x40
 8006286:	48cb      	ldr	r0, [pc, #812]	@ (80065b4 <main+0xb1c>)
 8006288:	f002 ffa2 	bl	80091d0 <HAL_GPIO_WritePin>
					  		  HAL_Delay(10);
 800628c:	200a      	movs	r0, #10
 800628e:	f002 f8f7 	bl	8008480 <HAL_Delay>


					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 8006292:	2200      	movs	r2, #0
 8006294:	2140      	movs	r1, #64	@ 0x40
 8006296:	48c7      	ldr	r0, [pc, #796]	@ (80065b4 <main+0xb1c>)
 8006298:	f002 ff9a 	bl	80091d0 <HAL_GPIO_WritePin>
					  //
					  		  temperatureC_05 = INA229_getDIETEMP_C(INA229_4);
 800629c:	4bc6      	ldr	r3, [pc, #792]	@ (80065b8 <main+0xb20>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7fd f953 	bl	800354c <INA229_getDIETEMP_C>
 80062a6:	eef0 7a40 	vmov.f32	s15, s0
 80062aa:	4bc5      	ldr	r3, [pc, #788]	@ (80065c0 <main+0xb28>)
 80062ac:	edc3 7a00 	vstr	s15, [r3]

					  //
					  //HAL_Delay(10);
					  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 80062b0:	2201      	movs	r2, #1
 80062b2:	2140      	movs	r1, #64	@ 0x40
 80062b4:	48bf      	ldr	r0, [pc, #764]	@ (80065b4 <main+0xb1c>)
 80062b6:	f002 ff8b 	bl	80091d0 <HAL_GPIO_WritePin>
					  	HAL_Delay(10);
 80062ba:	200a      	movs	r0, #10
 80062bc:	f002 f8e0 	bl	8008480 <HAL_Delay>
					  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 80062c0:	2300      	movs	r3, #0
 80062c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062c6:	2122      	movs	r1, #34	@ 0x22
 80062c8:	48b9      	ldr	r0, [pc, #740]	@ (80065b0 <main+0xb18>)
 80062ca:	f7fa febe 	bl	800104a <Expander_SetPinState>
					  	  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_6, 3.6f);
 80062ce:	ed9f 0abd 	vldr	s0, [pc, #756]	@ 80065c4 <main+0xb2c>
 80062d2:	2105      	movs	r1, #5
 80062d4:	48b6      	ldr	r0, [pc, #728]	@ (80065b0 <main+0xb18>)
 80062d6:	f7fb f879 	bl	80013cc <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 80062da:	2301      	movs	r3, #1
 80062dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062e0:	2122      	movs	r1, #34	@ 0x22
 80062e2:	48b3      	ldr	r0, [pc, #716]	@ (80065b0 <main+0xb18>)
 80062e4:	f7fa feb1 	bl	800104a <Expander_SetPinState>
						  HAL_Delay(10);
 80062e8:	200a      	movs	r0, #10
 80062ea:	f002 f8c9 	bl	8008480 <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 80062ee:	2200      	movs	r2, #0
 80062f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80062f4:	48b4      	ldr	r0, [pc, #720]	@ (80065c8 <main+0xb30>)
 80062f6:	f002 ff6b 	bl	80091d0 <HAL_GPIO_WritePin>
						  HAL_Delay(10);
 80062fa:	200a      	movs	r0, #10
 80062fc:	f002 f8c0 	bl	8008480 <HAL_Delay>
						  		  busVoltage_06 = INA229_getVBUS_V(INA229_5);
 8006300:	4bb2      	ldr	r3, [pc, #712]	@ (80065cc <main+0xb34>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4618      	mov	r0, r3
 8006306:	f7fd f8c3 	bl	8003490 <INA229_getVBUS_V>
 800630a:	eef0 7a40 	vmov.f32	s15, s0
 800630e:	4bb0      	ldr	r3, [pc, #704]	@ (80065d0 <main+0xb38>)
 8006310:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 8006314:	200a      	movs	r0, #10
 8006316:	f002 f8b3 	bl	8008480 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 800631a:	2201      	movs	r2, #1
 800631c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006320:	48a9      	ldr	r0, [pc, #676]	@ (80065c8 <main+0xb30>)
 8006322:	f002 ff55 	bl	80091d0 <HAL_GPIO_WritePin>
						  		  HAL_Delay(10);
 8006326:	200a      	movs	r0, #10
 8006328:	f002 f8aa 	bl	8008480 <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 800632c:	2200      	movs	r2, #0
 800632e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006332:	48a5      	ldr	r0, [pc, #660]	@ (80065c8 <main+0xb30>)
 8006334:	f002 ff4c 	bl	80091d0 <HAL_GPIO_WritePin>
						  //
						  		  temperatureC_06 = INA229_getDIETEMP_C(INA229_5);
 8006338:	4ba4      	ldr	r3, [pc, #656]	@ (80065cc <main+0xb34>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4618      	mov	r0, r3
 800633e:	f7fd f905 	bl	800354c <INA229_getDIETEMP_C>
 8006342:	eef0 7a40 	vmov.f32	s15, s0
 8006346:	4ba3      	ldr	r3, [pc, #652]	@ (80065d4 <main+0xb3c>)
 8006348:	edc3 7a00 	vstr	s15, [r3]

						  //
						  //HAL_Delay(10);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 800634c:	2201      	movs	r2, #1
 800634e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006352:	489d      	ldr	r0, [pc, #628]	@ (80065c8 <main+0xb30>)
 8006354:	f002 ff3c 	bl	80091d0 <HAL_GPIO_WritePin>
						  	HAL_Delay(10);
 8006358:	200a      	movs	r0, #10
 800635a:	f002 f891 	bl	8008480 <HAL_Delay>
						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 800635e:	2300      	movs	r3, #0
 8006360:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006364:	2122      	movs	r1, #34	@ 0x22
 8006366:	4892      	ldr	r0, [pc, #584]	@ (80065b0 <main+0xb18>)
 8006368:	f7fa fe6f 	bl	800104a <Expander_SetPinState>
						  	  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_7, 4.0f);
 800636c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006370:	2106      	movs	r1, #6
 8006372:	488f      	ldr	r0, [pc, #572]	@ (80065b0 <main+0xb18>)
 8006374:	f7fb f82a 	bl	80013cc <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8006378:	2301      	movs	r3, #1
 800637a:	2210      	movs	r2, #16
 800637c:	2123      	movs	r1, #35	@ 0x23
 800637e:	488c      	ldr	r0, [pc, #560]	@ (80065b0 <main+0xb18>)
 8006380:	f7fa fe63 	bl	800104a <Expander_SetPinState>
							  HAL_Delay(10);
 8006384:	200a      	movs	r0, #10
 8006386:	f002 f87b 	bl	8008480 <HAL_Delay>
							  HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
 800638a:	2200      	movs	r2, #0
 800638c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006390:	4891      	ldr	r0, [pc, #580]	@ (80065d8 <main+0xb40>)
 8006392:	f002 ff1d 	bl	80091d0 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8006396:	200a      	movs	r0, #10
 8006398:	f002 f872 	bl	8008480 <HAL_Delay>
							  		  busVoltage_07 = INA229_getVBUS_V(INA229_6);
 800639c:	4b8f      	ldr	r3, [pc, #572]	@ (80065dc <main+0xb44>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7fd f875 	bl	8003490 <INA229_getVBUS_V>
 80063a6:	eef0 7a40 	vmov.f32	s15, s0
 80063aa:	4b8d      	ldr	r3, [pc, #564]	@ (80065e0 <main+0xb48>)
 80063ac:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 80063b0:	200a      	movs	r0, #10
 80063b2:	f002 f865 	bl	8008480 <HAL_Delay>
							  //
							  //HAL_Delay(10);
							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
 80063b6:	2201      	movs	r2, #1
 80063b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063bc:	4886      	ldr	r0, [pc, #536]	@ (80065d8 <main+0xb40>)
 80063be:	f002 ff07 	bl	80091d0 <HAL_GPIO_WritePin>
							  		  HAL_Delay(10);
 80063c2:	200a      	movs	r0, #10
 80063c4:	f002 f85c 	bl	8008480 <HAL_Delay>


							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
 80063c8:	2200      	movs	r2, #0
 80063ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063ce:	4882      	ldr	r0, [pc, #520]	@ (80065d8 <main+0xb40>)
 80063d0:	f002 fefe 	bl	80091d0 <HAL_GPIO_WritePin>
							  //
							  		  temperatureC_07 = INA229_getDIETEMP_C(INA229_6);
 80063d4:	4b81      	ldr	r3, [pc, #516]	@ (80065dc <main+0xb44>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4618      	mov	r0, r3
 80063da:	f7fd f8b7 	bl	800354c <INA229_getDIETEMP_C>
 80063de:	eef0 7a40 	vmov.f32	s15, s0
 80063e2:	4b80      	ldr	r3, [pc, #512]	@ (80065e4 <main+0xb4c>)
 80063e4:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(10);
							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
 80063e8:	2201      	movs	r2, #1
 80063ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063ee:	487a      	ldr	r0, [pc, #488]	@ (80065d8 <main+0xb40>)
 80063f0:	f002 feee 	bl	80091d0 <HAL_GPIO_WritePin>
							  	  HAL_Delay(10);
 80063f4:	200a      	movs	r0, #10
 80063f6:	f002 f843 	bl	8008480 <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 80063fa:	2300      	movs	r3, #0
 80063fc:	2210      	movs	r2, #16
 80063fe:	2123      	movs	r1, #35	@ 0x23
 8006400:	486b      	ldr	r0, [pc, #428]	@ (80065b0 <main+0xb18>)
 8006402:	f7fa fe22 	bl	800104a <Expander_SetPinState>

								  ////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_8, 2.5f);
 8006406:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 800640a:	2107      	movs	r1, #7
 800640c:	4868      	ldr	r0, [pc, #416]	@ (80065b0 <main+0xb18>)
 800640e:	f7fa ffdd 	bl	80013cc <Set_Output_Voltage>
					Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 8006412:	2301      	movs	r3, #1
 8006414:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006418:	2123      	movs	r1, #35	@ 0x23
 800641a:	4865      	ldr	r0, [pc, #404]	@ (80065b0 <main+0xb18>)
 800641c:	f7fa fe15 	bl	800104a <Expander_SetPinState>
					HAL_Delay(10);
 8006420:	200a      	movs	r0, #10
 8006422:	f002 f82d 	bl	8008480 <HAL_Delay>
								  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 8006426:	2200      	movs	r2, #0
 8006428:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800642c:	4866      	ldr	r0, [pc, #408]	@ (80065c8 <main+0xb30>)
 800642e:	f002 fecf 	bl	80091d0 <HAL_GPIO_WritePin>
					//
							  busVoltage_08 = INA229_getVBUS_V(INA229_7);
 8006432:	4b6d      	ldr	r3, [pc, #436]	@ (80065e8 <main+0xb50>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4618      	mov	r0, r3
 8006438:	f7fd f82a 	bl	8003490 <INA229_getVBUS_V>
 800643c:	eef0 7a40 	vmov.f32	s15, s0
 8006440:	4b6a      	ldr	r3, [pc, #424]	@ (80065ec <main+0xb54>)
 8006442:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 8006446:	2201      	movs	r2, #1
 8006448:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800644c:	485e      	ldr	r0, [pc, #376]	@ (80065c8 <main+0xb30>)
 800644e:	f002 febf 	bl	80091d0 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8006452:	200a      	movs	r0, #10
 8006454:	f002 f814 	bl	8008480 <HAL_Delay>


							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 8006458:	2200      	movs	r2, #0
 800645a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800645e:	485a      	ldr	r0, [pc, #360]	@ (80065c8 <main+0xb30>)
 8006460:	f002 feb6 	bl	80091d0 <HAL_GPIO_WritePin>
					//
							  temperatureC_08 = INA229_getDIETEMP_C(INA229_7);
 8006464:	4b60      	ldr	r3, [pc, #384]	@ (80065e8 <main+0xb50>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4618      	mov	r0, r3
 800646a:	f7fd f86f 	bl	800354c <INA229_getDIETEMP_C>
 800646e:	eef0 7a40 	vmov.f32	s15, s0
 8006472:	4b5f      	ldr	r3, [pc, #380]	@ (80065f0 <main+0xb58>)
 8006474:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
						  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 8006478:	2201      	movs	r2, #1
 800647a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800647e:	4852      	ldr	r0, [pc, #328]	@ (80065c8 <main+0xb30>)
 8006480:	f002 fea6 	bl	80091d0 <HAL_GPIO_WritePin>
						  HAL_Delay(10);
 8006484:	200a      	movs	r0, #10
 8006486:	f001 fffb 	bl	8008480 <HAL_Delay>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 800648a:	2300      	movs	r3, #0
 800648c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006490:	2123      	movs	r1, #35	@ 0x23
 8006492:	4847      	ldr	r0, [pc, #284]	@ (80065b0 <main+0xb18>)
 8006494:	f7fa fdd9 	bl	800104a <Expander_SetPinState>

						  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_9,3.6f);
 8006498:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 80065c4 <main+0xb2c>
 800649c:	2108      	movs	r1, #8
 800649e:	4844      	ldr	r0, [pc, #272]	@ (80065b0 <main+0xb18>)
 80064a0:	f7fa ff94 	bl	80013cc <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 80064a4:	2301      	movs	r3, #1
 80064a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80064aa:	2123      	movs	r1, #35	@ 0x23
 80064ac:	4840      	ldr	r0, [pc, #256]	@ (80065b0 <main+0xb18>)
 80064ae:	f7fa fdcc 	bl	800104a <Expander_SetPinState>
						  HAL_Delay(10);
 80064b2:	200a      	movs	r0, #10
 80064b4:	f001 ffe4 	bl	8008480 <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 80064b8:	2200      	movs	r2, #0
 80064ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80064be:	4842      	ldr	r0, [pc, #264]	@ (80065c8 <main+0xb30>)
 80064c0:	f002 fe86 	bl	80091d0 <HAL_GPIO_WritePin>

						  			HAL_Delay(10);
 80064c4:	200a      	movs	r0, #10
 80064c6:	f001 ffdb 	bl	8008480 <HAL_Delay>
						  //
						  		  busVoltage_09 = INA229_getVBUS_V(INA229_8);
 80064ca:	4b4a      	ldr	r3, [pc, #296]	@ (80065f4 <main+0xb5c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fc ffde 	bl	8003490 <INA229_getVBUS_V>
 80064d4:	eef0 7a40 	vmov.f32	s15, s0
 80064d8:	4b47      	ldr	r3, [pc, #284]	@ (80065f8 <main+0xb60>)
 80064da:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 80064de:	200a      	movs	r0, #10
 80064e0:	f001 ffce 	bl	8008480 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 80064e4:	2201      	movs	r2, #1
 80064e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80064ea:	4837      	ldr	r0, [pc, #220]	@ (80065c8 <main+0xb30>)
 80064ec:	f002 fe70 	bl	80091d0 <HAL_GPIO_WritePin>
						  		HAL_Delay(10);
 80064f0:	200a      	movs	r0, #10
 80064f2:	f001 ffc5 	bl	8008480 <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 80064f6:	2200      	movs	r2, #0
 80064f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80064fc:	4832      	ldr	r0, [pc, #200]	@ (80065c8 <main+0xb30>)
 80064fe:	f002 fe67 	bl	80091d0 <HAL_GPIO_WritePin>
						  //
						  		HAL_Delay(10);
 8006502:	200a      	movs	r0, #10
 8006504:	f001 ffbc 	bl	8008480 <HAL_Delay>
						  		  temperatureC_09 = INA229_getDIETEMP_C(INA229_8);
 8006508:	4b3a      	ldr	r3, [pc, #232]	@ (80065f4 <main+0xb5c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4618      	mov	r0, r3
 800650e:	f7fd f81d 	bl	800354c <INA229_getDIETEMP_C>
 8006512:	eef0 7a40 	vmov.f32	s15, s0
 8006516:	4b39      	ldr	r3, [pc, #228]	@ (80065fc <main+0xb64>)
 8006518:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 800651c:	200a      	movs	r0, #10
 800651e:	f001 ffaf 	bl	8008480 <HAL_Delay>
						  //
						  //HAL_Delay(10);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 8006522:	2201      	movs	r2, #1
 8006524:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006528:	4827      	ldr	r0, [pc, #156]	@ (80065c8 <main+0xb30>)
 800652a:	f002 fe51 	bl	80091d0 <HAL_GPIO_WritePin>
						  	  HAL_Delay(10);
 800652e:	200a      	movs	r0, #10
 8006530:	f001 ffa6 	bl	8008480 <HAL_Delay>

						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8006534:	2300      	movs	r3, #0
 8006536:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800653a:	2123      	movs	r1, #35	@ 0x23
 800653c:	481c      	ldr	r0, [pc, #112]	@ (80065b0 <main+0xb18>)
 800653e:	f7fa fd84 	bl	800104a <Expander_SetPinState>

						  	  ///////////////////////////////////////////////////////////////////

							  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_10, 4.0f);
 8006542:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006546:	2109      	movs	r1, #9
 8006548:	4819      	ldr	r0, [pc, #100]	@ (80065b0 <main+0xb18>)
 800654a:	f7fa ff3f 	bl	80013cc <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 800654e:	2301      	movs	r3, #1
 8006550:	2210      	movs	r2, #16
 8006552:	2124      	movs	r1, #36	@ 0x24
 8006554:	4816      	ldr	r0, [pc, #88]	@ (80065b0 <main+0xb18>)
 8006556:	f7fa fd78 	bl	800104a <Expander_SetPinState>

							  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 800655a:	2200      	movs	r2, #0
 800655c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006560:	4819      	ldr	r0, [pc, #100]	@ (80065c8 <main+0xb30>)
 8006562:	f002 fe35 	bl	80091d0 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8006566:	200a      	movs	r0, #10
 8006568:	f001 ff8a 	bl	8008480 <HAL_Delay>
							  		  busVoltage_10 = INA229_getVBUS_V(INA229_9);
 800656c:	4b24      	ldr	r3, [pc, #144]	@ (8006600 <main+0xb68>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4618      	mov	r0, r3
 8006572:	f7fc ff8d 	bl	8003490 <INA229_getVBUS_V>
 8006576:	eef0 7a40 	vmov.f32	s15, s0
 800657a:	4b22      	ldr	r3, [pc, #136]	@ (8006604 <main+0xb6c>)
 800657c:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 8006580:	200a      	movs	r0, #10
 8006582:	f001 ff7d 	bl	8008480 <HAL_Delay>
							  //
							  //HAL_Delay(10);
							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 8006586:	2201      	movs	r2, #1
 8006588:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800658c:	480e      	ldr	r0, [pc, #56]	@ (80065c8 <main+0xb30>)
 800658e:	f002 fe1f 	bl	80091d0 <HAL_GPIO_WritePin>
							  		HAL_Delay(10);
 8006592:	200a      	movs	r0, #10
 8006594:	f001 ff74 	bl	8008480 <HAL_Delay>


							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 8006598:	2200      	movs	r2, #0
 800659a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800659e:	480a      	ldr	r0, [pc, #40]	@ (80065c8 <main+0xb30>)
 80065a0:	f002 fe16 	bl	80091d0 <HAL_GPIO_WritePin>
							  //
							  		  temperatureC_10 = INA229_getDIETEMP_C(INA229_9);
 80065a4:	4b16      	ldr	r3, [pc, #88]	@ (8006600 <main+0xb68>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7fc ffcf 	bl	800354c <INA229_getDIETEMP_C>
 80065ae:	e02b      	b.n	8006608 <main+0xb70>
 80065b0:	20000eb8 	.word	0x20000eb8
 80065b4:	40021000 	.word	0x40021000
 80065b8:	0800db78 	.word	0x0800db78
 80065bc:	20000d64 	.word	0x20000d64
 80065c0:	20000d68 	.word	0x20000d68
 80065c4:	40666666 	.word	0x40666666
 80065c8:	40022000 	.word	0x40022000
 80065cc:	0800db7c 	.word	0x0800db7c
 80065d0:	20000d6c 	.word	0x20000d6c
 80065d4:	20000d70 	.word	0x20000d70
 80065d8:	40020800 	.word	0x40020800
 80065dc:	0800db80 	.word	0x0800db80
 80065e0:	20000d74 	.word	0x20000d74
 80065e4:	20000d78 	.word	0x20000d78
 80065e8:	0800db84 	.word	0x0800db84
 80065ec:	20000d7c 	.word	0x20000d7c
 80065f0:	20000d80 	.word	0x20000d80
 80065f4:	0800db88 	.word	0x0800db88
 80065f8:	20000d84 	.word	0x20000d84
 80065fc:	20000d88 	.word	0x20000d88
 8006600:	0800db8c 	.word	0x0800db8c
 8006604:	20000d8c 	.word	0x20000d8c
 8006608:	eef0 7a40 	vmov.f32	s15, s0
 800660c:	4bd5      	ldr	r3, [pc, #852]	@ (8006964 <main+0xecc>)
 800660e:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(10);
							  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 8006612:	2201      	movs	r2, #1
 8006614:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006618:	48d3      	ldr	r0, [pc, #844]	@ (8006968 <main+0xed0>)
 800661a:	f002 fdd9 	bl	80091d0 <HAL_GPIO_WritePin>
							  	HAL_Delay(10);
 800661e:	200a      	movs	r0, #10
 8006620:	f001 ff2e 	bl	8008480 <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 8006624:	2300      	movs	r3, #0
 8006626:	2210      	movs	r2, #16
 8006628:	2124      	movs	r1, #36	@ 0x24
 800662a:	48d0      	ldr	r0, [pc, #832]	@ (800696c <main+0xed4>)
 800662c:	f7fa fd0d 	bl	800104a <Expander_SetPinState>
							  	  ///////////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_11, 2.5f);
 8006630:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8006634:	210a      	movs	r1, #10
 8006636:	48cd      	ldr	r0, [pc, #820]	@ (800696c <main+0xed4>)
 8006638:	f7fa fec8 	bl	80013cc <Set_Output_Voltage>

								  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 800663c:	2301      	movs	r3, #1
 800663e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006642:	2124      	movs	r1, #36	@ 0x24
 8006644:	48c9      	ldr	r0, [pc, #804]	@ (800696c <main+0xed4>)
 8006646:	f7fa fd00 	bl	800104a <Expander_SetPinState>
								  HAL_Delay(10);
 800664a:	200a      	movs	r0, #10
 800664c:	f001 ff18 	bl	8008480 <HAL_Delay>
								  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 8006650:	2200      	movs	r2, #0
 8006652:	2101      	movs	r1, #1
 8006654:	48c6      	ldr	r0, [pc, #792]	@ (8006970 <main+0xed8>)
 8006656:	f002 fdbb 	bl	80091d0 <HAL_GPIO_WritePin>
								  HAL_Delay(10);
 800665a:	200a      	movs	r0, #10
 800665c:	f001 ff10 	bl	8008480 <HAL_Delay>
								  		  busVoltage_11 = INA229_getVBUS_V(INA229_10);
 8006660:	4bc4      	ldr	r3, [pc, #784]	@ (8006974 <main+0xedc>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f7fc ff13 	bl	8003490 <INA229_getVBUS_V>
 800666a:	eef0 7a40 	vmov.f32	s15, s0
 800666e:	4bc2      	ldr	r3, [pc, #776]	@ (8006978 <main+0xee0>)
 8006670:	edc3 7a00 	vstr	s15, [r3]
								  		HAL_Delay(10);
 8006674:	200a      	movs	r0, #10
 8006676:	f001 ff03 	bl	8008480 <HAL_Delay>
								  //
								  //HAL_Delay(10);
								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 800667a:	2201      	movs	r2, #1
 800667c:	2101      	movs	r1, #1
 800667e:	48bc      	ldr	r0, [pc, #752]	@ (8006970 <main+0xed8>)
 8006680:	f002 fda6 	bl	80091d0 <HAL_GPIO_WritePin>
								  		HAL_Delay(10);
 8006684:	200a      	movs	r0, #10
 8006686:	f001 fefb 	bl	8008480 <HAL_Delay>


								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 800668a:	2200      	movs	r2, #0
 800668c:	2101      	movs	r1, #1
 800668e:	48b8      	ldr	r0, [pc, #736]	@ (8006970 <main+0xed8>)
 8006690:	f002 fd9e 	bl	80091d0 <HAL_GPIO_WritePin>
								  //
								  		  temperatureC_11 = INA229_getDIETEMP_C(INA229_10);
 8006694:	4bb7      	ldr	r3, [pc, #732]	@ (8006974 <main+0xedc>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4618      	mov	r0, r3
 800669a:	f7fc ff57 	bl	800354c <INA229_getDIETEMP_C>
 800669e:	eef0 7a40 	vmov.f32	s15, s0
 80066a2:	4bb6      	ldr	r3, [pc, #728]	@ (800697c <main+0xee4>)
 80066a4:	edc3 7a00 	vstr	s15, [r3]

								  //
								  //HAL_Delay(10);
								  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 80066a8:	2201      	movs	r2, #1
 80066aa:	2101      	movs	r1, #1
 80066ac:	48b0      	ldr	r0, [pc, #704]	@ (8006970 <main+0xed8>)
 80066ae:	f002 fd8f 	bl	80091d0 <HAL_GPIO_WritePin>
								  	  HAL_Delay(10);
 80066b2:	200a      	movs	r0, #10
 80066b4:	f001 fee4 	bl	8008480 <HAL_Delay>
								  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 80066b8:	2300      	movs	r3, #0
 80066ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066be:	2124      	movs	r1, #36	@ 0x24
 80066c0:	48aa      	ldr	r0, [pc, #680]	@ (800696c <main+0xed4>)
 80066c2:	f7fa fcc2 	bl	800104a <Expander_SetPinState>
								  	  ///////////////////////////////////////////////////////////////////

									  Set_Output_Voltage(&hi2c2, CELL_12, 3.6f);
 80066c6:	ed9f 0aae 	vldr	s0, [pc, #696]	@ 8006980 <main+0xee8>
 80066ca:	210b      	movs	r1, #11
 80066cc:	48a7      	ldr	r0, [pc, #668]	@ (800696c <main+0xed4>)
 80066ce:	f7fa fe7d 	bl	80013cc <Set_Output_Voltage>

									  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 80066d2:	2301      	movs	r3, #1
 80066d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066d8:	2124      	movs	r1, #36	@ 0x24
 80066da:	48a4      	ldr	r0, [pc, #656]	@ (800696c <main+0xed4>)
 80066dc:	f7fa fcb5 	bl	800104a <Expander_SetPinState>
									  HAL_Delay(10);
 80066e0:	200a      	movs	r0, #10
 80066e2:	f001 fecd 	bl	8008480 <HAL_Delay>
									  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 80066e6:	2200      	movs	r2, #0
 80066e8:	2102      	movs	r1, #2
 80066ea:	48a1      	ldr	r0, [pc, #644]	@ (8006970 <main+0xed8>)
 80066ec:	f002 fd70 	bl	80091d0 <HAL_GPIO_WritePin>
									  HAL_Delay(10);
 80066f0:	200a      	movs	r0, #10
 80066f2:	f001 fec5 	bl	8008480 <HAL_Delay>
									  		  busVoltage_12 = INA229_getVBUS_V(INA229_11);
 80066f6:	4ba3      	ldr	r3, [pc, #652]	@ (8006984 <main+0xeec>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7fc fec8 	bl	8003490 <INA229_getVBUS_V>
 8006700:	eef0 7a40 	vmov.f32	s15, s0
 8006704:	4ba0      	ldr	r3, [pc, #640]	@ (8006988 <main+0xef0>)
 8006706:	edc3 7a00 	vstr	s15, [r3]
									  		HAL_Delay(10);
 800670a:	200a      	movs	r0, #10
 800670c:	f001 feb8 	bl	8008480 <HAL_Delay>
									  //
									  //HAL_Delay(10);
									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 8006710:	2201      	movs	r2, #1
 8006712:	2102      	movs	r1, #2
 8006714:	4896      	ldr	r0, [pc, #600]	@ (8006970 <main+0xed8>)
 8006716:	f002 fd5b 	bl	80091d0 <HAL_GPIO_WritePin>
									  		HAL_Delay(10);
 800671a:	200a      	movs	r0, #10
 800671c:	f001 feb0 	bl	8008480 <HAL_Delay>


									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 8006720:	2200      	movs	r2, #0
 8006722:	2102      	movs	r1, #2
 8006724:	4892      	ldr	r0, [pc, #584]	@ (8006970 <main+0xed8>)
 8006726:	f002 fd53 	bl	80091d0 <HAL_GPIO_WritePin>
									  //
									  		  temperatureC_12 = INA229_getDIETEMP_C(INA229_11);
 800672a:	4b96      	ldr	r3, [pc, #600]	@ (8006984 <main+0xeec>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4618      	mov	r0, r3
 8006730:	f7fc ff0c 	bl	800354c <INA229_getDIETEMP_C>
 8006734:	eef0 7a40 	vmov.f32	s15, s0
 8006738:	4b94      	ldr	r3, [pc, #592]	@ (800698c <main+0xef4>)
 800673a:	edc3 7a00 	vstr	s15, [r3]

									  //
									  //HAL_Delay(10);
									  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 800673e:	2201      	movs	r2, #1
 8006740:	2102      	movs	r1, #2
 8006742:	488b      	ldr	r0, [pc, #556]	@ (8006970 <main+0xed8>)
 8006744:	f002 fd44 	bl	80091d0 <HAL_GPIO_WritePin>
									  	  HAL_Delay(10);
 8006748:	200a      	movs	r0, #10
 800674a:	f001 fe99 	bl	8008480 <HAL_Delay>
									  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 800674e:	2300      	movs	r3, #0
 8006750:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006754:	2124      	movs	r1, #36	@ 0x24
 8006756:	4885      	ldr	r0, [pc, #532]	@ (800696c <main+0xed4>)
 8006758:	f7fa fc77 	bl	800104a <Expander_SetPinState>
									  	  ///////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
									  	/////////////////////////////////////////////////////////////

										  Set_Output_Voltage(&hi2c3, CELL_1, 4.0f);
 800675c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006760:	2100      	movs	r1, #0
 8006762:	488b      	ldr	r0, [pc, #556]	@ (8006990 <main+0xef8>)
 8006764:	f7fa fe32 	bl	80013cc <Set_Output_Voltage>
									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8006768:	2301      	movs	r3, #1
 800676a:	2210      	movs	r2, #16
 800676c:	2121      	movs	r1, #33	@ 0x21
 800676e:	4888      	ldr	r0, [pc, #544]	@ (8006990 <main+0xef8>)
 8006770:	f7fa fc6b 	bl	800104a <Expander_SetPinState>

										  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 8006774:	2200      	movs	r2, #0
 8006776:	2101      	movs	r1, #1
 8006778:	4886      	ldr	r0, [pc, #536]	@ (8006994 <main+0xefc>)
 800677a:	f002 fd29 	bl	80091d0 <HAL_GPIO_WritePin>
									//
									  busVoltage_13 = INA229_getVBUS_V(INA229_13);
 800677e:	4b86      	ldr	r3, [pc, #536]	@ (8006998 <main+0xf00>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4618      	mov	r0, r3
 8006784:	f7fc fe84 	bl	8003490 <INA229_getVBUS_V>
 8006788:	eef0 7a40 	vmov.f32	s15, s0
 800678c:	4b83      	ldr	r3, [pc, #524]	@ (800699c <main+0xf04>)
 800678e:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(10);
									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 8006792:	2201      	movs	r2, #1
 8006794:	2101      	movs	r1, #1
 8006796:	487f      	ldr	r0, [pc, #508]	@ (8006994 <main+0xefc>)
 8006798:	f002 fd1a 	bl	80091d0 <HAL_GPIO_WritePin>



									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 800679c:	2200      	movs	r2, #0
 800679e:	2101      	movs	r1, #1
 80067a0:	487c      	ldr	r0, [pc, #496]	@ (8006994 <main+0xefc>)
 80067a2:	f002 fd15 	bl	80091d0 <HAL_GPIO_WritePin>
									//
									  temperatureC_13 = INA229_getDIETEMP_C(INA229_13);
 80067a6:	4b7c      	ldr	r3, [pc, #496]	@ (8006998 <main+0xf00>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f7fc fece 	bl	800354c <INA229_getDIETEMP_C>
 80067b0:	eef0 7a40 	vmov.f32	s15, s0
 80067b4:	4b7a      	ldr	r3, [pc, #488]	@ (80069a0 <main+0xf08>)
 80067b6:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(10);
									HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 80067ba:	2201      	movs	r2, #1
 80067bc:	2101      	movs	r1, #1
 80067be:	4875      	ldr	r0, [pc, #468]	@ (8006994 <main+0xefc>)
 80067c0:	f002 fd06 	bl	80091d0 <HAL_GPIO_WritePin>
									HAL_Delay(10);
 80067c4:	200a      	movs	r0, #10
 80067c6:	f001 fe5b 	bl	8008480 <HAL_Delay>

									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 80067ca:	2300      	movs	r3, #0
 80067cc:	2210      	movs	r2, #16
 80067ce:	2121      	movs	r1, #33	@ 0x21
 80067d0:	486f      	ldr	r0, [pc, #444]	@ (8006990 <main+0xef8>)
 80067d2:	f7fa fc3a 	bl	800104a <Expander_SetPinState>

									///////////////////////////////////////////////////////////////////
									  Set_Output_Voltage(&hi2c3, CELL_2, 4.0f);
 80067d6:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80067da:	2101      	movs	r1, #1
 80067dc:	486c      	ldr	r0, [pc, #432]	@ (8006990 <main+0xef8>)
 80067de:	f7fa fdf5 	bl	80013cc <Set_Output_Voltage>
								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 80067e2:	2301      	movs	r3, #1
 80067e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067e8:	2121      	movs	r1, #33	@ 0x21
 80067ea:	4869      	ldr	r0, [pc, #420]	@ (8006990 <main+0xef8>)
 80067ec:	f7fa fc2d 	bl	800104a <Expander_SetPinState>

									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 80067f0:	2200      	movs	r2, #0
 80067f2:	2102      	movs	r1, #2
 80067f4:	4867      	ldr	r0, [pc, #412]	@ (8006994 <main+0xefc>)
 80067f6:	f002 fceb 	bl	80091d0 <HAL_GPIO_WritePin>
								//
								  busVoltage_14 = INA229_getVBUS_V(INA229_14);
 80067fa:	4b6a      	ldr	r3, [pc, #424]	@ (80069a4 <main+0xf0c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4618      	mov	r0, r3
 8006800:	f7fc fe46 	bl	8003490 <INA229_getVBUS_V>
 8006804:	eef0 7a40 	vmov.f32	s15, s0
 8006808:	4b67      	ldr	r3, [pc, #412]	@ (80069a8 <main+0xf10>)
 800680a:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(10);
								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 800680e:	2201      	movs	r2, #1
 8006810:	2102      	movs	r1, #2
 8006812:	4860      	ldr	r0, [pc, #384]	@ (8006994 <main+0xefc>)
 8006814:	f002 fcdc 	bl	80091d0 <HAL_GPIO_WritePin>



								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 8006818:	2200      	movs	r2, #0
 800681a:	2102      	movs	r1, #2
 800681c:	485d      	ldr	r0, [pc, #372]	@ (8006994 <main+0xefc>)
 800681e:	f002 fcd7 	bl	80091d0 <HAL_GPIO_WritePin>
								//
								  temperatureC_14 = INA229_getDIETEMP_C(INA229_14);
 8006822:	4b60      	ldr	r3, [pc, #384]	@ (80069a4 <main+0xf0c>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4618      	mov	r0, r3
 8006828:	f7fc fe90 	bl	800354c <INA229_getDIETEMP_C>
 800682c:	eef0 7a40 	vmov.f32	s15, s0
 8006830:	4b5e      	ldr	r3, [pc, #376]	@ (80069ac <main+0xf14>)
 8006832:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(10);
								HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 8006836:	2201      	movs	r2, #1
 8006838:	2102      	movs	r1, #2
 800683a:	4856      	ldr	r0, [pc, #344]	@ (8006994 <main+0xefc>)
 800683c:	f002 fcc8 	bl	80091d0 <HAL_GPIO_WritePin>
								HAL_Delay(10);
 8006840:	200a      	movs	r0, #10
 8006842:	f001 fe1d 	bl	8008480 <HAL_Delay>

								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 8006846:	2300      	movs	r3, #0
 8006848:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800684c:	2121      	movs	r1, #33	@ 0x21
 800684e:	4850      	ldr	r0, [pc, #320]	@ (8006990 <main+0xef8>)
 8006850:	f7fa fbfb 	bl	800104a <Expander_SetPinState>



									  	/////////////////////////////////////////////////////////////
								///////////////////////////////////////////////////////////////////
								  Set_Output_Voltage(&hi2c3, CELL_3, 4.0f);
 8006854:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006858:	2102      	movs	r1, #2
 800685a:	484d      	ldr	r0, [pc, #308]	@ (8006990 <main+0xef8>)
 800685c:	f7fa fdb6 	bl	80013cc <Set_Output_Voltage>
							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 8006860:	2301      	movs	r3, #1
 8006862:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006866:	2121      	movs	r1, #33	@ 0x21
 8006868:	4849      	ldr	r0, [pc, #292]	@ (8006990 <main+0xef8>)
 800686a:	f7fa fbee 	bl	800104a <Expander_SetPinState>

								  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 800686e:	2200      	movs	r2, #0
 8006870:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006874:	483e      	ldr	r0, [pc, #248]	@ (8006970 <main+0xed8>)
 8006876:	f002 fcab 	bl	80091d0 <HAL_GPIO_WritePin>
							//
							  busVoltage_15 = INA229_getVBUS_V(INA229_15);
 800687a:	4b4d      	ldr	r3, [pc, #308]	@ (80069b0 <main+0xf18>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4618      	mov	r0, r3
 8006880:	f7fc fe06 	bl	8003490 <INA229_getVBUS_V>
 8006884:	eef0 7a40 	vmov.f32	s15, s0
 8006888:	4b4a      	ldr	r3, [pc, #296]	@ (80069b4 <main+0xf1c>)
 800688a:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(10);
							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 800688e:	2201      	movs	r2, #1
 8006890:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006894:	4836      	ldr	r0, [pc, #216]	@ (8006970 <main+0xed8>)
 8006896:	f002 fc9b 	bl	80091d0 <HAL_GPIO_WritePin>



							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 800689a:	2200      	movs	r2, #0
 800689c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80068a0:	4833      	ldr	r0, [pc, #204]	@ (8006970 <main+0xed8>)
 80068a2:	f002 fc95 	bl	80091d0 <HAL_GPIO_WritePin>
							//
							  temperatureC_15 = INA229_getDIETEMP_C(INA229_15);
 80068a6:	4b42      	ldr	r3, [pc, #264]	@ (80069b0 <main+0xf18>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fc fe4e 	bl	800354c <INA229_getDIETEMP_C>
 80068b0:	eef0 7a40 	vmov.f32	s15, s0
 80068b4:	4b40      	ldr	r3, [pc, #256]	@ (80069b8 <main+0xf20>)
 80068b6:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(10);
							HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 80068ba:	2201      	movs	r2, #1
 80068bc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80068c0:	482b      	ldr	r0, [pc, #172]	@ (8006970 <main+0xed8>)
 80068c2:	f002 fc85 	bl	80091d0 <HAL_GPIO_WritePin>
							HAL_Delay(10);
 80068c6:	200a      	movs	r0, #10
 80068c8:	f001 fdda 	bl	8008480 <HAL_Delay>

							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 80068cc:	2300      	movs	r3, #0
 80068ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068d2:	2121      	movs	r1, #33	@ 0x21
 80068d4:	482e      	ldr	r0, [pc, #184]	@ (8006990 <main+0xef8>)
 80068d6:	f7fa fbb8 	bl	800104a <Expander_SetPinState>

								  	/////////////////////////////////////////////////////////////

						  	/////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c3, CELL_4, 4.0f);
 80068da:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80068de:	2103      	movs	r1, #3
 80068e0:	482b      	ldr	r0, [pc, #172]	@ (8006990 <main+0xef8>)
 80068e2:	f7fa fd73 	bl	80013cc <Set_Output_Voltage>
						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 80068e6:	2301      	movs	r3, #1
 80068e8:	2210      	movs	r2, #16
 80068ea:	2122      	movs	r1, #34	@ 0x22
 80068ec:	4828      	ldr	r0, [pc, #160]	@ (8006990 <main+0xef8>)
 80068ee:	f7fa fbac 	bl	800104a <Expander_SetPinState>

							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 80068f2:	2200      	movs	r2, #0
 80068f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80068f8:	481d      	ldr	r0, [pc, #116]	@ (8006970 <main+0xed8>)
 80068fa:	f002 fc69 	bl	80091d0 <HAL_GPIO_WritePin>
						//
						  busVoltage_16 = INA229_getVBUS_V(INA229_16);
 80068fe:	4b2f      	ldr	r3, [pc, #188]	@ (80069bc <main+0xf24>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4618      	mov	r0, r3
 8006904:	f7fc fdc4 	bl	8003490 <INA229_getVBUS_V>
 8006908:	eef0 7a40 	vmov.f32	s15, s0
 800690c:	4b2c      	ldr	r3, [pc, #176]	@ (80069c0 <main+0xf28>)
 800690e:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(10);
						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 8006912:	2201      	movs	r2, #1
 8006914:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006918:	4815      	ldr	r0, [pc, #84]	@ (8006970 <main+0xed8>)
 800691a:	f002 fc59 	bl	80091d0 <HAL_GPIO_WritePin>



						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 800691e:	2200      	movs	r2, #0
 8006920:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006924:	4812      	ldr	r0, [pc, #72]	@ (8006970 <main+0xed8>)
 8006926:	f002 fc53 	bl	80091d0 <HAL_GPIO_WritePin>
						//
						  temperatureC_16 = INA229_getDIETEMP_C(INA229_16);
 800692a:	4b24      	ldr	r3, [pc, #144]	@ (80069bc <main+0xf24>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4618      	mov	r0, r3
 8006930:	f7fc fe0c 	bl	800354c <INA229_getDIETEMP_C>
 8006934:	eef0 7a40 	vmov.f32	s15, s0
 8006938:	4b22      	ldr	r3, [pc, #136]	@ (80069c4 <main+0xf2c>)
 800693a:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(10);
						HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 800693e:	2201      	movs	r2, #1
 8006940:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006944:	480a      	ldr	r0, [pc, #40]	@ (8006970 <main+0xed8>)
 8006946:	f002 fc43 	bl	80091d0 <HAL_GPIO_WritePin>
						HAL_Delay(10);
 800694a:	200a      	movs	r0, #10
 800694c:	f001 fd98 	bl	8008480 <HAL_Delay>

						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 8006950:	2300      	movs	r3, #0
 8006952:	2210      	movs	r2, #16
 8006954:	2122      	movs	r1, #34	@ 0x22
 8006956:	480e      	ldr	r0, [pc, #56]	@ (8006990 <main+0xef8>)
 8006958:	f7fa fb77 	bl	800104a <Expander_SetPinState>

						///////////////////////////////////////////////////////////////////
						  Set_Output_Voltage(&hi2c3, CELL_5, 4.0f);
 800695c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006960:	2104      	movs	r1, #4
 8006962:	e031      	b.n	80069c8 <main+0xf30>
 8006964:	20000d90 	.word	0x20000d90
 8006968:	40022000 	.word	0x40022000
 800696c:	20000eb8 	.word	0x20000eb8
 8006970:	40021400 	.word	0x40021400
 8006974:	0800db90 	.word	0x0800db90
 8006978:	20000d94 	.word	0x20000d94
 800697c:	20000d98 	.word	0x20000d98
 8006980:	40666666 	.word	0x40666666
 8006984:	0800db94 	.word	0x0800db94
 8006988:	20000d9c 	.word	0x20000d9c
 800698c:	20000da0 	.word	0x20000da0
 8006990:	20000f0c 	.word	0x20000f0c
 8006994:	40020400 	.word	0x40020400
 8006998:	0800db9c 	.word	0x0800db9c
 800699c:	20000da4 	.word	0x20000da4
 80069a0:	20000da8 	.word	0x20000da8
 80069a4:	0800dba0 	.word	0x0800dba0
 80069a8:	20000dac 	.word	0x20000dac
 80069ac:	20000db0 	.word	0x20000db0
 80069b0:	0800dba4 	.word	0x0800dba4
 80069b4:	20000db4 	.word	0x20000db4
 80069b8:	20000db8 	.word	0x20000db8
 80069bc:	0800dba8 	.word	0x0800dba8
 80069c0:	20000dbc 	.word	0x20000dbc
 80069c4:	20000dc0 	.word	0x20000dc0
 80069c8:	48d2      	ldr	r0, [pc, #840]	@ (8006d14 <main+0x127c>)
 80069ca:	f7fa fcff 	bl	80013cc <Set_Output_Voltage>
					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 80069ce:	2301      	movs	r3, #1
 80069d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069d4:	2122      	movs	r1, #34	@ 0x22
 80069d6:	48cf      	ldr	r0, [pc, #828]	@ (8006d14 <main+0x127c>)
 80069d8:	f7fa fb37 	bl	800104a <Expander_SetPinState>

						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 80069dc:	2200      	movs	r2, #0
 80069de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80069e2:	48cd      	ldr	r0, [pc, #820]	@ (8006d18 <main+0x1280>)
 80069e4:	f002 fbf4 	bl	80091d0 <HAL_GPIO_WritePin>
					//
					  busVoltage_17 = INA229_getVBUS_V(INA229_17);
 80069e8:	4bcc      	ldr	r3, [pc, #816]	@ (8006d1c <main+0x1284>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7fc fd4f 	bl	8003490 <INA229_getVBUS_V>
 80069f2:	eef0 7a40 	vmov.f32	s15, s0
 80069f6:	4bca      	ldr	r3, [pc, #808]	@ (8006d20 <main+0x1288>)
 80069f8:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 80069fc:	2201      	movs	r2, #1
 80069fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006a02:	48c5      	ldr	r0, [pc, #788]	@ (8006d18 <main+0x1280>)
 8006a04:	f002 fbe4 	bl	80091d0 <HAL_GPIO_WritePin>



					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006a0e:	48c2      	ldr	r0, [pc, #776]	@ (8006d18 <main+0x1280>)
 8006a10:	f002 fbde 	bl	80091d0 <HAL_GPIO_WritePin>
					//
					  temperatureC_17 = INA229_getDIETEMP_C(INA229_17);
 8006a14:	4bc1      	ldr	r3, [pc, #772]	@ (8006d1c <main+0x1284>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7fc fd97 	bl	800354c <INA229_getDIETEMP_C>
 8006a1e:	eef0 7a40 	vmov.f32	s15, s0
 8006a22:	4bc0      	ldr	r3, [pc, #768]	@ (8006d24 <main+0x128c>)
 8006a24:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(10);
					HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006a2e:	48ba      	ldr	r0, [pc, #744]	@ (8006d18 <main+0x1280>)
 8006a30:	f002 fbce 	bl	80091d0 <HAL_GPIO_WritePin>
					HAL_Delay(10);
 8006a34:	200a      	movs	r0, #10
 8006a36:	f001 fd23 	bl	8008480 <HAL_Delay>

					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a40:	2122      	movs	r1, #34	@ 0x22
 8006a42:	48b4      	ldr	r0, [pc, #720]	@ (8006d14 <main+0x127c>)
 8006a44:	f7fa fb01 	bl	800104a <Expander_SetPinState>



						  	/////////////////////////////////////////////////////////////
					///////////////////////////////////////////////////////////////////
					  Set_Output_Voltage(&hi2c3, CELL_6, 4.0f);
 8006a48:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006a4c:	2105      	movs	r1, #5
 8006a4e:	48b1      	ldr	r0, [pc, #708]	@ (8006d14 <main+0x127c>)
 8006a50:	f7fa fcbc 	bl	80013cc <Set_Output_Voltage>
				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8006a54:	2301      	movs	r3, #1
 8006a56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a5a:	2122      	movs	r1, #34	@ 0x22
 8006a5c:	48ad      	ldr	r0, [pc, #692]	@ (8006d14 <main+0x127c>)
 8006a5e:	f7fa faf4 	bl	800104a <Expander_SetPinState>

					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 8006a62:	2200      	movs	r2, #0
 8006a64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006a68:	48ab      	ldr	r0, [pc, #684]	@ (8006d18 <main+0x1280>)
 8006a6a:	f002 fbb1 	bl	80091d0 <HAL_GPIO_WritePin>
				//
				  busVoltage_18 = INA229_getVBUS_V(INA229_18);
 8006a6e:	4bae      	ldr	r3, [pc, #696]	@ (8006d28 <main+0x1290>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7fc fd0c 	bl	8003490 <INA229_getVBUS_V>
 8006a78:	eef0 7a40 	vmov.f32	s15, s0
 8006a7c:	4bab      	ldr	r3, [pc, #684]	@ (8006d2c <main+0x1294>)
 8006a7e:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(10);
				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 8006a82:	2201      	movs	r2, #1
 8006a84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006a88:	48a3      	ldr	r0, [pc, #652]	@ (8006d18 <main+0x1280>)
 8006a8a:	f002 fba1 	bl	80091d0 <HAL_GPIO_WritePin>



				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006a94:	48a0      	ldr	r0, [pc, #640]	@ (8006d18 <main+0x1280>)
 8006a96:	f002 fb9b 	bl	80091d0 <HAL_GPIO_WritePin>
				//
				  temperatureC_18 = INA229_getDIETEMP_C(INA229_18);
 8006a9a:	4ba3      	ldr	r3, [pc, #652]	@ (8006d28 <main+0x1290>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7fc fd54 	bl	800354c <INA229_getDIETEMP_C>
 8006aa4:	eef0 7a40 	vmov.f32	s15, s0
 8006aa8:	4ba1      	ldr	r3, [pc, #644]	@ (8006d30 <main+0x1298>)
 8006aaa:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(10);
				HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006ab4:	4898      	ldr	r0, [pc, #608]	@ (8006d18 <main+0x1280>)
 8006ab6:	f002 fb8b 	bl	80091d0 <HAL_GPIO_WritePin>
				HAL_Delay(10);
 8006aba:	200a      	movs	r0, #10
 8006abc:	f001 fce0 	bl	8008480 <HAL_Delay>

				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006ac6:	2122      	movs	r1, #34	@ 0x22
 8006ac8:	4892      	ldr	r0, [pc, #584]	@ (8006d14 <main+0x127c>)
 8006aca:	f7fa fabe 	bl	800104a <Expander_SetPinState>
			  	/////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c3, CELL_7, 4.0f);
 8006ace:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006ad2:	2106      	movs	r1, #6
 8006ad4:	488f      	ldr	r0, [pc, #572]	@ (8006d14 <main+0x127c>)
 8006ad6:	f7fa fc79 	bl	80013cc <Set_Output_Voltage>
			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8006ada:	2301      	movs	r3, #1
 8006adc:	2210      	movs	r2, #16
 8006ade:	2123      	movs	r1, #35	@ 0x23
 8006ae0:	488c      	ldr	r0, [pc, #560]	@ (8006d14 <main+0x127c>)
 8006ae2:	f7fa fab2 	bl	800104a <Expander_SetPinState>

				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006aec:	488a      	ldr	r0, [pc, #552]	@ (8006d18 <main+0x1280>)
 8006aee:	f002 fb6f 	bl	80091d0 <HAL_GPIO_WritePin>
			//
			  busVoltage_19 = INA229_getVBUS_V(INA229_19);
 8006af2:	4b90      	ldr	r3, [pc, #576]	@ (8006d34 <main+0x129c>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7fc fcca 	bl	8003490 <INA229_getVBUS_V>
 8006afc:	eef0 7a40 	vmov.f32	s15, s0
 8006b00:	4b8d      	ldr	r3, [pc, #564]	@ (8006d38 <main+0x12a0>)
 8006b02:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(10);
			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 8006b06:	2201      	movs	r2, #1
 8006b08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b0c:	4882      	ldr	r0, [pc, #520]	@ (8006d18 <main+0x1280>)
 8006b0e:	f002 fb5f 	bl	80091d0 <HAL_GPIO_WritePin>



			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 8006b12:	2200      	movs	r2, #0
 8006b14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b18:	487f      	ldr	r0, [pc, #508]	@ (8006d18 <main+0x1280>)
 8006b1a:	f002 fb59 	bl	80091d0 <HAL_GPIO_WritePin>
			//
			  temperatureC_19 = INA229_getDIETEMP_C(INA229_19);
 8006b1e:	4b85      	ldr	r3, [pc, #532]	@ (8006d34 <main+0x129c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7fc fd12 	bl	800354c <INA229_getDIETEMP_C>
 8006b28:	eef0 7a40 	vmov.f32	s15, s0
 8006b2c:	4b83      	ldr	r3, [pc, #524]	@ (8006d3c <main+0x12a4>)
 8006b2e:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(10);
			HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 8006b32:	2201      	movs	r2, #1
 8006b34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006b38:	4877      	ldr	r0, [pc, #476]	@ (8006d18 <main+0x1280>)
 8006b3a:	f002 fb49 	bl	80091d0 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8006b3e:	200a      	movs	r0, #10
 8006b40:	f001 fc9e 	bl	8008480 <HAL_Delay>

			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 8006b44:	2300      	movs	r3, #0
 8006b46:	2210      	movs	r2, #16
 8006b48:	2123      	movs	r1, #35	@ 0x23
 8006b4a:	4872      	ldr	r0, [pc, #456]	@ (8006d14 <main+0x127c>)
 8006b4c:	f7fa fa7d 	bl	800104a <Expander_SetPinState>

			///////////////////////////////////////////////////////////////////
			  Set_Output_Voltage(&hi2c3, CELL_8, 4.0f);
 8006b50:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006b54:	2107      	movs	r1, #7
 8006b56:	486f      	ldr	r0, [pc, #444]	@ (8006d14 <main+0x127c>)
 8006b58:	f7fa fc38 	bl	80013cc <Set_Output_Voltage>
		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b62:	2123      	movs	r1, #35	@ 0x23
 8006b64:	486b      	ldr	r0, [pc, #428]	@ (8006d14 <main+0x127c>)
 8006b66:	f7fa fa70 	bl	800104a <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	4874      	ldr	r0, [pc, #464]	@ (8006d40 <main+0x12a8>)
 8006b70:	f002 fb2e 	bl	80091d0 <HAL_GPIO_WritePin>
		//
		  busVoltage_20 = INA229_getVBUS_V(INA229_20);
 8006b74:	4b73      	ldr	r3, [pc, #460]	@ (8006d44 <main+0x12ac>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7fc fc89 	bl	8003490 <INA229_getVBUS_V>
 8006b7e:	eef0 7a40 	vmov.f32	s15, s0
 8006b82:	4b71      	ldr	r3, [pc, #452]	@ (8006d48 <main+0x12b0>)
 8006b84:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(10);
		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_SET);
 8006b88:	2201      	movs	r2, #1
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	486c      	ldr	r0, [pc, #432]	@ (8006d40 <main+0x12a8>)
 8006b8e:	f002 fb1f 	bl	80091d0 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8006b92:	2200      	movs	r2, #0
 8006b94:	2101      	movs	r1, #1
 8006b96:	486a      	ldr	r0, [pc, #424]	@ (8006d40 <main+0x12a8>)
 8006b98:	f002 fb1a 	bl	80091d0 <HAL_GPIO_WritePin>
		//
		  temperatureC_20 = INA229_getDIETEMP_C(INA229_20);
 8006b9c:	4b69      	ldr	r3, [pc, #420]	@ (8006d44 <main+0x12ac>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7fc fcd3 	bl	800354c <INA229_getDIETEMP_C>
 8006ba6:	eef0 7a40 	vmov.f32	s15, s0
 8006baa:	4b68      	ldr	r3, [pc, #416]	@ (8006d4c <main+0x12b4>)
 8006bac:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(10);
		HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_SET);
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	4862      	ldr	r0, [pc, #392]	@ (8006d40 <main+0x12a8>)
 8006bb6:	f002 fb0b 	bl	80091d0 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8006bba:	200a      	movs	r0, #10
 8006bbc:	f001 fc60 	bl	8008480 <HAL_Delay>

		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bc6:	2123      	movs	r1, #35	@ 0x23
 8006bc8:	4852      	ldr	r0, [pc, #328]	@ (8006d14 <main+0x127c>)
 8006bca:	f7fa fa3e 	bl	800104a <Expander_SetPinState>



			  	/////////////////////////////////////////////////////////////
		///////////////////////////////////////////////////////////////////
		  Set_Output_Voltage(&hi2c3, CELL_9, 4.0f);
 8006bce:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006bd2:	2108      	movs	r1, #8
 8006bd4:	484f      	ldr	r0, [pc, #316]	@ (8006d14 <main+0x127c>)
 8006bd6:	f7fa fbf9 	bl	80013cc <Set_Output_Voltage>
	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 8006bda:	2301      	movs	r3, #1
 8006bdc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006be0:	2123      	movs	r1, #35	@ 0x23
 8006be2:	484c      	ldr	r0, [pc, #304]	@ (8006d14 <main+0x127c>)
 8006be4:	f7fa fa31 	bl	800104a <Expander_SetPinState>

		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 8006be8:	2200      	movs	r2, #0
 8006bea:	2102      	movs	r1, #2
 8006bec:	4854      	ldr	r0, [pc, #336]	@ (8006d40 <main+0x12a8>)
 8006bee:	f002 faef 	bl	80091d0 <HAL_GPIO_WritePin>
	//
	  busVoltage_21 = INA229_getVBUS_V(INA229_21);
 8006bf2:	4b57      	ldr	r3, [pc, #348]	@ (8006d50 <main+0x12b8>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7fc fc4a 	bl	8003490 <INA229_getVBUS_V>
 8006bfc:	eef0 7a40 	vmov.f32	s15, s0
 8006c00:	4b54      	ldr	r3, [pc, #336]	@ (8006d54 <main+0x12bc>)
 8006c02:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(10);
	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 8006c06:	2201      	movs	r2, #1
 8006c08:	2102      	movs	r1, #2
 8006c0a:	484d      	ldr	r0, [pc, #308]	@ (8006d40 <main+0x12a8>)
 8006c0c:	f002 fae0 	bl	80091d0 <HAL_GPIO_WritePin>



	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 8006c10:	2200      	movs	r2, #0
 8006c12:	2102      	movs	r1, #2
 8006c14:	484a      	ldr	r0, [pc, #296]	@ (8006d40 <main+0x12a8>)
 8006c16:	f002 fadb 	bl	80091d0 <HAL_GPIO_WritePin>
	//
	  temperatureC_21 = INA229_getDIETEMP_C(INA229_21);
 8006c1a:	4b4d      	ldr	r3, [pc, #308]	@ (8006d50 <main+0x12b8>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fc fc94 	bl	800354c <INA229_getDIETEMP_C>
 8006c24:	eef0 7a40 	vmov.f32	s15, s0
 8006c28:	4b4b      	ldr	r3, [pc, #300]	@ (8006d58 <main+0x12c0>)
 8006c2a:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(10);
	HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 8006c2e:	2201      	movs	r2, #1
 8006c30:	2102      	movs	r1, #2
 8006c32:	4843      	ldr	r0, [pc, #268]	@ (8006d40 <main+0x12a8>)
 8006c34:	f002 facc 	bl	80091d0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8006c38:	200a      	movs	r0, #10
 8006c3a:	f001 fc21 	bl	8008480 <HAL_Delay>

	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8006c3e:	2300      	movs	r3, #0
 8006c40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006c44:	2123      	movs	r1, #35	@ 0x23
 8006c46:	4833      	ldr	r0, [pc, #204]	@ (8006d14 <main+0x127c>)
 8006c48:	f7fa f9ff 	bl	800104a <Expander_SetPinState>


					  	/////////////////////////////////////////////////////////////
  	/////////////////////////////////////////////////////////////

	  Set_Output_Voltage(&hi2c3, CELL_10, 4.0f);
 8006c4c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006c50:	2109      	movs	r1, #9
 8006c52:	4830      	ldr	r0, [pc, #192]	@ (8006d14 <main+0x127c>)
 8006c54:	f7fa fbba 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 8006c58:	2301      	movs	r3, #1
 8006c5a:	2210      	movs	r2, #16
 8006c5c:	2124      	movs	r1, #36	@ 0x24
 8006c5e:	482d      	ldr	r0, [pc, #180]	@ (8006d14 <main+0x127c>)
 8006c60:	f7fa f9f3 	bl	800104a <Expander_SetPinState>

	  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 8006c64:	2200      	movs	r2, #0
 8006c66:	2180      	movs	r1, #128	@ 0x80
 8006c68:	483c      	ldr	r0, [pc, #240]	@ (8006d5c <main+0x12c4>)
 8006c6a:	f002 fab1 	bl	80091d0 <HAL_GPIO_WritePin>
//
  busVoltage_22 = INA229_getVBUS_V(INA229_22);
 8006c6e:	4b3c      	ldr	r3, [pc, #240]	@ (8006d60 <main+0x12c8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fc fc0c 	bl	8003490 <INA229_getVBUS_V>
 8006c78:	eef0 7a40 	vmov.f32	s15, s0
 8006c7c:	4b39      	ldr	r3, [pc, #228]	@ (8006d64 <main+0x12cc>)
 8006c7e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8006c82:	2201      	movs	r2, #1
 8006c84:	2180      	movs	r1, #128	@ 0x80
 8006c86:	4835      	ldr	r0, [pc, #212]	@ (8006d5c <main+0x12c4>)
 8006c88:	f002 faa2 	bl	80091d0 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2180      	movs	r1, #128	@ 0x80
 8006c90:	4832      	ldr	r0, [pc, #200]	@ (8006d5c <main+0x12c4>)
 8006c92:	f002 fa9d 	bl	80091d0 <HAL_GPIO_WritePin>
//
  temperatureC_22 = INA229_getDIETEMP_C(INA229_22);
 8006c96:	4b32      	ldr	r3, [pc, #200]	@ (8006d60 <main+0x12c8>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fc fc56 	bl	800354c <INA229_getDIETEMP_C>
 8006ca0:	eef0 7a40 	vmov.f32	s15, s0
 8006ca4:	4b30      	ldr	r3, [pc, #192]	@ (8006d68 <main+0x12d0>)
 8006ca6:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8006caa:	2201      	movs	r2, #1
 8006cac:	2180      	movs	r1, #128	@ 0x80
 8006cae:	482b      	ldr	r0, [pc, #172]	@ (8006d5c <main+0x12c4>)
 8006cb0:	f002 fa8e 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006cb4:	200a      	movs	r0, #10
 8006cb6:	f001 fbe3 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 8006cba:	2300      	movs	r3, #0
 8006cbc:	2210      	movs	r2, #16
 8006cbe:	2124      	movs	r1, #36	@ 0x24
 8006cc0:	4814      	ldr	r0, [pc, #80]	@ (8006d14 <main+0x127c>)
 8006cc2:	f7fa f9c2 	bl	800104a <Expander_SetPinState>

///////////////////////////////////////////////////////////////////
  Set_Output_Voltage(&hi2c3, CELL_11, 4.0f);
 8006cc6:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006cca:	210a      	movs	r1, #10
 8006ccc:	4811      	ldr	r0, [pc, #68]	@ (8006d14 <main+0x127c>)
 8006cce:	f7fa fb7d 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cd8:	2124      	movs	r1, #36	@ 0x24
 8006cda:	480e      	ldr	r0, [pc, #56]	@ (8006d14 <main+0x127c>)
 8006cdc:	f7fa f9b5 	bl	800104a <Expander_SetPinState>

  HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006ce6:	481d      	ldr	r0, [pc, #116]	@ (8006d5c <main+0x12c4>)
 8006ce8:	f002 fa72 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_23 = INA229_getVBUS_V(INA229_23);
 8006cec:	4b1f      	ldr	r3, [pc, #124]	@ (8006d6c <main+0x12d4>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fc fbcd 	bl	8003490 <INA229_getVBUS_V>
 8006cf6:	eef0 7a40 	vmov.f32	s15, s0
 8006cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006d70 <main+0x12d8>)
 8006cfc:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 8006d00:	2201      	movs	r2, #1
 8006d02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006d06:	4815      	ldr	r0, [pc, #84]	@ (8006d5c <main+0x12c4>)
 8006d08:	f002 fa62 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006d12:	e02f      	b.n	8006d74 <main+0x12dc>
 8006d14:	20000f0c 	.word	0x20000f0c
 8006d18:	40021400 	.word	0x40021400
 8006d1c:	0800dbac 	.word	0x0800dbac
 8006d20:	20000dc4 	.word	0x20000dc4
 8006d24:	20000dc8 	.word	0x20000dc8
 8006d28:	0800dbb0 	.word	0x0800dbb0
 8006d2c:	20000dcc 	.word	0x20000dcc
 8006d30:	20000dd0 	.word	0x20000dd0
 8006d34:	0800dbb4 	.word	0x0800dbb4
 8006d38:	20000dd4 	.word	0x20000dd4
 8006d3c:	20000dd8 	.word	0x20000dd8
 8006d40:	40021800 	.word	0x40021800
 8006d44:	0800dbb8 	.word	0x0800dbb8
 8006d48:	20000ddc 	.word	0x20000ddc
 8006d4c:	20000de0 	.word	0x20000de0
 8006d50:	0800dbbc 	.word	0x0800dbbc
 8006d54:	20000de4 	.word	0x20000de4
 8006d58:	20000de8 	.word	0x20000de8
 8006d5c:	40021000 	.word	0x40021000
 8006d60:	0800dbc0 	.word	0x0800dbc0
 8006d64:	20000dec 	.word	0x20000dec
 8006d68:	20000df0 	.word	0x20000df0
 8006d6c:	0800dbc4 	.word	0x0800dbc4
 8006d70:	20000df4 	.word	0x20000df4
 8006d74:	486b      	ldr	r0, [pc, #428]	@ (8006f24 <main+0x148c>)
 8006d76:	f002 fa2b 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_23 = INA229_getDIETEMP_C(INA229_23);
 8006d7a:	4b6b      	ldr	r3, [pc, #428]	@ (8006f28 <main+0x1490>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fc fbe4 	bl	800354c <INA229_getDIETEMP_C>
 8006d84:	eef0 7a40 	vmov.f32	s15, s0
 8006d88:	4b68      	ldr	r3, [pc, #416]	@ (8006f2c <main+0x1494>)
 8006d8a:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006d94:	4863      	ldr	r0, [pc, #396]	@ (8006f24 <main+0x148c>)
 8006d96:	f002 fa1b 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006d9a:	200a      	movs	r0, #10
 8006d9c:	f001 fb70 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 8006da0:	2300      	movs	r3, #0
 8006da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006da6:	2124      	movs	r1, #36	@ 0x24
 8006da8:	4861      	ldr	r0, [pc, #388]	@ (8006f30 <main+0x1498>)
 8006daa:	f7fa f94e 	bl	800104a <Expander_SetPinState>



  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////
Set_Output_Voltage(&hi2c3, CELL_12, 4.0f);
 8006dae:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8006db2:	210b      	movs	r1, #11
 8006db4:	485e      	ldr	r0, [pc, #376]	@ (8006f30 <main+0x1498>)
 8006db6:	f7fa fb09 	bl	80013cc <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006dc0:	2124      	movs	r1, #36	@ 0x24
 8006dc2:	485b      	ldr	r0, [pc, #364]	@ (8006f30 <main+0x1498>)
 8006dc4:	f7fa f941 	bl	800104a <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006dce:	4855      	ldr	r0, [pc, #340]	@ (8006f24 <main+0x148c>)
 8006dd0:	f002 f9fe 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_24 = INA229_getVBUS_V(INA229_24);
 8006dd4:	4b57      	ldr	r3, [pc, #348]	@ (8006f34 <main+0x149c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7fc fb59 	bl	8003490 <INA229_getVBUS_V>
 8006dde:	eef0 7a40 	vmov.f32	s15, s0
 8006de2:	4b55      	ldr	r3, [pc, #340]	@ (8006f38 <main+0x14a0>)
 8006de4:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 8006de8:	2201      	movs	r2, #1
 8006dea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006dee:	484d      	ldr	r0, [pc, #308]	@ (8006f24 <main+0x148c>)
 8006df0:	f002 f9ee 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 8006df4:	2200      	movs	r2, #0
 8006df6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006dfa:	484a      	ldr	r0, [pc, #296]	@ (8006f24 <main+0x148c>)
 8006dfc:	f002 f9e8 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_24 = INA229_getDIETEMP_C(INA229_24);
 8006e00:	4b4c      	ldr	r3, [pc, #304]	@ (8006f34 <main+0x149c>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7fc fba1 	bl	800354c <INA229_getDIETEMP_C>
 8006e0a:	eef0 7a40 	vmov.f32	s15, s0
 8006e0e:	4b4b      	ldr	r3, [pc, #300]	@ (8006f3c <main+0x14a4>)
 8006e10:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 8006e14:	2201      	movs	r2, #1
 8006e16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e1a:	4842      	ldr	r0, [pc, #264]	@ (8006f24 <main+0x148c>)
 8006e1c:	f002 f9d8 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006e20:	200a      	movs	r0, #10
 8006e22:	f001 fb2d 	bl	8008480 <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 8006e26:	2300      	movs	r3, #0
 8006e28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006e2c:	2124      	movs	r1, #36	@ 0x24
 8006e2e:	4840      	ldr	r0, [pc, #256]	@ (8006f30 <main+0x1498>)
 8006e30:	f7fa f90b 	bl	800104a <Expander_SetPinState>

		  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


  HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 8006e34:	2200      	movs	r2, #0
 8006e36:	2104      	movs	r1, #4
 8006e38:	4841      	ldr	r0, [pc, #260]	@ (8006f40 <main+0x14a8>)
 8006e3a:	f002 f9c9 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_25 = INA229_getVBUS_V(INA229_12);
 8006e3e:	4b41      	ldr	r3, [pc, #260]	@ (8006f44 <main+0x14ac>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fc fb24 	bl	8003490 <INA229_getVBUS_V>
 8006e48:	eef0 7a40 	vmov.f32	s15, s0
 8006e4c:	4b3e      	ldr	r3, [pc, #248]	@ (8006f48 <main+0x14b0>)
 8006e4e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 8006e52:	2201      	movs	r2, #1
 8006e54:	2104      	movs	r1, #4
 8006e56:	483a      	ldr	r0, [pc, #232]	@ (8006f40 <main+0x14a8>)
 8006e58:	f002 f9ba 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2104      	movs	r1, #4
 8006e60:	4837      	ldr	r0, [pc, #220]	@ (8006f40 <main+0x14a8>)
 8006e62:	f002 f9b5 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_25 = INA229_getDIETEMP_C(INA229_12);
 8006e66:	4b37      	ldr	r3, [pc, #220]	@ (8006f44 <main+0x14ac>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7fc fb6e 	bl	800354c <INA229_getDIETEMP_C>
 8006e70:	eef0 7a40 	vmov.f32	s15, s0
 8006e74:	4b35      	ldr	r3, [pc, #212]	@ (8006f4c <main+0x14b4>)
 8006e76:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	2104      	movs	r1, #4
 8006e7e:	4830      	ldr	r0, [pc, #192]	@ (8006f40 <main+0x14a8>)
 8006e80:	f002 f9a6 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006e84:	200a      	movs	r0, #10
 8006e86:	f001 fafb 	bl	8008480 <HAL_Delay>

  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006e90:	4824      	ldr	r0, [pc, #144]	@ (8006f24 <main+0x148c>)
 8006e92:	f002 f99d 	bl	80091d0 <HAL_GPIO_WritePin>
//
busVoltage_26 = INA229_getVBUS_V(INA229_25);
 8006e96:	4b2e      	ldr	r3, [pc, #184]	@ (8006f50 <main+0x14b8>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fc faf8 	bl	8003490 <INA229_getVBUS_V>
 8006ea0:	eef0 7a40 	vmov.f32	s15, s0
 8006ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8006f54 <main+0x14bc>)
 8006ea6:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006eb0:	481c      	ldr	r0, [pc, #112]	@ (8006f24 <main+0x148c>)
 8006eb2:	f002 f98d 	bl	80091d0 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006ebc:	4819      	ldr	r0, [pc, #100]	@ (8006f24 <main+0x148c>)
 8006ebe:	f002 f987 	bl	80091d0 <HAL_GPIO_WritePin>
//
temperatureC_26 = INA229_getDIETEMP_C(INA229_25);
 8006ec2:	4b23      	ldr	r3, [pc, #140]	@ (8006f50 <main+0x14b8>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7fc fb40 	bl	800354c <INA229_getDIETEMP_C>
 8006ecc:	eef0 7a40 	vmov.f32	s15, s0
 8006ed0:	4b21      	ldr	r3, [pc, #132]	@ (8006f58 <main+0x14c0>)
 8006ed2:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(10);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006edc:	4811      	ldr	r0, [pc, #68]	@ (8006f24 <main+0x148c>)
 8006ede:	f002 f977 	bl	80091d0 <HAL_GPIO_WritePin>
HAL_Delay(10);
 8006ee2:	200a      	movs	r0, #10
 8006ee4:	f001 facc 	bl	8008480 <HAL_Delay>


//--------------------------------------------------------------//

HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_RESET);
 8006ee8:	2200      	movs	r2, #0
 8006eea:	2130      	movs	r1, #48	@ 0x30
 8006eec:	481b      	ldr	r0, [pc, #108]	@ (8006f5c <main+0x14c4>)
 8006eee:	f002 f96f 	bl	80091d0 <HAL_GPIO_WritePin>


cell_voltage_read();
 8006ef2:	f7fe fd87 	bl	8005a04 <cell_voltage_read>
delay_time_us(500000);
 8006ef6:	481a      	ldr	r0, [pc, #104]	@ (8006f60 <main+0x14c8>)
 8006ef8:	f7fe fc50 	bl	800579c <delay_time_us>
temparature_data_read();
 8006efc:	f7fe fce4 	bl	80058c8 <temparature_data_read>

HAL_GPIO_WritePin(GPIOC, SPI3_CS_03_Pin|SPI3_CS_02_Pin, GPIO_PIN_SET);
 8006f00:	2201      	movs	r2, #1
 8006f02:	2130      	movs	r1, #48	@ 0x30
 8006f04:	4815      	ldr	r0, [pc, #84]	@ (8006f5c <main+0x14c4>)
 8006f06:	f002 f963 	bl	80091d0 <HAL_GPIO_WritePin>

HAL_Delay(10);
 8006f0a:	200a      	movs	r0, #10
 8006f0c:	f001 fab8 	bl	8008480 <HAL_Delay>


cell_voltage_read();
 8006f10:	f7fe fd78 	bl	8005a04 <cell_voltage_read>
delay_time_us(500000);
 8006f14:	4812      	ldr	r0, [pc, #72]	@ (8006f60 <main+0x14c8>)
 8006f16:	f7fe fc41 	bl	800579c <delay_time_us>
temparature_data_read();
 8006f1a:	f7fe fcd5 	bl	80058c8 <temparature_data_read>
		  cell12_Temp_01_Set(resistance[0]);
 8006f1e:	bf00      	nop
 8006f20:	f7fe be3e 	b.w	8005ba0 <main+0x108>
 8006f24:	40021000 	.word	0x40021000
 8006f28:	0800dbc4 	.word	0x0800dbc4
 8006f2c:	20000df8 	.word	0x20000df8
 8006f30:	20000f0c 	.word	0x20000f0c
 8006f34:	0800dbc8 	.word	0x0800dbc8
 8006f38:	20000dfc 	.word	0x20000dfc
 8006f3c:	20000e00 	.word	0x20000e00
 8006f40:	40021400 	.word	0x40021400
 8006f44:	0800db98 	.word	0x0800db98
 8006f48:	20000e04 	.word	0x20000e04
 8006f4c:	20000e08 	.word	0x20000e08
 8006f50:	0800dbcc 	.word	0x0800dbcc
 8006f54:	20000e0c 	.word	0x20000e0c
 8006f58:	20000e10 	.word	0x20000e10
 8006f5c:	40020800 	.word	0x40020800
 8006f60:	0007a120 	.word	0x0007a120

08006f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b094      	sub	sp, #80	@ 0x50
 8006f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006f6a:	f107 0320 	add.w	r3, r7, #32
 8006f6e:	2230      	movs	r2, #48	@ 0x30
 8006f70:	2100      	movs	r1, #0
 8006f72:	4618      	mov	r0, r3
 8006f74:	f005 fcb2 	bl	800c8dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006f78:	f107 030c 	add.w	r3, r7, #12
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	601a      	str	r2, [r3, #0]
 8006f80:	605a      	str	r2, [r3, #4]
 8006f82:	609a      	str	r2, [r3, #8]
 8006f84:	60da      	str	r2, [r3, #12]
 8006f86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006f88:	2300      	movs	r3, #0
 8006f8a:	60bb      	str	r3, [r7, #8]
 8006f8c:	4b29      	ldr	r3, [pc, #164]	@ (8007034 <SystemClock_Config+0xd0>)
 8006f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f90:	4a28      	ldr	r2, [pc, #160]	@ (8007034 <SystemClock_Config+0xd0>)
 8006f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f98:	4b26      	ldr	r3, [pc, #152]	@ (8007034 <SystemClock_Config+0xd0>)
 8006f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa0:	60bb      	str	r3, [r7, #8]
 8006fa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	607b      	str	r3, [r7, #4]
 8006fa8:	4b23      	ldr	r3, [pc, #140]	@ (8007038 <SystemClock_Config+0xd4>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006fb0:	4a21      	ldr	r2, [pc, #132]	@ (8007038 <SystemClock_Config+0xd4>)
 8006fb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8007038 <SystemClock_Config+0xd4>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006fc0:	607b      	str	r3, [r7, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006fcc:	2310      	movs	r3, #16
 8006fce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8006fd8:	230f      	movs	r3, #15
 8006fda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8006fdc:	2390      	movs	r3, #144	@ 0x90
 8006fde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8006fe4:	2305      	movs	r3, #5
 8006fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006fe8:	f107 0320 	add.w	r3, r7, #32
 8006fec:	4618      	mov	r0, r3
 8006fee:	f003 f9a9 	bl	800a344 <HAL_RCC_OscConfig>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d001      	beq.n	8006ffc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8006ff8:	f000 fd1c 	bl	8007a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ffc:	230f      	movs	r3, #15
 8006ffe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007000:	2302      	movs	r3, #2
 8007002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007004:	2300      	movs	r3, #0
 8007006:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007008:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800700c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800700e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007012:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007014:	f107 030c 	add.w	r3, r7, #12
 8007018:	2102      	movs	r1, #2
 800701a:	4618      	mov	r0, r3
 800701c:	f003 fc0a 	bl	800a834 <HAL_RCC_ClockConfig>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d001      	beq.n	800702a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8007026:	f000 fd05 	bl	8007a34 <Error_Handler>
  }
}
 800702a:	bf00      	nop
 800702c:	3750      	adds	r7, #80	@ 0x50
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	40023800 	.word	0x40023800
 8007038:	40007000 	.word	0x40007000

0800703c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8007040:	4b17      	ldr	r3, [pc, #92]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007042:	4a18      	ldr	r2, [pc, #96]	@ (80070a4 <MX_CAN1_Init+0x68>)
 8007044:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8007046:	4b16      	ldr	r3, [pc, #88]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007048:	220a      	movs	r2, #10
 800704a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800704c:	4b14      	ldr	r3, [pc, #80]	@ (80070a0 <MX_CAN1_Init+0x64>)
 800704e:	2200      	movs	r2, #0
 8007050:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8007052:	4b13      	ldr	r3, [pc, #76]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007054:	2200      	movs	r2, #0
 8007056:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8007058:	4b11      	ldr	r3, [pc, #68]	@ (80070a0 <MX_CAN1_Init+0x64>)
 800705a:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800705e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8007060:	4b0f      	ldr	r3, [pc, #60]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007062:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8007066:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8007068:	4b0d      	ldr	r3, [pc, #52]	@ (80070a0 <MX_CAN1_Init+0x64>)
 800706a:	2200      	movs	r2, #0
 800706c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800706e:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007070:	2200      	movs	r2, #0
 8007072:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8007074:	4b0a      	ldr	r3, [pc, #40]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007076:	2200      	movs	r2, #0
 8007078:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800707a:	4b09      	ldr	r3, [pc, #36]	@ (80070a0 <MX_CAN1_Init+0x64>)
 800707c:	2200      	movs	r2, #0
 800707e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8007080:	4b07      	ldr	r3, [pc, #28]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007082:	2200      	movs	r2, #0
 8007084:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8007086:	4b06      	ldr	r3, [pc, #24]	@ (80070a0 <MX_CAN1_Init+0x64>)
 8007088:	2200      	movs	r2, #0
 800708a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800708c:	4804      	ldr	r0, [pc, #16]	@ (80070a0 <MX_CAN1_Init+0x64>)
 800708e:	f001 fa1b 	bl	80084c8 <HAL_CAN_Init>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d001      	beq.n	800709c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8007098:	f000 fccc 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800709c:	bf00      	nop
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	20000e14 	.word	0x20000e14
 80070a4:	40006400 	.word	0x40006400

080070a8 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80070ac:	4b16      	ldr	r3, [pc, #88]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070ae:	4a17      	ldr	r2, [pc, #92]	@ (800710c <MX_CAN2_Init+0x64>)
 80070b0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80070b2:	4b15      	ldr	r3, [pc, #84]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070b4:	2210      	movs	r2, #16
 80070b6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80070b8:	4b13      	ldr	r3, [pc, #76]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070ba:	2200      	movs	r2, #0
 80070bc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80070be:	4b12      	ldr	r3, [pc, #72]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80070c4:	4b10      	ldr	r3, [pc, #64]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070c6:	2200      	movs	r2, #0
 80070c8:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80070ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070cc:	2200      	movs	r2, #0
 80070ce:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80070d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070d2:	2200      	movs	r2, #0
 80070d4:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80070d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070d8:	2200      	movs	r2, #0
 80070da:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80070dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070de:	2200      	movs	r2, #0
 80070e0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80070e2:	4b09      	ldr	r3, [pc, #36]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070e4:	2200      	movs	r2, #0
 80070e6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80070e8:	4b07      	ldr	r3, [pc, #28]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80070ee:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070f0:	2200      	movs	r2, #0
 80070f2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80070f4:	4804      	ldr	r0, [pc, #16]	@ (8007108 <MX_CAN2_Init+0x60>)
 80070f6:	f001 f9e7 	bl	80084c8 <HAL_CAN_Init>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d001      	beq.n	8007104 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8007100:	f000 fc98 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8007104:	bf00      	nop
 8007106:	bd80      	pop	{r7, pc}
 8007108:	20000e3c 	.word	0x20000e3c
 800710c:	40006800 	.word	0x40006800

08007110 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007114:	4b1b      	ldr	r3, [pc, #108]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007116:	4a1c      	ldr	r2, [pc, #112]	@ (8007188 <MX_I2C1_Init+0x78>)
 8007118:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800711a:	4b1a      	ldr	r3, [pc, #104]	@ (8007184 <MX_I2C1_Init+0x74>)
 800711c:	4a1b      	ldr	r2, [pc, #108]	@ (800718c <MX_I2C1_Init+0x7c>)
 800711e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007120:	4b18      	ldr	r3, [pc, #96]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007122:	2200      	movs	r2, #0
 8007124:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007126:	4b17      	ldr	r3, [pc, #92]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007128:	2200      	movs	r2, #0
 800712a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800712c:	4b15      	ldr	r3, [pc, #84]	@ (8007184 <MX_I2C1_Init+0x74>)
 800712e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007132:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007134:	4b13      	ldr	r3, [pc, #76]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007136:	2200      	movs	r2, #0
 8007138:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800713a:	4b12      	ldr	r3, [pc, #72]	@ (8007184 <MX_I2C1_Init+0x74>)
 800713c:	2200      	movs	r2, #0
 800713e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007140:	4b10      	ldr	r3, [pc, #64]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007142:	2200      	movs	r2, #0
 8007144:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007146:	4b0f      	ldr	r3, [pc, #60]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007148:	2200      	movs	r2, #0
 800714a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800714c:	480d      	ldr	r0, [pc, #52]	@ (8007184 <MX_I2C1_Init+0x74>)
 800714e:	f002 f859 	bl	8009204 <HAL_I2C_Init>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d001      	beq.n	800715c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007158:	f000 fc6c 	bl	8007a34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800715c:	2100      	movs	r1, #0
 800715e:	4809      	ldr	r0, [pc, #36]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007160:	f003 f874 	bl	800a24c <HAL_I2CEx_ConfigAnalogFilter>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d001      	beq.n	800716e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800716a:	f000 fc63 	bl	8007a34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800716e:	2100      	movs	r1, #0
 8007170:	4804      	ldr	r0, [pc, #16]	@ (8007184 <MX_I2C1_Init+0x74>)
 8007172:	f003 f8a7 	bl	800a2c4 <HAL_I2CEx_ConfigDigitalFilter>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800717c:	f000 fc5a 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007180:	bf00      	nop
 8007182:	bd80      	pop	{r7, pc}
 8007184:	20000e64 	.word	0x20000e64
 8007188:	40005400 	.word	0x40005400
 800718c:	000186a0 	.word	0x000186a0

08007190 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8007194:	4b1b      	ldr	r3, [pc, #108]	@ (8007204 <MX_I2C2_Init+0x74>)
 8007196:	4a1c      	ldr	r2, [pc, #112]	@ (8007208 <MX_I2C2_Init+0x78>)
 8007198:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800719a:	4b1a      	ldr	r3, [pc, #104]	@ (8007204 <MX_I2C2_Init+0x74>)
 800719c:	4a1b      	ldr	r2, [pc, #108]	@ (800720c <MX_I2C2_Init+0x7c>)
 800719e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80071a0:	4b18      	ldr	r3, [pc, #96]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071a2:	2200      	movs	r2, #0
 80071a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80071a6:	4b17      	ldr	r3, [pc, #92]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80071ac:	4b15      	ldr	r3, [pc, #84]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80071b2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80071b4:	4b13      	ldr	r3, [pc, #76]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071b6:	2200      	movs	r2, #0
 80071b8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80071ba:	4b12      	ldr	r3, [pc, #72]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071bc:	2200      	movs	r2, #0
 80071be:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80071c0:	4b10      	ldr	r3, [pc, #64]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80071c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071c8:	2200      	movs	r2, #0
 80071ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80071cc:	480d      	ldr	r0, [pc, #52]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071ce:	f002 f819 	bl	8009204 <HAL_I2C_Init>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80071d8:	f000 fc2c 	bl	8007a34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80071dc:	2100      	movs	r1, #0
 80071de:	4809      	ldr	r0, [pc, #36]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071e0:	f003 f834 	bl	800a24c <HAL_I2CEx_ConfigAnalogFilter>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80071ea:	f000 fc23 	bl	8007a34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80071ee:	2100      	movs	r1, #0
 80071f0:	4804      	ldr	r0, [pc, #16]	@ (8007204 <MX_I2C2_Init+0x74>)
 80071f2:	f003 f867 	bl	800a2c4 <HAL_I2CEx_ConfigDigitalFilter>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d001      	beq.n	8007200 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80071fc:	f000 fc1a 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8007200:	bf00      	nop
 8007202:	bd80      	pop	{r7, pc}
 8007204:	20000eb8 	.word	0x20000eb8
 8007208:	40005800 	.word	0x40005800
 800720c:	00061a80 	.word	0x00061a80

08007210 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8007214:	4b1b      	ldr	r3, [pc, #108]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007216:	4a1c      	ldr	r2, [pc, #112]	@ (8007288 <MX_I2C3_Init+0x78>)
 8007218:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800721a:	4b1a      	ldr	r3, [pc, #104]	@ (8007284 <MX_I2C3_Init+0x74>)
 800721c:	4a1b      	ldr	r2, [pc, #108]	@ (800728c <MX_I2C3_Init+0x7c>)
 800721e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007220:	4b18      	ldr	r3, [pc, #96]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007222:	2200      	movs	r2, #0
 8007224:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8007226:	4b17      	ldr	r3, [pc, #92]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007228:	2200      	movs	r2, #0
 800722a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800722c:	4b15      	ldr	r3, [pc, #84]	@ (8007284 <MX_I2C3_Init+0x74>)
 800722e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007232:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007234:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007236:	2200      	movs	r2, #0
 8007238:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800723a:	4b12      	ldr	r3, [pc, #72]	@ (8007284 <MX_I2C3_Init+0x74>)
 800723c:	2200      	movs	r2, #0
 800723e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007240:	4b10      	ldr	r3, [pc, #64]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007242:	2200      	movs	r2, #0
 8007244:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007246:	4b0f      	ldr	r3, [pc, #60]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007248:	2200      	movs	r2, #0
 800724a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800724c:	480d      	ldr	r0, [pc, #52]	@ (8007284 <MX_I2C3_Init+0x74>)
 800724e:	f001 ffd9 	bl	8009204 <HAL_I2C_Init>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8007258:	f000 fbec 	bl	8007a34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800725c:	2100      	movs	r1, #0
 800725e:	4809      	ldr	r0, [pc, #36]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007260:	f002 fff4 	bl	800a24c <HAL_I2CEx_ConfigAnalogFilter>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800726a:	f000 fbe3 	bl	8007a34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800726e:	2100      	movs	r1, #0
 8007270:	4804      	ldr	r0, [pc, #16]	@ (8007284 <MX_I2C3_Init+0x74>)
 8007272:	f003 f827 	bl	800a2c4 <HAL_I2CEx_ConfigDigitalFilter>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d001      	beq.n	8007280 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800727c:	f000 fbda 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8007280:	bf00      	nop
 8007282:	bd80      	pop	{r7, pc}
 8007284:	20000f0c 	.word	0x20000f0c
 8007288:	40005c00 	.word	0x40005c00
 800728c:	00061a80 	.word	0x00061a80

08007290 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8007294:	4b17      	ldr	r3, [pc, #92]	@ (80072f4 <MX_SPI1_Init+0x64>)
 8007296:	4a18      	ldr	r2, [pc, #96]	@ (80072f8 <MX_SPI1_Init+0x68>)
 8007298:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800729a:	4b16      	ldr	r3, [pc, #88]	@ (80072f4 <MX_SPI1_Init+0x64>)
 800729c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80072a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80072a2:	4b14      	ldr	r3, [pc, #80]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072a4:	2200      	movs	r2, #0
 80072a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80072a8:	4b12      	ldr	r3, [pc, #72]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072aa:	2200      	movs	r2, #0
 80072ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80072ae:	4b11      	ldr	r3, [pc, #68]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072b0:	2200      	movs	r2, #0
 80072b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80072b4:	4b0f      	ldr	r3, [pc, #60]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072b6:	2201      	movs	r2, #1
 80072b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80072ba:	4b0e      	ldr	r3, [pc, #56]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80072c2:	4b0c      	ldr	r3, [pc, #48]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072c4:	2228      	movs	r2, #40	@ 0x28
 80072c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80072c8:	4b0a      	ldr	r3, [pc, #40]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80072ce:	4b09      	ldr	r3, [pc, #36]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072d0:	2200      	movs	r2, #0
 80072d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072d4:	4b07      	ldr	r3, [pc, #28]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80072da:	4b06      	ldr	r3, [pc, #24]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072dc:	220a      	movs	r2, #10
 80072de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80072e0:	4804      	ldr	r0, [pc, #16]	@ (80072f4 <MX_SPI1_Init+0x64>)
 80072e2:	f003 fc87 	bl	800abf4 <HAL_SPI_Init>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80072ec:	f000 fba2 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80072f0:	bf00      	nop
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	20000f60 	.word	0x20000f60
 80072f8:	40013000 	.word	0x40013000

080072fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8007300:	4b17      	ldr	r3, [pc, #92]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007302:	4a18      	ldr	r2, [pc, #96]	@ (8007364 <MX_SPI2_Init+0x68>)
 8007304:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007306:	4b16      	ldr	r3, [pc, #88]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007308:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800730c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800730e:	4b14      	ldr	r3, [pc, #80]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007310:	2200      	movs	r2, #0
 8007312:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007314:	4b12      	ldr	r3, [pc, #72]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007316:	2200      	movs	r2, #0
 8007318:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800731a:	4b11      	ldr	r3, [pc, #68]	@ (8007360 <MX_SPI2_Init+0x64>)
 800731c:	2200      	movs	r2, #0
 800731e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007320:	4b0f      	ldr	r3, [pc, #60]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007322:	2201      	movs	r2, #1
 8007324:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007326:	4b0e      	ldr	r3, [pc, #56]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800732c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800732e:	4b0c      	ldr	r3, [pc, #48]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007330:	2218      	movs	r2, #24
 8007332:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007334:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007336:	2200      	movs	r2, #0
 8007338:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800733a:	4b09      	ldr	r3, [pc, #36]	@ (8007360 <MX_SPI2_Init+0x64>)
 800733c:	2200      	movs	r2, #0
 800733e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007340:	4b07      	ldr	r3, [pc, #28]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007342:	2200      	movs	r2, #0
 8007344:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007346:	4b06      	ldr	r3, [pc, #24]	@ (8007360 <MX_SPI2_Init+0x64>)
 8007348:	220a      	movs	r2, #10
 800734a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800734c:	4804      	ldr	r0, [pc, #16]	@ (8007360 <MX_SPI2_Init+0x64>)
 800734e:	f003 fc51 	bl	800abf4 <HAL_SPI_Init>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8007358:	f000 fb6c 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800735c:	bf00      	nop
 800735e:	bd80      	pop	{r7, pc}
 8007360:	20000fb8 	.word	0x20000fb8
 8007364:	40003800 	.word	0x40003800

08007368 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800736c:	4b17      	ldr	r3, [pc, #92]	@ (80073cc <MX_SPI3_Init+0x64>)
 800736e:	4a18      	ldr	r2, [pc, #96]	@ (80073d0 <MX_SPI3_Init+0x68>)
 8007370:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007372:	4b16      	ldr	r3, [pc, #88]	@ (80073cc <MX_SPI3_Init+0x64>)
 8007374:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007378:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800737a:	4b14      	ldr	r3, [pc, #80]	@ (80073cc <MX_SPI3_Init+0x64>)
 800737c:	2200      	movs	r2, #0
 800737e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007380:	4b12      	ldr	r3, [pc, #72]	@ (80073cc <MX_SPI3_Init+0x64>)
 8007382:	2200      	movs	r2, #0
 8007384:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007386:	4b11      	ldr	r3, [pc, #68]	@ (80073cc <MX_SPI3_Init+0x64>)
 8007388:	2200      	movs	r2, #0
 800738a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800738c:	4b0f      	ldr	r3, [pc, #60]	@ (80073cc <MX_SPI3_Init+0x64>)
 800738e:	2200      	movs	r2, #0
 8007390:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007392:	4b0e      	ldr	r3, [pc, #56]	@ (80073cc <MX_SPI3_Init+0x64>)
 8007394:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007398:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800739a:	4b0c      	ldr	r3, [pc, #48]	@ (80073cc <MX_SPI3_Init+0x64>)
 800739c:	2220      	movs	r2, #32
 800739e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80073a0:	4b0a      	ldr	r3, [pc, #40]	@ (80073cc <MX_SPI3_Init+0x64>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80073a6:	4b09      	ldr	r3, [pc, #36]	@ (80073cc <MX_SPI3_Init+0x64>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073ac:	4b07      	ldr	r3, [pc, #28]	@ (80073cc <MX_SPI3_Init+0x64>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80073b2:	4b06      	ldr	r3, [pc, #24]	@ (80073cc <MX_SPI3_Init+0x64>)
 80073b4:	220a      	movs	r2, #10
 80073b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80073b8:	4804      	ldr	r0, [pc, #16]	@ (80073cc <MX_SPI3_Init+0x64>)
 80073ba:	f003 fc1b 	bl	800abf4 <HAL_SPI_Init>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80073c4:	f000 fb36 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80073c8:	bf00      	nop
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	20001010 	.word	0x20001010
 80073d0:	40003c00 	.word	0x40003c00

080073d4 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80073d8:	4b17      	ldr	r3, [pc, #92]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073da:	4a18      	ldr	r2, [pc, #96]	@ (800743c <MX_SPI4_Init+0x68>)
 80073dc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80073de:	4b16      	ldr	r3, [pc, #88]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80073e4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80073e6:	4b14      	ldr	r3, [pc, #80]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80073ec:	4b12      	ldr	r3, [pc, #72]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80073f2:	4b11      	ldr	r3, [pc, #68]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80073f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007438 <MX_SPI4_Init+0x64>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80073fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007438 <MX_SPI4_Init+0x64>)
 8007400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007404:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8007406:	4b0c      	ldr	r3, [pc, #48]	@ (8007438 <MX_SPI4_Init+0x64>)
 8007408:	2230      	movs	r2, #48	@ 0x30
 800740a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800740c:	4b0a      	ldr	r3, [pc, #40]	@ (8007438 <MX_SPI4_Init+0x64>)
 800740e:	2200      	movs	r2, #0
 8007410:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8007412:	4b09      	ldr	r3, [pc, #36]	@ (8007438 <MX_SPI4_Init+0x64>)
 8007414:	2200      	movs	r2, #0
 8007416:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007418:	4b07      	ldr	r3, [pc, #28]	@ (8007438 <MX_SPI4_Init+0x64>)
 800741a:	2200      	movs	r2, #0
 800741c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 800741e:	4b06      	ldr	r3, [pc, #24]	@ (8007438 <MX_SPI4_Init+0x64>)
 8007420:	220a      	movs	r2, #10
 8007422:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8007424:	4804      	ldr	r0, [pc, #16]	@ (8007438 <MX_SPI4_Init+0x64>)
 8007426:	f003 fbe5 	bl	800abf4 <HAL_SPI_Init>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8007430:	f000 fb00 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8007434:	bf00      	nop
 8007436:	bd80      	pop	{r7, pc}
 8007438:	20001068 	.word	0x20001068
 800743c:	40013400 	.word	0x40013400

08007440 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007444:	4b11      	ldr	r3, [pc, #68]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007446:	4a12      	ldr	r2, [pc, #72]	@ (8007490 <MX_USART1_UART_Init+0x50>)
 8007448:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800744a:	4b10      	ldr	r3, [pc, #64]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 800744c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007450:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007452:	4b0e      	ldr	r3, [pc, #56]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007454:	2200      	movs	r2, #0
 8007456:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007458:	4b0c      	ldr	r3, [pc, #48]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 800745a:	2200      	movs	r2, #0
 800745c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800745e:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007460:	2200      	movs	r2, #0
 8007462:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007464:	4b09      	ldr	r3, [pc, #36]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007466:	220c      	movs	r2, #12
 8007468:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800746a:	4b08      	ldr	r3, [pc, #32]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 800746c:	2200      	movs	r2, #0
 800746e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007470:	4b06      	ldr	r3, [pc, #24]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007472:	2200      	movs	r2, #0
 8007474:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007476:	4805      	ldr	r0, [pc, #20]	@ (800748c <MX_USART1_UART_Init+0x4c>)
 8007478:	f004 f98e 	bl	800b798 <HAL_UART_Init>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d001      	beq.n	8007486 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007482:	f000 fad7 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007486:	bf00      	nop
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	200010c0 	.word	0x200010c0
 8007490:	40011000 	.word	0x40011000

08007494 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007498:	4b11      	ldr	r3, [pc, #68]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 800749a:	4a12      	ldr	r2, [pc, #72]	@ (80074e4 <MX_USART2_UART_Init+0x50>)
 800749c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800749e:	4b10      	ldr	r3, [pc, #64]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80074a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80074a6:	4b0e      	ldr	r3, [pc, #56]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80074ac:	4b0c      	ldr	r3, [pc, #48]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074ae:	2200      	movs	r2, #0
 80074b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80074b2:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80074b8:	4b09      	ldr	r3, [pc, #36]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074ba:	220c      	movs	r2, #12
 80074bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80074be:	4b08      	ldr	r3, [pc, #32]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80074c4:	4b06      	ldr	r3, [pc, #24]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80074ca:	4805      	ldr	r0, [pc, #20]	@ (80074e0 <MX_USART2_UART_Init+0x4c>)
 80074cc:	f004 f964 	bl	800b798 <HAL_UART_Init>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d001      	beq.n	80074da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80074d6:	f000 faad 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80074da:	bf00      	nop
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	20001108 	.word	0x20001108
 80074e4:	40004400 	.word	0x40004400

080074e8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80074ec:	4b11      	ldr	r3, [pc, #68]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 80074ee:	4a12      	ldr	r2, [pc, #72]	@ (8007538 <MX_USART3_UART_Init+0x50>)
 80074f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80074f2:	4b10      	ldr	r3, [pc, #64]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 80074f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80074f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80074fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 80074fc:	2200      	movs	r2, #0
 80074fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007500:	4b0c      	ldr	r3, [pc, #48]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 8007502:	2200      	movs	r2, #0
 8007504:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007506:	4b0b      	ldr	r3, [pc, #44]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 8007508:	2200      	movs	r2, #0
 800750a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800750c:	4b09      	ldr	r3, [pc, #36]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 800750e:	220c      	movs	r2, #12
 8007510:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007512:	4b08      	ldr	r3, [pc, #32]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 8007514:	2200      	movs	r2, #0
 8007516:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007518:	4b06      	ldr	r3, [pc, #24]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 800751a:	2200      	movs	r2, #0
 800751c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800751e:	4805      	ldr	r0, [pc, #20]	@ (8007534 <MX_USART3_UART_Init+0x4c>)
 8007520:	f004 f93a 	bl	800b798 <HAL_UART_Init>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800752a:	f000 fa83 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800752e:	bf00      	nop
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	20001150 	.word	0x20001150
 8007538:	40004800 	.word	0x40004800

0800753c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8007540:	4b11      	ldr	r3, [pc, #68]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007542:	4a12      	ldr	r2, [pc, #72]	@ (800758c <MX_USART6_UART_Init+0x50>)
 8007544:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8007546:	4b10      	ldr	r3, [pc, #64]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007548:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800754c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800754e:	4b0e      	ldr	r3, [pc, #56]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007550:	2200      	movs	r2, #0
 8007552:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8007554:	4b0c      	ldr	r3, [pc, #48]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007556:	2200      	movs	r2, #0
 8007558:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800755a:	4b0b      	ldr	r3, [pc, #44]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 800755c:	2200      	movs	r2, #0
 800755e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8007560:	4b09      	ldr	r3, [pc, #36]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007562:	220c      	movs	r2, #12
 8007564:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007566:	4b08      	ldr	r3, [pc, #32]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007568:	2200      	movs	r2, #0
 800756a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800756c:	4b06      	ldr	r3, [pc, #24]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 800756e:	2200      	movs	r2, #0
 8007570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007572:	4805      	ldr	r0, [pc, #20]	@ (8007588 <MX_USART6_UART_Init+0x4c>)
 8007574:	f004 f910 	bl	800b798 <HAL_UART_Init>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800757e:	f000 fa59 	bl	8007a34 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8007582:	bf00      	nop
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20001198 	.word	0x20001198
 800758c:	40011400 	.word	0x40011400

08007590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b08e      	sub	sp, #56	@ 0x38
 8007594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007596:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]
 800759e:	605a      	str	r2, [r3, #4]
 80075a0:	609a      	str	r2, [r3, #8]
 80075a2:	60da      	str	r2, [r3, #12]
 80075a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80075a6:	2300      	movs	r3, #0
 80075a8:	623b      	str	r3, [r7, #32]
 80075aa:	4bb6      	ldr	r3, [pc, #728]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ae:	4ab5      	ldr	r2, [pc, #724]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075b0:	f043 0310 	orr.w	r3, r3, #16
 80075b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80075b6:	4bb3      	ldr	r3, [pc, #716]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ba:	f003 0310 	and.w	r3, r3, #16
 80075be:	623b      	str	r3, [r7, #32]
 80075c0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80075c2:	2300      	movs	r3, #0
 80075c4:	61fb      	str	r3, [r7, #28]
 80075c6:	4baf      	ldr	r3, [pc, #700]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ca:	4aae      	ldr	r2, [pc, #696]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80075d2:	4bac      	ldr	r3, [pc, #688]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075da:	61fb      	str	r3, [r7, #28]
 80075dc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80075de:	2300      	movs	r3, #0
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	4ba8      	ldr	r3, [pc, #672]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e6:	4aa7      	ldr	r2, [pc, #668]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075e8:	f043 0304 	orr.w	r3, r3, #4
 80075ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80075ee:	4ba5      	ldr	r3, [pc, #660]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 80075f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f2:	f003 0304 	and.w	r3, r3, #4
 80075f6:	61bb      	str	r3, [r7, #24]
 80075f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80075fa:	2300      	movs	r3, #0
 80075fc:	617b      	str	r3, [r7, #20]
 80075fe:	4ba1      	ldr	r3, [pc, #644]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007602:	4aa0      	ldr	r2, [pc, #640]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007604:	f043 0320 	orr.w	r3, r3, #32
 8007608:	6313      	str	r3, [r2, #48]	@ 0x30
 800760a:	4b9e      	ldr	r3, [pc, #632]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 800760c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007616:	2300      	movs	r3, #0
 8007618:	613b      	str	r3, [r7, #16]
 800761a:	4b9a      	ldr	r3, [pc, #616]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 800761c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800761e:	4a99      	ldr	r2, [pc, #612]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007624:	6313      	str	r3, [r2, #48]	@ 0x30
 8007626:	4b97      	ldr	r3, [pc, #604]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800762e:	613b      	str	r3, [r7, #16]
 8007630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007632:	2300      	movs	r3, #0
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	4b93      	ldr	r3, [pc, #588]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	4a92      	ldr	r2, [pc, #584]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 800763c:	f043 0301 	orr.w	r3, r3, #1
 8007640:	6313      	str	r3, [r2, #48]	@ 0x30
 8007642:	4b90      	ldr	r3, [pc, #576]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	60fb      	str	r3, [r7, #12]
 800764c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800764e:	2300      	movs	r3, #0
 8007650:	60bb      	str	r3, [r7, #8]
 8007652:	4b8c      	ldr	r3, [pc, #560]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007656:	4a8b      	ldr	r2, [pc, #556]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007658:	f043 0302 	orr.w	r3, r3, #2
 800765c:	6313      	str	r3, [r2, #48]	@ 0x30
 800765e:	4b89      	ldr	r3, [pc, #548]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	60bb      	str	r3, [r7, #8]
 8007668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800766a:	2300      	movs	r3, #0
 800766c:	607b      	str	r3, [r7, #4]
 800766e:	4b85      	ldr	r3, [pc, #532]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007672:	4a84      	ldr	r2, [pc, #528]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007674:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007678:	6313      	str	r3, [r2, #48]	@ 0x30
 800767a:	4b82      	ldr	r3, [pc, #520]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 800767c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007682:	607b      	str	r3, [r7, #4]
 8007684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007686:	2300      	movs	r3, #0
 8007688:	603b      	str	r3, [r7, #0]
 800768a:	4b7e      	ldr	r3, [pc, #504]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 800768c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768e:	4a7d      	ldr	r2, [pc, #500]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007690:	f043 0308 	orr.w	r3, r3, #8
 8007694:	6313      	str	r3, [r2, #48]	@ 0x30
 8007696:	4b7b      	ldr	r3, [pc, #492]	@ (8007884 <MX_GPIO_Init+0x2f4>)
 8007698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769a:	f003 0308 	and.w	r3, r3, #8
 800769e:	603b      	str	r3, [r7, #0]
 80076a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 80076a2:	2201      	movs	r2, #1
 80076a4:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 80076a8:	4877      	ldr	r0, [pc, #476]	@ (8007888 <MX_GPIO_Init+0x2f8>)
 80076aa:	f001 fd91 	bl	80091d0 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 80076ae:	2201      	movs	r2, #1
 80076b0:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80076b4:	4875      	ldr	r0, [pc, #468]	@ (800788c <MX_GPIO_Init+0x2fc>)
 80076b6:	f001 fd8b 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 80076ba:	2201      	movs	r2, #1
 80076bc:	f242 0133 	movw	r1, #8243	@ 0x2033
 80076c0:	4873      	ldr	r0, [pc, #460]	@ (8007890 <MX_GPIO_Init+0x300>)
 80076c2:	f001 fd85 	bl	80091d0 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 80076c6:	2200      	movs	r2, #0
 80076c8:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 80076cc:	486f      	ldr	r0, [pc, #444]	@ (800788c <MX_GPIO_Init+0x2fc>)
 80076ce:	f001 fd7f 	bl	80091d0 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 80076d2:	2201      	movs	r2, #1
 80076d4:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 80076d8:	486e      	ldr	r0, [pc, #440]	@ (8007894 <MX_GPIO_Init+0x304>)
 80076da:	f001 fd79 	bl	80091d0 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 80076de:	2200      	movs	r2, #0
 80076e0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80076e4:	486b      	ldr	r0, [pc, #428]	@ (8007894 <MX_GPIO_Init+0x304>)
 80076e6:	f001 fd73 	bl	80091d0 <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80076ea:	2201      	movs	r2, #1
 80076ec:	2101      	movs	r1, #1
 80076ee:	486a      	ldr	r0, [pc, #424]	@ (8007898 <MX_GPIO_Init+0x308>)
 80076f0:	f001 fd6e 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 80076f4:	2200      	movs	r2, #0
 80076f6:	2102      	movs	r1, #2
 80076f8:	4867      	ldr	r0, [pc, #412]	@ (8007898 <MX_GPIO_Init+0x308>)
 80076fa:	f001 fd69 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 80076fe:	2200      	movs	r2, #0
 8007700:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 8007704:	4865      	ldr	r0, [pc, #404]	@ (800789c <MX_GPIO_Init+0x30c>)
 8007706:	f001 fd63 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 800770a:	2201      	movs	r2, #1
 800770c:	f648 0103 	movw	r1, #34819	@ 0x8803
 8007710:	4863      	ldr	r0, [pc, #396]	@ (80078a0 <MX_GPIO_Init+0x310>)
 8007712:	f001 fd5d 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 8007716:	2201      	movs	r2, #1
 8007718:	2103      	movs	r1, #3
 800771a:	4862      	ldr	r0, [pc, #392]	@ (80078a4 <MX_GPIO_Init+0x314>)
 800771c:	f001 fd58 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 8007720:	2200      	movs	r2, #0
 8007722:	f648 0103 	movw	r1, #34819	@ 0x8803
 8007726:	4858      	ldr	r0, [pc, #352]	@ (8007888 <MX_GPIO_Init+0x2f8>)
 8007728:	f001 fd52 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 800772c:	2200      	movs	r2, #0
 800772e:	f244 4138 	movw	r1, #17464	@ 0x4438
 8007732:	485b      	ldr	r0, [pc, #364]	@ (80078a0 <MX_GPIO_Init+0x310>)
 8007734:	f001 fd4c 	bl	80091d0 <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 8007738:	2201      	movs	r2, #1
 800773a:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 800773e:	4857      	ldr	r0, [pc, #348]	@ (800789c <MX_GPIO_Init+0x30c>)
 8007740:	f001 fd46 	bl	80091d0 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 8007744:	2201      	movs	r2, #1
 8007746:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800774a:	4857      	ldr	r0, [pc, #348]	@ (80078a8 <MX_GPIO_Init+0x318>)
 800774c:	f001 fd40 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin|DIP_SWITCH_01_Pin, GPIO_PIN_RESET);
 8007750:	2200      	movs	r2, #0
 8007752:	f640 011c 	movw	r1, #2076	@ 0x81c
 8007756:	4854      	ldr	r0, [pc, #336]	@ (80078a8 <MX_GPIO_Init+0x318>)
 8007758:	f001 fd3a 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 800775c:	2200      	movs	r2, #0
 800775e:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 8007762:	4850      	ldr	r0, [pc, #320]	@ (80078a4 <MX_GPIO_Init+0x314>)
 8007764:	f001 fd34 	bl	80091d0 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8007768:	2200      	movs	r2, #0
 800776a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800776e:	4848      	ldr	r0, [pc, #288]	@ (8007890 <MX_GPIO_Init+0x300>)
 8007770:	f001 fd2e 	bl	80091d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8007774:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800777a:	2301      	movs	r3, #1
 800777c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800777e:	2300      	movs	r3, #0
 8007780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007782:	2300      	movs	r3, #0
 8007784:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800778a:	4619      	mov	r1, r3
 800778c:	483e      	ldr	r0, [pc, #248]	@ (8007888 <MX_GPIO_Init+0x2f8>)
 800778e:	f001 fb73 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 8007792:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007798:	2301      	movs	r3, #1
 800779a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800779c:	2300      	movs	r3, #0
 800779e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077a0:	2300      	movs	r3, #0
 80077a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80077a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077a8:	4619      	mov	r1, r3
 80077aa:	4838      	ldr	r0, [pc, #224]	@ (800788c <MX_GPIO_Init+0x2fc>)
 80077ac:	f001 fb64 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 80077b0:	f242 1330 	movw	r3, #8496	@ 0x2130
 80077b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077b6:	2301      	movs	r3, #1
 80077b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077ba:	2300      	movs	r3, #0
 80077bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077be:	2300      	movs	r3, #0
 80077c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077c6:	4619      	mov	r1, r3
 80077c8:	4831      	ldr	r0, [pc, #196]	@ (8007890 <MX_GPIO_Init+0x300>)
 80077ca:	f001 fb55 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 80077ce:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 80077d2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077d4:	2301      	movs	r3, #1
 80077d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077d8:	2300      	movs	r3, #0
 80077da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077dc:	2300      	movs	r3, #0
 80077de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80077e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077e4:	4619      	mov	r1, r3
 80077e6:	482b      	ldr	r0, [pc, #172]	@ (8007894 <MX_GPIO_Init+0x304>)
 80077e8:	f001 fb46 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80077ec:	2304      	movs	r3, #4
 80077ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077f0:	2301      	movs	r3, #1
 80077f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077f4:	2300      	movs	r3, #0
 80077f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80077f8:	2302      	movs	r3, #2
 80077fa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 80077fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007800:	4619      	mov	r1, r3
 8007802:	4824      	ldr	r0, [pc, #144]	@ (8007894 <MX_GPIO_Init+0x304>)
 8007804:	f001 fb38 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 8007808:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 800780c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800780e:	2301      	movs	r3, #1
 8007810:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007812:	2301      	movs	r3, #1
 8007814:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007816:	2303      	movs	r3, #3
 8007818:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800781a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800781e:	4619      	mov	r1, r3
 8007820:	481c      	ldr	r0, [pc, #112]	@ (8007894 <MX_GPIO_Init+0x304>)
 8007822:	f001 fb29 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 8007826:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800782a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800782c:	2301      	movs	r3, #1
 800782e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007830:	2302      	movs	r3, #2
 8007832:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007834:	2303      	movs	r3, #3
 8007836:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 8007838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800783c:	4619      	mov	r1, r3
 800783e:	4815      	ldr	r0, [pc, #84]	@ (8007894 <MX_GPIO_Init+0x304>)
 8007840:	f001 fb1a 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 8007844:	2301      	movs	r3, #1
 8007846:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007848:	2301      	movs	r3, #1
 800784a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800784c:	2302      	movs	r3, #2
 800784e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007850:	2303      	movs	r3, #3
 8007852:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 8007854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007858:	4619      	mov	r1, r3
 800785a:	480d      	ldr	r0, [pc, #52]	@ (8007890 <MX_GPIO_Init+0x300>)
 800785c:	f001 fb0c 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 8007860:	2302      	movs	r3, #2
 8007862:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007864:	2301      	movs	r3, #1
 8007866:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007868:	2301      	movs	r3, #1
 800786a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800786c:	2303      	movs	r3, #3
 800786e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 8007870:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007874:	4619      	mov	r1, r3
 8007876:	4806      	ldr	r0, [pc, #24]	@ (8007890 <MX_GPIO_Init+0x300>)
 8007878:	f001 fafe 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 800787c:	2301      	movs	r3, #1
 800787e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007880:	2301      	movs	r3, #1
 8007882:	e013      	b.n	80078ac <MX_GPIO_Init+0x31c>
 8007884:	40023800 	.word	0x40023800
 8007888:	40021000 	.word	0x40021000
 800788c:	40022000 	.word	0x40022000
 8007890:	40020800 	.word	0x40020800
 8007894:	40021400 	.word	0x40021400
 8007898:	40020000 	.word	0x40020000
 800789c:	40021c00 	.word	0x40021c00
 80078a0:	40020400 	.word	0x40020400
 80078a4:	40021800 	.word	0x40021800
 80078a8:	40020c00 	.word	0x40020c00
 80078ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80078ae:	2302      	movs	r3, #2
 80078b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078b2:	2303      	movs	r3, #3
 80078b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 80078b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078ba:	4619      	mov	r1, r3
 80078bc:	4858      	ldr	r0, [pc, #352]	@ (8007a20 <MX_GPIO_Init+0x490>)
 80078be:	f001 fadb 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 80078c2:	2302      	movs	r3, #2
 80078c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078c6:	2301      	movs	r3, #1
 80078c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80078ce:	2302      	movs	r3, #2
 80078d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80078d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078d6:	4619      	mov	r1, r3
 80078d8:	4851      	ldr	r0, [pc, #324]	@ (8007a20 <MX_GPIO_Init+0x490>)
 80078da:	f001 facd 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 80078de:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 80078e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80078e4:	2301      	movs	r3, #1
 80078e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078e8:	2300      	movs	r3, #0
 80078ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078ec:	2300      	movs	r3, #0
 80078ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80078f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078f4:	4619      	mov	r1, r3
 80078f6:	484b      	ldr	r0, [pc, #300]	@ (8007a24 <MX_GPIO_Init+0x494>)
 80078f8:	f001 fabe 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 80078fc:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007902:	2301      	movs	r3, #1
 8007904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007906:	2300      	movs	r3, #0
 8007908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800790a:	2300      	movs	r3, #0
 800790c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800790e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007912:	4619      	mov	r1, r3
 8007914:	4844      	ldr	r0, [pc, #272]	@ (8007a28 <MX_GPIO_Init+0x498>)
 8007916:	f001 faaf 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 800791a:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 800791e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007920:	2301      	movs	r3, #1
 8007922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007924:	2300      	movs	r3, #0
 8007926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007928:	2300      	movs	r3, #0
 800792a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800792c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007930:	4619      	mov	r1, r3
 8007932:	483e      	ldr	r0, [pc, #248]	@ (8007a2c <MX_GPIO_Init+0x49c>)
 8007934:	f001 faa0 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 8007938:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800793c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800793e:	2301      	movs	r3, #1
 8007940:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007942:	2301      	movs	r3, #1
 8007944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007946:	2303      	movs	r3, #3
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 800794a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800794e:	4619      	mov	r1, r3
 8007950:	4835      	ldr	r0, [pc, #212]	@ (8007a28 <MX_GPIO_Init+0x498>)
 8007952:	f001 fa91 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 8007956:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 800795a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800795c:	2301      	movs	r3, #1
 800795e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007960:	2302      	movs	r3, #2
 8007962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007964:	2303      	movs	r3, #3
 8007966:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800796c:	4619      	mov	r1, r3
 800796e:	482d      	ldr	r0, [pc, #180]	@ (8007a24 <MX_GPIO_Init+0x494>)
 8007970:	f001 fa82 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8007974:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8007978:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800797a:	2301      	movs	r3, #1
 800797c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800797e:	2301      	movs	r3, #1
 8007980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007982:	2303      	movs	r3, #3
 8007984:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800798a:	4619      	mov	r1, r3
 800798c:	4825      	ldr	r0, [pc, #148]	@ (8007a24 <MX_GPIO_Init+0x494>)
 800798e:	f001 fa73 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin
                           DIP_SWITCH_01_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin
 8007992:	f640 431c 	movw	r3, #3100	@ 0xc1c
 8007996:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DIP_SWITCH_01_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007998:	2301      	movs	r3, #1
 800799a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800799c:	2300      	movs	r3, #0
 800799e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079a0:	2300      	movs	r3, #0
 80079a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80079a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079a8:	4619      	mov	r1, r3
 80079aa:	4821      	ldr	r0, [pc, #132]	@ (8007a30 <MX_GPIO_Init+0x4a0>)
 80079ac:	f001 fa64 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 80079b0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80079b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80079ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079bc:	2300      	movs	r3, #0
 80079be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80079c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079c4:	4619      	mov	r1, r3
 80079c6:	481a      	ldr	r0, [pc, #104]	@ (8007a30 <MX_GPIO_Init+0x4a0>)
 80079c8:	f001 fa56 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 80079cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80079d2:	2300      	movs	r3, #0
 80079d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80079d6:	2301      	movs	r3, #1
 80079d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 80079da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079de:	4619      	mov	r1, r3
 80079e0:	4810      	ldr	r0, [pc, #64]	@ (8007a24 <MX_GPIO_Init+0x494>)
 80079e2:	f001 fa49 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 80079e6:	23e0      	movs	r3, #224	@ 0xe0
 80079e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80079ea:	2300      	movs	r3, #0
 80079ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079ee:	2300      	movs	r3, #0
 80079f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80079f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80079f6:	4619      	mov	r1, r3
 80079f8:	480d      	ldr	r0, [pc, #52]	@ (8007a30 <MX_GPIO_Init+0x4a0>)
 80079fa:	f001 fa3d 	bl	8008e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 80079fe:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007a04:	2300      	movs	r3, #0
 8007a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007a0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a10:	4619      	mov	r1, r3
 8007a12:	4806      	ldr	r0, [pc, #24]	@ (8007a2c <MX_GPIO_Init+0x49c>)
 8007a14:	f001 fa30 	bl	8008e78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8007a18:	bf00      	nop
 8007a1a:	3738      	adds	r7, #56	@ 0x38
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	40020000 	.word	0x40020000
 8007a24:	40021c00 	.word	0x40021c00
 8007a28:	40020400 	.word	0x40020400
 8007a2c:	40021800 	.word	0x40021800
 8007a30:	40020c00 	.word	0x40020c00

08007a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007a38:	b672      	cpsid	i
}
 8007a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007a3c:	bf00      	nop
 8007a3e:	e7fd      	b.n	8007a3c <Error_Handler+0x8>

08007a40 <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 8007a4a:	bf00      	nop
 8007a4c:	370c      	adds	r7, #12
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
	...

08007a58 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af02      	add	r7, sp, #8
 8007a5e:	603b      	str	r3, [r7, #0]
 8007a60:	4603      	mov	r3, r0
 8007a62:	71fb      	strb	r3, [r7, #7]
 8007a64:	460b      	mov	r3, r1
 8007a66:	71bb      	strb	r3, [r7, #6]
 8007a68:	4613      	mov	r3, r2
 8007a6a:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 8007a70:	79fb      	ldrb	r3, [r7, #7]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d102      	bne.n	8007a7c <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 8007a76:	4b0f      	ldr	r3, [pc, #60]	@ (8007ab4 <mcu_spiTransfer+0x5c>)
 8007a78:	60fb      	str	r3, [r7, #12]
 8007a7a:	e007      	b.n	8007a8c <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8007a7c:	79fb      	ldrb	r3, [r7, #7]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d102      	bne.n	8007a88 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 8007a82:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab8 <mcu_spiTransfer+0x60>)
 8007a84:	60fb      	str	r3, [r7, #12]
 8007a86:	e001      	b.n	8007a8c <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e00f      	b.n	8007aac <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 8007a8c:	797b      	ldrb	r3, [r7, #5]
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	f04f 32ff 	mov.w	r2, #4294967295
 8007a94:	9200      	str	r2, [sp, #0]
 8007a96:	69ba      	ldr	r2, [r7, #24]
 8007a98:	6839      	ldr	r1, [r7, #0]
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f003 fb90 	bl	800b1c0 <HAL_SPI_TransmitReceive>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e000      	b.n	8007aac <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	20000f60 	.word	0x20000f60
 8007ab8:	20000fb8 	.word	0x20000fb8

08007abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	607b      	str	r3, [r7, #4]
 8007ac6:	4b10      	ldr	r3, [pc, #64]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aca:	4a0f      	ldr	r2, [pc, #60]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ada:	607b      	str	r3, [r7, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007ade:	2300      	movs	r3, #0
 8007ae0:	603b      	str	r3, [r7, #0]
 8007ae2:	4b09      	ldr	r3, [pc, #36]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae6:	4a08      	ldr	r2, [pc, #32]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8007aee:	4b06      	ldr	r3, [pc, #24]	@ (8007b08 <HAL_MspInit+0x4c>)
 8007af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007af6:	603b      	str	r3, [r7, #0]
 8007af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007afa:	bf00      	nop
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	40023800 	.word	0x40023800

08007b0c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b08c      	sub	sp, #48	@ 0x30
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b14:	f107 031c 	add.w	r3, r7, #28
 8007b18:	2200      	movs	r2, #0
 8007b1a:	601a      	str	r2, [r3, #0]
 8007b1c:	605a      	str	r2, [r3, #4]
 8007b1e:	609a      	str	r2, [r3, #8]
 8007b20:	60da      	str	r2, [r3, #12]
 8007b22:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a4a      	ldr	r2, [pc, #296]	@ (8007c54 <HAL_CAN_MspInit+0x148>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d145      	bne.n	8007bba <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8007b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	3301      	adds	r3, #1
 8007b34:	4a48      	ldr	r2, [pc, #288]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007b36:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8007b38:	4b47      	ldr	r3, [pc, #284]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d10d      	bne.n	8007b5c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8007b40:	2300      	movs	r3, #0
 8007b42:	61bb      	str	r3, [r7, #24]
 8007b44:	4b45      	ldr	r3, [pc, #276]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b48:	4a44      	ldr	r2, [pc, #272]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007b4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b50:	4b42      	ldr	r3, [pc, #264]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b58:	61bb      	str	r3, [r7, #24]
 8007b5a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	4b3e      	ldr	r3, [pc, #248]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b64:	4a3d      	ldr	r2, [pc, #244]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b66:	f043 0308 	orr.w	r3, r3, #8
 8007b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b70:	f003 0308 	and.w	r3, r3, #8
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b80:	2300      	movs	r3, #0
 8007b82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b84:	2303      	movs	r3, #3
 8007b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8007b88:	2309      	movs	r3, #9
 8007b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007b8c:	f107 031c 	add.w	r3, r7, #28
 8007b90:	4619      	mov	r1, r3
 8007b92:	4833      	ldr	r0, [pc, #204]	@ (8007c60 <HAL_CAN_MspInit+0x154>)
 8007b94:	f001 f970 	bl	8008e78 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8007b98:	2200      	movs	r2, #0
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	2014      	movs	r0, #20
 8007b9e:	f001 f8a2 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8007ba2:	2014      	movs	r0, #20
 8007ba4:	f001 f8bb 	bl	8008d1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8007ba8:	2200      	movs	r2, #0
 8007baa:	2100      	movs	r1, #0
 8007bac:	2015      	movs	r0, #21
 8007bae:	f001 f89a 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8007bb2:	2015      	movs	r0, #21
 8007bb4:	f001 f8b3 	bl	8008d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8007bb8:	e048      	b.n	8007c4c <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a29      	ldr	r2, [pc, #164]	@ (8007c64 <HAL_CAN_MspInit+0x158>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d143      	bne.n	8007c4c <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	613b      	str	r3, [r7, #16]
 8007bc8:	4b24      	ldr	r3, [pc, #144]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bcc:	4a23      	ldr	r2, [pc, #140]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007bce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007bd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bd4:	4b21      	ldr	r3, [pc, #132]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007bdc:	613b      	str	r3, [r7, #16]
 8007bde:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8007be0:	4b1d      	ldr	r3, [pc, #116]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	3301      	adds	r3, #1
 8007be6:	4a1c      	ldr	r2, [pc, #112]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007be8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8007bea:	4b1b      	ldr	r3, [pc, #108]	@ (8007c58 <HAL_CAN_MspInit+0x14c>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d10d      	bne.n	8007c0e <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	4b19      	ldr	r3, [pc, #100]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfa:	4a18      	ldr	r2, [pc, #96]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007bfc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c02:	4b16      	ldr	r3, [pc, #88]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c0a:	60fb      	str	r3, [r7, #12]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c0e:	2300      	movs	r3, #0
 8007c10:	60bb      	str	r3, [r7, #8]
 8007c12:	4b12      	ldr	r3, [pc, #72]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c16:	4a11      	ldr	r2, [pc, #68]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007c18:	f043 0302 	orr.w	r3, r3, #2
 8007c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c5c <HAL_CAN_MspInit+0x150>)
 8007c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	60bb      	str	r3, [r7, #8]
 8007c28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8007c2a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c30:	2302      	movs	r3, #2
 8007c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c34:	2300      	movs	r3, #0
 8007c36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8007c3c:	2309      	movs	r3, #9
 8007c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c40:	f107 031c 	add.w	r3, r7, #28
 8007c44:	4619      	mov	r1, r3
 8007c46:	4808      	ldr	r0, [pc, #32]	@ (8007c68 <HAL_CAN_MspInit+0x15c>)
 8007c48:	f001 f916 	bl	8008e78 <HAL_GPIO_Init>
}
 8007c4c:	bf00      	nop
 8007c4e:	3730      	adds	r7, #48	@ 0x30
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	40006400 	.word	0x40006400
 8007c58:	200013fc 	.word	0x200013fc
 8007c5c:	40023800 	.word	0x40023800
 8007c60:	40020c00 	.word	0x40020c00
 8007c64:	40006800 	.word	0x40006800
 8007c68:	40020400 	.word	0x40020400

08007c6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b08e      	sub	sp, #56	@ 0x38
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c78:	2200      	movs	r2, #0
 8007c7a:	601a      	str	r2, [r3, #0]
 8007c7c:	605a      	str	r2, [r3, #4]
 8007c7e:	609a      	str	r2, [r3, #8]
 8007c80:	60da      	str	r2, [r3, #12]
 8007c82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a4c      	ldr	r2, [pc, #304]	@ (8007dbc <HAL_I2C_MspInit+0x150>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d12d      	bne.n	8007cea <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c8e:	2300      	movs	r3, #0
 8007c90:	623b      	str	r3, [r7, #32]
 8007c92:	4b4b      	ldr	r3, [pc, #300]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c96:	4a4a      	ldr	r2, [pc, #296]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007c98:	f043 0302 	orr.w	r3, r3, #2
 8007c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c9e:	4b48      	ldr	r3, [pc, #288]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca2:	f003 0302 	and.w	r3, r3, #2
 8007ca6:	623b      	str	r3, [r7, #32]
 8007ca8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007caa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007cb0:	2312      	movs	r3, #18
 8007cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007cbc:	2304      	movs	r3, #4
 8007cbe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007cc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	483f      	ldr	r0, [pc, #252]	@ (8007dc4 <HAL_I2C_MspInit+0x158>)
 8007cc8:	f001 f8d6 	bl	8008e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007ccc:	2300      	movs	r3, #0
 8007cce:	61fb      	str	r3, [r7, #28]
 8007cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd4:	4a3a      	ldr	r2, [pc, #232]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007cd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007cda:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cdc:	4b38      	ldr	r3, [pc, #224]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ce4:	61fb      	str	r3, [r7, #28]
 8007ce6:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007ce8:	e063      	b.n	8007db2 <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a36      	ldr	r2, [pc, #216]	@ (8007dc8 <HAL_I2C_MspInit+0x15c>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d12c      	bne.n	8007d4e <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	61bb      	str	r3, [r7, #24]
 8007cf8:	4b31      	ldr	r3, [pc, #196]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cfc:	4a30      	ldr	r2, [pc, #192]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d02:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d04:	4b2e      	ldr	r3, [pc, #184]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d0c:	61bb      	str	r3, [r7, #24]
 8007d0e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007d10:	2330      	movs	r3, #48	@ 0x30
 8007d12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007d14:	2312      	movs	r3, #18
 8007d16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d1c:	2303      	movs	r3, #3
 8007d1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8007d20:	2304      	movs	r3, #4
 8007d22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007d24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d28:	4619      	mov	r1, r3
 8007d2a:	4828      	ldr	r0, [pc, #160]	@ (8007dcc <HAL_I2C_MspInit+0x160>)
 8007d2c:	f001 f8a4 	bl	8008e78 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007d30:	2300      	movs	r3, #0
 8007d32:	617b      	str	r3, [r7, #20]
 8007d34:	4b22      	ldr	r3, [pc, #136]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d38:	4a21      	ldr	r2, [pc, #132]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007d3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007d40:	4b1f      	ldr	r3, [pc, #124]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d48:	617b      	str	r3, [r7, #20]
 8007d4a:	697b      	ldr	r3, [r7, #20]
}
 8007d4c:	e031      	b.n	8007db2 <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a1f      	ldr	r2, [pc, #124]	@ (8007dd0 <HAL_I2C_MspInit+0x164>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d12c      	bne.n	8007db2 <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007d58:	2300      	movs	r3, #0
 8007d5a:	613b      	str	r3, [r7, #16]
 8007d5c:	4b18      	ldr	r3, [pc, #96]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d60:	4a17      	ldr	r2, [pc, #92]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d66:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d68:	4b15      	ldr	r3, [pc, #84]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d70:	613b      	str	r3, [r7, #16]
 8007d72:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8007d74:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8007d78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007d7a:	2312      	movs	r3, #18
 8007d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d82:	2303      	movs	r3, #3
 8007d84:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007d86:	2304      	movs	r3, #4
 8007d88:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d8e:	4619      	mov	r1, r3
 8007d90:	480e      	ldr	r0, [pc, #56]	@ (8007dcc <HAL_I2C_MspInit+0x160>)
 8007d92:	f001 f871 	bl	8008e78 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]
 8007d9a:	4b09      	ldr	r3, [pc, #36]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d9e:	4a08      	ldr	r2, [pc, #32]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007da0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007da4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007da6:	4b06      	ldr	r3, [pc, #24]	@ (8007dc0 <HAL_I2C_MspInit+0x154>)
 8007da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007daa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dae:	60fb      	str	r3, [r7, #12]
 8007db0:	68fb      	ldr	r3, [r7, #12]
}
 8007db2:	bf00      	nop
 8007db4:	3738      	adds	r7, #56	@ 0x38
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	40005400 	.word	0x40005400
 8007dc0:	40023800 	.word	0x40023800
 8007dc4:	40020400 	.word	0x40020400
 8007dc8:	40005800 	.word	0x40005800
 8007dcc:	40021c00 	.word	0x40021c00
 8007dd0:	40005c00 	.word	0x40005c00

08007dd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b090      	sub	sp, #64	@ 0x40
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ddc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007de0:	2200      	movs	r2, #0
 8007de2:	601a      	str	r2, [r3, #0]
 8007de4:	605a      	str	r2, [r3, #4]
 8007de6:	609a      	str	r2, [r3, #8]
 8007de8:	60da      	str	r2, [r3, #12]
 8007dea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a6d      	ldr	r2, [pc, #436]	@ (8007fa8 <HAL_SPI_MspInit+0x1d4>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d12c      	bne.n	8007e50 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007df6:	2300      	movs	r3, #0
 8007df8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dfa:	4b6c      	ldr	r3, [pc, #432]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dfe:	4a6b      	ldr	r2, [pc, #428]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8007e06:	4b69      	ldr	r3, [pc, #420]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e12:	2300      	movs	r3, #0
 8007e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e16:	4b65      	ldr	r3, [pc, #404]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e1a:	4a64      	ldr	r2, [pc, #400]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e1c:	f043 0301 	orr.w	r3, r3, #1
 8007e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e22:	4b62      	ldr	r3, [pc, #392]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007e2e:	23e0      	movs	r3, #224	@ 0xe0
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e32:	2302      	movs	r3, #2
 8007e34:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e36:	2300      	movs	r3, #0
 8007e38:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007e3e:	2305      	movs	r3, #5
 8007e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007e46:	4619      	mov	r1, r3
 8007e48:	4859      	ldr	r0, [pc, #356]	@ (8007fb0 <HAL_SPI_MspInit+0x1dc>)
 8007e4a:	f001 f815 	bl	8008e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8007e4e:	e0a7      	b.n	8007fa0 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a57      	ldr	r2, [pc, #348]	@ (8007fb4 <HAL_SPI_MspInit+0x1e0>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d12c      	bne.n	8007eb4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	623b      	str	r3, [r7, #32]
 8007e5e:	4b53      	ldr	r3, [pc, #332]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e62:	4a52      	ldr	r2, [pc, #328]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8007e6a:	4b50      	ldr	r3, [pc, #320]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e72:	623b      	str	r3, [r7, #32]
 8007e74:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007e76:	2300      	movs	r3, #0
 8007e78:	61fb      	str	r3, [r7, #28]
 8007e7a:	4b4c      	ldr	r3, [pc, #304]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7e:	4a4b      	ldr	r2, [pc, #300]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e86:	4b49      	ldr	r3, [pc, #292]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e8e:	61fb      	str	r3, [r7, #28]
 8007e90:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007e92:	230e      	movs	r3, #14
 8007e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e96:	2302      	movs	r3, #2
 8007e98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007ea2:	2305      	movs	r3, #5
 8007ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007ea6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007eaa:	4619      	mov	r1, r3
 8007eac:	4842      	ldr	r0, [pc, #264]	@ (8007fb8 <HAL_SPI_MspInit+0x1e4>)
 8007eae:	f000 ffe3 	bl	8008e78 <HAL_GPIO_Init>
}
 8007eb2:	e075      	b.n	8007fa0 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a40      	ldr	r2, [pc, #256]	@ (8007fbc <HAL_SPI_MspInit+0x1e8>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d12d      	bne.n	8007f1a <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	61bb      	str	r3, [r7, #24]
 8007ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec6:	4a39      	ldr	r2, [pc, #228]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007ec8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ecc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ece:	4b37      	ldr	r3, [pc, #220]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ed6:	61bb      	str	r3, [r7, #24]
 8007ed8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007eda:	2300      	movs	r3, #0
 8007edc:	617b      	str	r3, [r7, #20]
 8007ede:	4b33      	ldr	r3, [pc, #204]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee2:	4a32      	ldr	r2, [pc, #200]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007ee4:	f043 0304 	orr.w	r3, r3, #4
 8007ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8007eea:	4b30      	ldr	r3, [pc, #192]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eee:	f003 0304 	and.w	r3, r3, #4
 8007ef2:	617b      	str	r3, [r7, #20]
 8007ef4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007ef6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007efc:	2302      	movs	r3, #2
 8007efe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f00:	2300      	movs	r3, #0
 8007f02:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f04:	2303      	movs	r3, #3
 8007f06:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007f08:	2306      	movs	r3, #6
 8007f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007f10:	4619      	mov	r1, r3
 8007f12:	482b      	ldr	r0, [pc, #172]	@ (8007fc0 <HAL_SPI_MspInit+0x1ec>)
 8007f14:	f000 ffb0 	bl	8008e78 <HAL_GPIO_Init>
}
 8007f18:	e042      	b.n	8007fa0 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a29      	ldr	r2, [pc, #164]	@ (8007fc4 <HAL_SPI_MspInit+0x1f0>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d13d      	bne.n	8007fa0 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8007f24:	2300      	movs	r3, #0
 8007f26:	613b      	str	r3, [r7, #16]
 8007f28:	4b20      	ldr	r3, [pc, #128]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007f32:	6453      	str	r3, [r2, #68]	@ 0x44
 8007f34:	4b1d      	ldr	r3, [pc, #116]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f3c:	613b      	str	r3, [r7, #16]
 8007f3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007f40:	2300      	movs	r3, #0
 8007f42:	60fb      	str	r3, [r7, #12]
 8007f44:	4b19      	ldr	r3, [pc, #100]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f48:	4a18      	ldr	r2, [pc, #96]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f4a:	f043 0310 	orr.w	r3, r3, #16
 8007f4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007f50:	4b16      	ldr	r3, [pc, #88]	@ (8007fac <HAL_SPI_MspInit+0x1d8>)
 8007f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f54:	f003 0310 	and.w	r3, r3, #16
 8007f58:	60fb      	str	r3, [r7, #12]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8007f5c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8007f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f62:	2302      	movs	r3, #2
 8007f64:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f66:	2300      	movs	r3, #0
 8007f68:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f6a:	2303      	movs	r3, #3
 8007f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007f6e:	2305      	movs	r3, #5
 8007f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007f72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007f76:	4619      	mov	r1, r3
 8007f78:	4813      	ldr	r0, [pc, #76]	@ (8007fc8 <HAL_SPI_MspInit+0x1f4>)
 8007f7a:	f000 ff7d 	bl	8008e78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007f7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f84:	2302      	movs	r3, #2
 8007f86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f8c:	2303      	movs	r3, #3
 8007f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007f90:	2305      	movs	r3, #5
 8007f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007f94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007f98:	4619      	mov	r1, r3
 8007f9a:	480b      	ldr	r0, [pc, #44]	@ (8007fc8 <HAL_SPI_MspInit+0x1f4>)
 8007f9c:	f000 ff6c 	bl	8008e78 <HAL_GPIO_Init>
}
 8007fa0:	bf00      	nop
 8007fa2:	3740      	adds	r7, #64	@ 0x40
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40013000 	.word	0x40013000
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	40020000 	.word	0x40020000
 8007fb4:	40003800 	.word	0x40003800
 8007fb8:	40022000 	.word	0x40022000
 8007fbc:	40003c00 	.word	0x40003c00
 8007fc0:	40020800 	.word	0x40020800
 8007fc4:	40013400 	.word	0x40013400
 8007fc8:	40021000 	.word	0x40021000

08007fcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b090      	sub	sp, #64	@ 0x40
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007fd8:	2200      	movs	r2, #0
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	605a      	str	r2, [r3, #4]
 8007fde:	609a      	str	r2, [r3, #8]
 8007fe0:	60da      	str	r2, [r3, #12]
 8007fe2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a74      	ldr	r2, [pc, #464]	@ (80081bc <HAL_UART_MspInit+0x1f0>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d134      	bne.n	8008058 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007fee:	2300      	movs	r3, #0
 8007ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ff2:	4b73      	ldr	r3, [pc, #460]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8007ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ff6:	4a72      	ldr	r2, [pc, #456]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8007ff8:	f043 0310 	orr.w	r3, r3, #16
 8007ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ffe:	4b70      	ldr	r3, [pc, #448]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008002:	f003 0310 	and.w	r3, r3, #16
 8008006:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800800a:	2300      	movs	r3, #0
 800800c:	627b      	str	r3, [r7, #36]	@ 0x24
 800800e:	4b6c      	ldr	r3, [pc, #432]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008012:	4a6b      	ldr	r2, [pc, #428]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008014:	f043 0302 	orr.w	r3, r3, #2
 8008018:	6313      	str	r3, [r2, #48]	@ 0x30
 800801a:	4b69      	ldr	r3, [pc, #420]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 800801c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801e:	f003 0302 	and.w	r3, r3, #2
 8008022:	627b      	str	r3, [r7, #36]	@ 0x24
 8008024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008026:	23c0      	movs	r3, #192	@ 0xc0
 8008028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800802a:	2302      	movs	r3, #2
 800802c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802e:	2300      	movs	r3, #0
 8008030:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008032:	2303      	movs	r3, #3
 8008034:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008036:	2307      	movs	r3, #7
 8008038:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800803a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800803e:	4619      	mov	r1, r3
 8008040:	4860      	ldr	r0, [pc, #384]	@ (80081c4 <HAL_UART_MspInit+0x1f8>)
 8008042:	f000 ff19 	bl	8008e78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008046:	2200      	movs	r2, #0
 8008048:	2100      	movs	r1, #0
 800804a:	2025      	movs	r0, #37	@ 0x25
 800804c:	f000 fe4b 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008050:	2025      	movs	r0, #37	@ 0x25
 8008052:	f000 fe64 	bl	8008d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8008056:	e0ad      	b.n	80081b4 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a5a      	ldr	r2, [pc, #360]	@ (80081c8 <HAL_UART_MspInit+0x1fc>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d134      	bne.n	80080cc <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008062:	2300      	movs	r3, #0
 8008064:	623b      	str	r3, [r7, #32]
 8008066:	4b56      	ldr	r3, [pc, #344]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806a:	4a55      	ldr	r2, [pc, #340]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 800806c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008070:	6413      	str	r3, [r2, #64]	@ 0x40
 8008072:	4b53      	ldr	r3, [pc, #332]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800807a:	623b      	str	r3, [r7, #32]
 800807c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800807e:	2300      	movs	r3, #0
 8008080:	61fb      	str	r3, [r7, #28]
 8008082:	4b4f      	ldr	r3, [pc, #316]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008086:	4a4e      	ldr	r2, [pc, #312]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008088:	f043 0301 	orr.w	r3, r3, #1
 800808c:	6313      	str	r3, [r2, #48]	@ 0x30
 800808e:	4b4c      	ldr	r3, [pc, #304]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	61fb      	str	r3, [r7, #28]
 8008098:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800809a:	230c      	movs	r3, #12
 800809c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800809e:	2302      	movs	r3, #2
 80080a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080a2:	2300      	movs	r3, #0
 80080a4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80080a6:	2303      	movs	r3, #3
 80080a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80080aa:	2307      	movs	r3, #7
 80080ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80080ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80080b2:	4619      	mov	r1, r3
 80080b4:	4845      	ldr	r0, [pc, #276]	@ (80081cc <HAL_UART_MspInit+0x200>)
 80080b6:	f000 fedf 	bl	8008e78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80080ba:	2200      	movs	r2, #0
 80080bc:	2100      	movs	r1, #0
 80080be:	2026      	movs	r0, #38	@ 0x26
 80080c0:	f000 fe11 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80080c4:	2026      	movs	r0, #38	@ 0x26
 80080c6:	f000 fe2a 	bl	8008d1e <HAL_NVIC_EnableIRQ>
}
 80080ca:	e073      	b.n	80081b4 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a3f      	ldr	r2, [pc, #252]	@ (80081d0 <HAL_UART_MspInit+0x204>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d135      	bne.n	8008142 <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 80080d6:	2300      	movs	r3, #0
 80080d8:	61bb      	str	r3, [r7, #24]
 80080da:	4b39      	ldr	r3, [pc, #228]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 80080dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080de:	4a38      	ldr	r2, [pc, #224]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 80080e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80080e6:	4b36      	ldr	r3, [pc, #216]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 80080e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080ee:	61bb      	str	r3, [r7, #24]
 80080f0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80080f2:	2300      	movs	r3, #0
 80080f4:	617b      	str	r3, [r7, #20]
 80080f6:	4b32      	ldr	r3, [pc, #200]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 80080f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080fa:	4a31      	ldr	r2, [pc, #196]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 80080fc:	f043 0308 	orr.w	r3, r3, #8
 8008100:	6313      	str	r3, [r2, #48]	@ 0x30
 8008102:	4b2f      	ldr	r3, [pc, #188]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008106:	f003 0308 	and.w	r3, r3, #8
 800810a:	617b      	str	r3, [r7, #20]
 800810c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800810e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008112:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008114:	2302      	movs	r3, #2
 8008116:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008118:	2300      	movs	r3, #0
 800811a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800811c:	2303      	movs	r3, #3
 800811e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008120:	2307      	movs	r3, #7
 8008122:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008124:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008128:	4619      	mov	r1, r3
 800812a:	482a      	ldr	r0, [pc, #168]	@ (80081d4 <HAL_UART_MspInit+0x208>)
 800812c:	f000 fea4 	bl	8008e78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8008130:	2200      	movs	r2, #0
 8008132:	2100      	movs	r1, #0
 8008134:	2027      	movs	r0, #39	@ 0x27
 8008136:	f000 fdd6 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800813a:	2027      	movs	r0, #39	@ 0x27
 800813c:	f000 fdef 	bl	8008d1e <HAL_NVIC_EnableIRQ>
}
 8008140:	e038      	b.n	80081b4 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a24      	ldr	r2, [pc, #144]	@ (80081d8 <HAL_UART_MspInit+0x20c>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d133      	bne.n	80081b4 <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 800814c:	2300      	movs	r3, #0
 800814e:	613b      	str	r3, [r7, #16]
 8008150:	4b1b      	ldr	r3, [pc, #108]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008154:	4a1a      	ldr	r2, [pc, #104]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008156:	f043 0320 	orr.w	r3, r3, #32
 800815a:	6453      	str	r3, [r2, #68]	@ 0x44
 800815c:	4b18      	ldr	r3, [pc, #96]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 800815e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008160:	f003 0320 	and.w	r3, r3, #32
 8008164:	613b      	str	r3, [r7, #16]
 8008166:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008168:	2300      	movs	r3, #0
 800816a:	60fb      	str	r3, [r7, #12]
 800816c:	4b14      	ldr	r3, [pc, #80]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 800816e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008170:	4a13      	ldr	r2, [pc, #76]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 8008172:	f043 0304 	orr.w	r3, r3, #4
 8008176:	6313      	str	r3, [r2, #48]	@ 0x30
 8008178:	4b11      	ldr	r3, [pc, #68]	@ (80081c0 <HAL_UART_MspInit+0x1f4>)
 800817a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817c:	f003 0304 	and.w	r3, r3, #4
 8008180:	60fb      	str	r3, [r7, #12]
 8008182:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008184:	23c0      	movs	r3, #192	@ 0xc0
 8008186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008188:	2302      	movs	r3, #2
 800818a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800818c:	2300      	movs	r3, #0
 800818e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008190:	2303      	movs	r3, #3
 8008192:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8008194:	2308      	movs	r3, #8
 8008196:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008198:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800819c:	4619      	mov	r1, r3
 800819e:	480f      	ldr	r0, [pc, #60]	@ (80081dc <HAL_UART_MspInit+0x210>)
 80081a0:	f000 fe6a 	bl	8008e78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80081a4:	2200      	movs	r2, #0
 80081a6:	2100      	movs	r1, #0
 80081a8:	2047      	movs	r0, #71	@ 0x47
 80081aa:	f000 fd9c 	bl	8008ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80081ae:	2047      	movs	r0, #71	@ 0x47
 80081b0:	f000 fdb5 	bl	8008d1e <HAL_NVIC_EnableIRQ>
}
 80081b4:	bf00      	nop
 80081b6:	3740      	adds	r7, #64	@ 0x40
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}
 80081bc:	40011000 	.word	0x40011000
 80081c0:	40023800 	.word	0x40023800
 80081c4:	40020400 	.word	0x40020400
 80081c8:	40004400 	.word	0x40004400
 80081cc:	40020000 	.word	0x40020000
 80081d0:	40004800 	.word	0x40004800
 80081d4:	40020c00 	.word	0x40020c00
 80081d8:	40011400 	.word	0x40011400
 80081dc:	40020800 	.word	0x40020800

080081e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80081e0:	b480      	push	{r7}
 80081e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80081e4:	bf00      	nop
 80081e6:	e7fd      	b.n	80081e4 <NMI_Handler+0x4>

080081e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80081ec:	bf00      	nop
 80081ee:	e7fd      	b.n	80081ec <HardFault_Handler+0x4>

080081f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80081f0:	b480      	push	{r7}
 80081f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80081f4:	bf00      	nop
 80081f6:	e7fd      	b.n	80081f4 <MemManage_Handler+0x4>

080081f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80081f8:	b480      	push	{r7}
 80081fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80081fc:	bf00      	nop
 80081fe:	e7fd      	b.n	80081fc <BusFault_Handler+0x4>

08008200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008200:	b480      	push	{r7}
 8008202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008204:	bf00      	nop
 8008206:	e7fd      	b.n	8008204 <UsageFault_Handler+0x4>

08008208 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008208:	b480      	push	{r7}
 800820a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800820c:	bf00      	nop
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008216:	b480      	push	{r7}
 8008218:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800821a:	bf00      	nop
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008224:	b480      	push	{r7}
 8008226:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008228:	bf00      	nop
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr

08008232 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008232:	b580      	push	{r7, lr}
 8008234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008236:	f000 f903 	bl	8008440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800823a:	bf00      	nop
 800823c:	bd80      	pop	{r7, pc}
	...

08008240 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008244:	4802      	ldr	r0, [pc, #8]	@ (8008250 <CAN1_RX0_IRQHandler+0x10>)
 8008246:	f000 fa3a 	bl	80086be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800824a:	bf00      	nop
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	20000e14 	.word	0x20000e14

08008254 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008258:	4802      	ldr	r0, [pc, #8]	@ (8008264 <CAN1_RX1_IRQHandler+0x10>)
 800825a:	f000 fa30 	bl	80086be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800825e:	bf00      	nop
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	20000e14 	.word	0x20000e14

08008268 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800826c:	4802      	ldr	r0, [pc, #8]	@ (8008278 <USART1_IRQHandler+0x10>)
 800826e:	f003 fae3 	bl	800b838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008272:	bf00      	nop
 8008274:	bd80      	pop	{r7, pc}
 8008276:	bf00      	nop
 8008278:	200010c0 	.word	0x200010c0

0800827c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008280:	4802      	ldr	r0, [pc, #8]	@ (800828c <USART2_IRQHandler+0x10>)
 8008282:	f003 fad9 	bl	800b838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008286:	bf00      	nop
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	20001108 	.word	0x20001108

08008290 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008294:	4802      	ldr	r0, [pc, #8]	@ (80082a0 <USART3_IRQHandler+0x10>)
 8008296:	f003 facf 	bl	800b838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800829a:	bf00      	nop
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	20001150 	.word	0x20001150

080082a4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80082a8:	4802      	ldr	r0, [pc, #8]	@ (80082b4 <USART6_IRQHandler+0x10>)
 80082aa:	f003 fac5 	bl	800b838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80082ae:	bf00      	nop
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	20001198 	.word	0x20001198

080082b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b086      	sub	sp, #24
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80082c0:	4a14      	ldr	r2, [pc, #80]	@ (8008314 <_sbrk+0x5c>)
 80082c2:	4b15      	ldr	r3, [pc, #84]	@ (8008318 <_sbrk+0x60>)
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80082cc:	4b13      	ldr	r3, [pc, #76]	@ (800831c <_sbrk+0x64>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d102      	bne.n	80082da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80082d4:	4b11      	ldr	r3, [pc, #68]	@ (800831c <_sbrk+0x64>)
 80082d6:	4a12      	ldr	r2, [pc, #72]	@ (8008320 <_sbrk+0x68>)
 80082d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80082da:	4b10      	ldr	r3, [pc, #64]	@ (800831c <_sbrk+0x64>)
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4413      	add	r3, r2
 80082e2:	693a      	ldr	r2, [r7, #16]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d207      	bcs.n	80082f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80082e8:	f004 fb10 	bl	800c90c <__errno>
 80082ec:	4603      	mov	r3, r0
 80082ee:	220c      	movs	r2, #12
 80082f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80082f2:	f04f 33ff 	mov.w	r3, #4294967295
 80082f6:	e009      	b.n	800830c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80082f8:	4b08      	ldr	r3, [pc, #32]	@ (800831c <_sbrk+0x64>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80082fe:	4b07      	ldr	r3, [pc, #28]	@ (800831c <_sbrk+0x64>)
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4413      	add	r3, r2
 8008306:	4a05      	ldr	r2, [pc, #20]	@ (800831c <_sbrk+0x64>)
 8008308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800830a:	68fb      	ldr	r3, [r7, #12]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3718      	adds	r7, #24
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}
 8008314:	20030000 	.word	0x20030000
 8008318:	00000400 	.word	0x00000400
 800831c:	20001400 	.word	0x20001400
 8008320:	20001568 	.word	0x20001568

08008324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008324:	b480      	push	{r7}
 8008326:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008328:	4b06      	ldr	r3, [pc, #24]	@ (8008344 <SystemInit+0x20>)
 800832a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800832e:	4a05      	ldr	r2, [pc, #20]	@ (8008344 <SystemInit+0x20>)
 8008330:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008334:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008338:	bf00      	nop
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr
 8008342:	bf00      	nop
 8008344:	e000ed00 	.word	0xe000ed00

08008348 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8008348:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008380 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800834c:	f7ff ffea 	bl	8008324 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008350:	480c      	ldr	r0, [pc, #48]	@ (8008384 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008352:	490d      	ldr	r1, [pc, #52]	@ (8008388 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008354:	4a0d      	ldr	r2, [pc, #52]	@ (800838c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008358:	e002      	b.n	8008360 <LoopCopyDataInit>

0800835a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800835a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800835c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800835e:	3304      	adds	r3, #4

08008360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008364:	d3f9      	bcc.n	800835a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008366:	4a0a      	ldr	r2, [pc, #40]	@ (8008390 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008368:	4c0a      	ldr	r4, [pc, #40]	@ (8008394 <LoopFillZerobss+0x22>)
  movs r3, #0
 800836a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800836c:	e001      	b.n	8008372 <LoopFillZerobss>

0800836e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800836e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008370:	3204      	adds	r2, #4

08008372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008374:	d3fb      	bcc.n	800836e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8008376:	f004 facf 	bl	800c918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800837a:	f7fd fb8d 	bl	8005a98 <main>
  bx  lr    
 800837e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8008380:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8008384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008388:	2000088c 	.word	0x2000088c
  ldr r2, =_sidata
 800838c:	0800dcd8 	.word	0x0800dcd8
  ldr r2, =_sbss
 8008390:	2000088c 	.word	0x2000088c
  ldr r4, =_ebss
 8008394:	20001564 	.word	0x20001564

08008398 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008398:	e7fe      	b.n	8008398 <ADC_IRQHandler>
	...

0800839c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80083a0:	4b0e      	ldr	r3, [pc, #56]	@ (80083dc <HAL_Init+0x40>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a0d      	ldr	r2, [pc, #52]	@ (80083dc <HAL_Init+0x40>)
 80083a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80083aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80083ac:	4b0b      	ldr	r3, [pc, #44]	@ (80083dc <HAL_Init+0x40>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a0a      	ldr	r2, [pc, #40]	@ (80083dc <HAL_Init+0x40>)
 80083b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80083b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80083b8:	4b08      	ldr	r3, [pc, #32]	@ (80083dc <HAL_Init+0x40>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a07      	ldr	r2, [pc, #28]	@ (80083dc <HAL_Init+0x40>)
 80083be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80083c4:	2003      	movs	r0, #3
 80083c6:	f000 fc83 	bl	8008cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80083ca:	200f      	movs	r0, #15
 80083cc:	f000 f808 	bl	80083e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80083d0:	f7ff fb74 	bl	8007abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop
 80083dc:	40023c00 	.word	0x40023c00

080083e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80083e8:	4b12      	ldr	r3, [pc, #72]	@ (8008434 <HAL_InitTick+0x54>)
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	4b12      	ldr	r3, [pc, #72]	@ (8008438 <HAL_InitTick+0x58>)
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	4619      	mov	r1, r3
 80083f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80083f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80083fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80083fe:	4618      	mov	r0, r3
 8008400:	f000 fc9b 	bl	8008d3a <HAL_SYSTICK_Config>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d001      	beq.n	800840e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e00e      	b.n	800842c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b0f      	cmp	r3, #15
 8008412:	d80a      	bhi.n	800842a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008414:	2200      	movs	r2, #0
 8008416:	6879      	ldr	r1, [r7, #4]
 8008418:	f04f 30ff 	mov.w	r0, #4294967295
 800841c:	f000 fc63 	bl	8008ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008420:	4a06      	ldr	r2, [pc, #24]	@ (800843c <HAL_InitTick+0x5c>)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008426:	2300      	movs	r3, #0
 8008428:	e000      	b.n	800842c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
}
 800842c:	4618      	mov	r0, r3
 800842e:	3708      	adds	r7, #8
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	2000081c 	.word	0x2000081c
 8008438:	20000824 	.word	0x20000824
 800843c:	20000820 	.word	0x20000820

08008440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008440:	b480      	push	{r7}
 8008442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008444:	4b06      	ldr	r3, [pc, #24]	@ (8008460 <HAL_IncTick+0x20>)
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	461a      	mov	r2, r3
 800844a:	4b06      	ldr	r3, [pc, #24]	@ (8008464 <HAL_IncTick+0x24>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4413      	add	r3, r2
 8008450:	4a04      	ldr	r2, [pc, #16]	@ (8008464 <HAL_IncTick+0x24>)
 8008452:	6013      	str	r3, [r2, #0]
}
 8008454:	bf00      	nop
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	20000824 	.word	0x20000824
 8008464:	20001404 	.word	0x20001404

08008468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
  return uwTick;
 800846c:	4b03      	ldr	r3, [pc, #12]	@ (800847c <HAL_GetTick+0x14>)
 800846e:	681b      	ldr	r3, [r3, #0]
}
 8008470:	4618      	mov	r0, r3
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20001404 	.word	0x20001404

08008480 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008488:	f7ff ffee 	bl	8008468 <HAL_GetTick>
 800848c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008498:	d005      	beq.n	80084a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800849a:	4b0a      	ldr	r3, [pc, #40]	@ (80084c4 <HAL_Delay+0x44>)
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	461a      	mov	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	4413      	add	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80084a6:	bf00      	nop
 80084a8:	f7ff ffde 	bl	8008468 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d8f7      	bhi.n	80084a8 <HAL_Delay+0x28>
  {
  }
}
 80084b8:	bf00      	nop
 80084ba:	bf00      	nop
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20000824 	.word	0x20000824

080084c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e0ed      	b.n	80086b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d102      	bne.n	80084ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f7ff fb10 	bl	8007b0c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f042 0201 	orr.w	r2, r2, #1
 80084fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80084fc:	f7ff ffb4 	bl	8008468 <HAL_GetTick>
 8008500:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008502:	e012      	b.n	800852a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008504:	f7ff ffb0 	bl	8008468 <HAL_GetTick>
 8008508:	4602      	mov	r2, r0
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	2b0a      	cmp	r3, #10
 8008510:	d90b      	bls.n	800852a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008516:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2205      	movs	r2, #5
 8008522:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e0c5      	b.n	80086b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	f003 0301 	and.w	r3, r3, #1
 8008534:	2b00      	cmp	r3, #0
 8008536:	d0e5      	beq.n	8008504 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f022 0202 	bic.w	r2, r2, #2
 8008546:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008548:	f7ff ff8e 	bl	8008468 <HAL_GetTick>
 800854c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800854e:	e012      	b.n	8008576 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008550:	f7ff ff8a 	bl	8008468 <HAL_GetTick>
 8008554:	4602      	mov	r2, r0
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	2b0a      	cmp	r3, #10
 800855c:	d90b      	bls.n	8008576 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008562:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2205      	movs	r2, #5
 800856e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e09f      	b.n	80086b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f003 0302 	and.w	r3, r3, #2
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1e5      	bne.n	8008550 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	7e1b      	ldrb	r3, [r3, #24]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d108      	bne.n	800859e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	e007      	b.n	80085ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80085ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	7e5b      	ldrb	r3, [r3, #25]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d108      	bne.n	80085c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	e007      	b.n	80085d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	7e9b      	ldrb	r3, [r3, #26]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d108      	bne.n	80085f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f042 0220 	orr.w	r2, r2, #32
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	e007      	b.n	8008602 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f022 0220 	bic.w	r2, r2, #32
 8008600:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	7edb      	ldrb	r3, [r3, #27]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d108      	bne.n	800861c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f022 0210 	bic.w	r2, r2, #16
 8008618:	601a      	str	r2, [r3, #0]
 800861a:	e007      	b.n	800862c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681a      	ldr	r2, [r3, #0]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f042 0210 	orr.w	r2, r2, #16
 800862a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	7f1b      	ldrb	r3, [r3, #28]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d108      	bne.n	8008646 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f042 0208 	orr.w	r2, r2, #8
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	e007      	b.n	8008656 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 0208 	bic.w	r2, r2, #8
 8008654:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	7f5b      	ldrb	r3, [r3, #29]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d108      	bne.n	8008670 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f042 0204 	orr.w	r2, r2, #4
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	e007      	b.n	8008680 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f022 0204 	bic.w	r2, r2, #4
 800867e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	431a      	orrs	r2, r3
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	431a      	orrs	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	695b      	ldr	r3, [r3, #20]
 8008694:	ea42 0103 	orr.w	r1, r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	1e5a      	subs	r2, r3, #1
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b08a      	sub	sp, #40	@ 0x28
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80086c6:	2300      	movs	r3, #0
 80086c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	695b      	ldr	r3, [r3, #20]
 80086d0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	699b      	ldr	r3, [r3, #24]
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	f003 0301 	and.w	r3, r3, #1
 8008700:	2b00      	cmp	r3, #0
 8008702:	d07c      	beq.n	80087fe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d023      	beq.n	8008756 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	2201      	movs	r2, #1
 8008714:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	f003 0302 	and.w	r3, r3, #2
 800871c:	2b00      	cmp	r3, #0
 800871e:	d003      	beq.n	8008728 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f983 	bl	8008a2c <HAL_CAN_TxMailbox0CompleteCallback>
 8008726:	e016      	b.n	8008756 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	f003 0304 	and.w	r3, r3, #4
 800872e:	2b00      	cmp	r3, #0
 8008730:	d004      	beq.n	800873c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8008732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008734:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008738:	627b      	str	r3, [r7, #36]	@ 0x24
 800873a:	e00c      	b.n	8008756 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	f003 0308 	and.w	r3, r3, #8
 8008742:	2b00      	cmp	r3, #0
 8008744:	d004      	beq.n	8008750 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8008746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008748:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
 800874e:	e002      	b.n	8008756 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 f989 	bl	8008a68 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875c:	2b00      	cmp	r3, #0
 800875e:	d024      	beq.n	80087aa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008768:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008770:	2b00      	cmp	r3, #0
 8008772:	d003      	beq.n	800877c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f963 	bl	8008a40 <HAL_CAN_TxMailbox1CompleteCallback>
 800877a:	e016      	b.n	80087aa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008782:	2b00      	cmp	r3, #0
 8008784:	d004      	beq.n	8008790 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8008786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008788:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800878c:	627b      	str	r3, [r7, #36]	@ 0x24
 800878e:	e00c      	b.n	80087aa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008796:	2b00      	cmp	r3, #0
 8008798:	d004      	beq.n	80087a4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800879a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a2:	e002      	b.n	80087aa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 f969 	bl	8008a7c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d024      	beq.n	80087fe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80087bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d003      	beq.n	80087d0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 f943 	bl	8008a54 <HAL_CAN_TxMailbox2CompleteCallback>
 80087ce:	e016      	b.n	80087fe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d004      	beq.n	80087e4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80087da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087e2:	e00c      	b.n	80087fe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80087e4:	69bb      	ldr	r3, [r7, #24]
 80087e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d004      	beq.n	80087f8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f6:	e002      	b.n	80087fe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f000 f949 	bl	8008a90 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80087fe:	6a3b      	ldr	r3, [r7, #32]
 8008800:	f003 0308 	and.w	r3, r3, #8
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00c      	beq.n	8008822 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f003 0310 	and.w	r3, r3, #16
 800880e:	2b00      	cmp	r3, #0
 8008810:	d007      	beq.n	8008822 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8008812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008814:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008818:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2210      	movs	r2, #16
 8008820:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8008822:	6a3b      	ldr	r3, [r7, #32]
 8008824:	f003 0304 	and.w	r3, r3, #4
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00b      	beq.n	8008844 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	f003 0308 	and.w	r3, r3, #8
 8008832:	2b00      	cmp	r3, #0
 8008834:	d006      	beq.n	8008844 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2208      	movs	r2, #8
 800883c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f93a 	bl	8008ab8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	f003 0302 	and.w	r3, r3, #2
 800884a:	2b00      	cmp	r3, #0
 800884c:	d009      	beq.n	8008862 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0303 	and.w	r3, r3, #3
 8008858:	2b00      	cmp	r3, #0
 800885a:	d002      	beq.n	8008862 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f921 	bl	8008aa4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8008862:	6a3b      	ldr	r3, [r7, #32]
 8008864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00c      	beq.n	8008886 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	f003 0310 	and.w	r3, r3, #16
 8008872:	2b00      	cmp	r3, #0
 8008874:	d007      	beq.n	8008886 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8008876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008878:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800887c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2210      	movs	r2, #16
 8008884:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	f003 0320 	and.w	r3, r3, #32
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	f003 0308 	and.w	r3, r3, #8
 8008896:	2b00      	cmp	r3, #0
 8008898:	d006      	beq.n	80088a8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2208      	movs	r2, #8
 80088a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 f91c 	bl	8008ae0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	f003 0310 	and.w	r3, r3, #16
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d009      	beq.n	80088c6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	f003 0303 	and.w	r3, r3, #3
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d002      	beq.n	80088c6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 f903 	bl	8008acc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80088c6:	6a3b      	ldr	r3, [r7, #32]
 80088c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00b      	beq.n	80088e8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	f003 0310 	and.w	r3, r3, #16
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d006      	beq.n	80088e8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2210      	movs	r2, #16
 80088e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f906 	bl	8008af4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80088e8:	6a3b      	ldr	r3, [r7, #32]
 80088ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00b      	beq.n	800890a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d006      	beq.n	800890a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2208      	movs	r2, #8
 8008902:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 f8ff 	bl	8008b08 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d07b      	beq.n	8008a0c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	f003 0304 	and.w	r3, r3, #4
 800891a:	2b00      	cmp	r3, #0
 800891c:	d072      	beq.n	8008a04 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800891e:	6a3b      	ldr	r3, [r7, #32]
 8008920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008924:	2b00      	cmp	r3, #0
 8008926:	d008      	beq.n	800893a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800892e:	2b00      	cmp	r3, #0
 8008930:	d003      	beq.n	800893a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8008932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008934:	f043 0301 	orr.w	r3, r3, #1
 8008938:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800893a:	6a3b      	ldr	r3, [r7, #32]
 800893c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008940:	2b00      	cmp	r3, #0
 8008942:	d008      	beq.n	8008956 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800894a:	2b00      	cmp	r3, #0
 800894c:	d003      	beq.n	8008956 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800894e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008950:	f043 0302 	orr.w	r3, r3, #2
 8008954:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008956:	6a3b      	ldr	r3, [r7, #32]
 8008958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800895c:	2b00      	cmp	r3, #0
 800895e:	d008      	beq.n	8008972 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008966:	2b00      	cmp	r3, #0
 8008968:	d003      	beq.n	8008972 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	f043 0304 	orr.w	r3, r3, #4
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008972:	6a3b      	ldr	r3, [r7, #32]
 8008974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008978:	2b00      	cmp	r3, #0
 800897a:	d043      	beq.n	8008a04 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008982:	2b00      	cmp	r3, #0
 8008984:	d03e      	beq.n	8008a04 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800898c:	2b60      	cmp	r3, #96	@ 0x60
 800898e:	d02b      	beq.n	80089e8 <HAL_CAN_IRQHandler+0x32a>
 8008990:	2b60      	cmp	r3, #96	@ 0x60
 8008992:	d82e      	bhi.n	80089f2 <HAL_CAN_IRQHandler+0x334>
 8008994:	2b50      	cmp	r3, #80	@ 0x50
 8008996:	d022      	beq.n	80089de <HAL_CAN_IRQHandler+0x320>
 8008998:	2b50      	cmp	r3, #80	@ 0x50
 800899a:	d82a      	bhi.n	80089f2 <HAL_CAN_IRQHandler+0x334>
 800899c:	2b40      	cmp	r3, #64	@ 0x40
 800899e:	d019      	beq.n	80089d4 <HAL_CAN_IRQHandler+0x316>
 80089a0:	2b40      	cmp	r3, #64	@ 0x40
 80089a2:	d826      	bhi.n	80089f2 <HAL_CAN_IRQHandler+0x334>
 80089a4:	2b30      	cmp	r3, #48	@ 0x30
 80089a6:	d010      	beq.n	80089ca <HAL_CAN_IRQHandler+0x30c>
 80089a8:	2b30      	cmp	r3, #48	@ 0x30
 80089aa:	d822      	bhi.n	80089f2 <HAL_CAN_IRQHandler+0x334>
 80089ac:	2b10      	cmp	r3, #16
 80089ae:	d002      	beq.n	80089b6 <HAL_CAN_IRQHandler+0x2f8>
 80089b0:	2b20      	cmp	r3, #32
 80089b2:	d005      	beq.n	80089c0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80089b4:	e01d      	b.n	80089f2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80089b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b8:	f043 0308 	orr.w	r3, r3, #8
 80089bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089be:	e019      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80089c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c2:	f043 0310 	orr.w	r3, r3, #16
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089c8:	e014      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	f043 0320 	orr.w	r3, r3, #32
 80089d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089d2:	e00f      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80089d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089dc:	e00a      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089e6:	e005      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80089e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80089f0:	e000      	b.n	80089f4 <HAL_CAN_IRQHandler+0x336>
            break;
 80089f2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008a02:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	2204      	movs	r2, #4
 8008a0a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8008a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d008      	beq.n	8008a24 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a18:	431a      	orrs	r2, r3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f87c 	bl	8008b1c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8008a24:	bf00      	nop
 8008a26:	3728      	adds	r7, #40	@ 0x28
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8008a34:	bf00      	nop
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr

08008a40 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8008a5c:	bf00      	nop
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b083      	sub	sp, #12
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8008a84:	bf00      	nop
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr

08008a90 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b083      	sub	sp, #12
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8008a98:	bf00      	nop
 8008a9a:	370c      	adds	r7, #12
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8008aac:	bf00      	nop
 8008aae:	370c      	adds	r7, #12
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b083      	sub	sp, #12
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8008ac0:	bf00      	nop
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8008ad4:	bf00      	nop
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr

08008ae0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8008ae8:	bf00      	nop
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8008afc:	bf00      	nop
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8008b24:	bf00      	nop
 8008b26:	370c      	adds	r7, #12
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr

08008b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f003 0307 	and.w	r3, r3, #7
 8008b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008b40:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <__NVIC_SetPriorityGrouping+0x44>)
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008b58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008b62:	4a04      	ldr	r2, [pc, #16]	@ (8008b74 <__NVIC_SetPriorityGrouping+0x44>)
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	60d3      	str	r3, [r2, #12]
}
 8008b68:	bf00      	nop
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	e000ed00 	.word	0xe000ed00

08008b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008b7c:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <__NVIC_GetPriorityGrouping+0x18>)
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	0a1b      	lsrs	r3, r3, #8
 8008b82:	f003 0307 	and.w	r3, r3, #7
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr
 8008b90:	e000ed00 	.word	0xe000ed00

08008b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	db0b      	blt.n	8008bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008ba6:	79fb      	ldrb	r3, [r7, #7]
 8008ba8:	f003 021f 	and.w	r2, r3, #31
 8008bac:	4907      	ldr	r1, [pc, #28]	@ (8008bcc <__NVIC_EnableIRQ+0x38>)
 8008bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bb2:	095b      	lsrs	r3, r3, #5
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8008bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008bbe:	bf00      	nop
 8008bc0:	370c      	adds	r7, #12
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	e000e100 	.word	0xe000e100

08008bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	6039      	str	r1, [r7, #0]
 8008bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	db0a      	blt.n	8008bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	b2da      	uxtb	r2, r3
 8008be8:	490c      	ldr	r1, [pc, #48]	@ (8008c1c <__NVIC_SetPriority+0x4c>)
 8008bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bee:	0112      	lsls	r2, r2, #4
 8008bf0:	b2d2      	uxtb	r2, r2
 8008bf2:	440b      	add	r3, r1
 8008bf4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008bf8:	e00a      	b.n	8008c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	b2da      	uxtb	r2, r3
 8008bfe:	4908      	ldr	r1, [pc, #32]	@ (8008c20 <__NVIC_SetPriority+0x50>)
 8008c00:	79fb      	ldrb	r3, [r7, #7]
 8008c02:	f003 030f 	and.w	r3, r3, #15
 8008c06:	3b04      	subs	r3, #4
 8008c08:	0112      	lsls	r2, r2, #4
 8008c0a:	b2d2      	uxtb	r2, r2
 8008c0c:	440b      	add	r3, r1
 8008c0e:	761a      	strb	r2, [r3, #24]
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr
 8008c1c:	e000e100 	.word	0xe000e100
 8008c20:	e000ed00 	.word	0xe000ed00

08008c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b089      	sub	sp, #36	@ 0x24
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	60b9      	str	r1, [r7, #8]
 8008c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f003 0307 	and.w	r3, r3, #7
 8008c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	f1c3 0307 	rsb	r3, r3, #7
 8008c3e:	2b04      	cmp	r3, #4
 8008c40:	bf28      	it	cs
 8008c42:	2304      	movcs	r3, #4
 8008c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	3304      	adds	r3, #4
 8008c4a:	2b06      	cmp	r3, #6
 8008c4c:	d902      	bls.n	8008c54 <NVIC_EncodePriority+0x30>
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	3b03      	subs	r3, #3
 8008c52:	e000      	b.n	8008c56 <NVIC_EncodePriority+0x32>
 8008c54:	2300      	movs	r3, #0
 8008c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c58:	f04f 32ff 	mov.w	r2, #4294967295
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c62:	43da      	mvns	r2, r3
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	401a      	ands	r2, r3
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	fa01 f303 	lsl.w	r3, r1, r3
 8008c76:	43d9      	mvns	r1, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008c7c:	4313      	orrs	r3, r2
         );
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3724      	adds	r7, #36	@ 0x24
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
	...

08008c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	3b01      	subs	r3, #1
 8008c98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c9c:	d301      	bcc.n	8008ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e00f      	b.n	8008cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8008ccc <SysTick_Config+0x40>)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008caa:	210f      	movs	r1, #15
 8008cac:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb0:	f7ff ff8e 	bl	8008bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008cb4:	4b05      	ldr	r3, [pc, #20]	@ (8008ccc <SysTick_Config+0x40>)
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008cba:	4b04      	ldr	r3, [pc, #16]	@ (8008ccc <SysTick_Config+0x40>)
 8008cbc:	2207      	movs	r2, #7
 8008cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	e000e010 	.word	0xe000e010

08008cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f7ff ff29 	bl	8008b30 <__NVIC_SetPriorityGrouping>
}
 8008cde:	bf00      	nop
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b086      	sub	sp, #24
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	4603      	mov	r3, r0
 8008cee:	60b9      	str	r1, [r7, #8]
 8008cf0:	607a      	str	r2, [r7, #4]
 8008cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008cf8:	f7ff ff3e 	bl	8008b78 <__NVIC_GetPriorityGrouping>
 8008cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	68b9      	ldr	r1, [r7, #8]
 8008d02:	6978      	ldr	r0, [r7, #20]
 8008d04:	f7ff ff8e 	bl	8008c24 <NVIC_EncodePriority>
 8008d08:	4602      	mov	r2, r0
 8008d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d0e:	4611      	mov	r1, r2
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7ff ff5d 	bl	8008bd0 <__NVIC_SetPriority>
}
 8008d16:	bf00      	nop
 8008d18:	3718      	adds	r7, #24
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b082      	sub	sp, #8
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	4603      	mov	r3, r0
 8008d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7ff ff31 	bl	8008b94 <__NVIC_EnableIRQ>
}
 8008d32:	bf00      	nop
 8008d34:	3708      	adds	r7, #8
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}

08008d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008d3a:	b580      	push	{r7, lr}
 8008d3c:	b082      	sub	sp, #8
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f7ff ffa2 	bl	8008c8c <SysTick_Config>
 8008d48:	4603      	mov	r3, r0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3708      	adds	r7, #8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b084      	sub	sp, #16
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008d60:	f7ff fb82 	bl	8008468 <HAL_GetTick>
 8008d64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b02      	cmp	r3, #2
 8008d70:	d008      	beq.n	8008d84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2280      	movs	r2, #128	@ 0x80
 8008d76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	e052      	b.n	8008e2a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f022 0216 	bic.w	r2, r2, #22
 8008d92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	695a      	ldr	r2, [r3, #20]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008da2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d103      	bne.n	8008db4 <HAL_DMA_Abort+0x62>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d007      	beq.n	8008dc4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f022 0208 	bic.w	r2, r2, #8
 8008dc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f022 0201 	bic.w	r2, r2, #1
 8008dd2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008dd4:	e013      	b.n	8008dfe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008dd6:	f7ff fb47 	bl	8008468 <HAL_GetTick>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	2b05      	cmp	r3, #5
 8008de2:	d90c      	bls.n	8008dfe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2220      	movs	r2, #32
 8008de8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2203      	movs	r2, #3
 8008dee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e015      	b.n	8008e2a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0301 	and.w	r3, r3, #1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d1e4      	bne.n	8008dd6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e10:	223f      	movs	r2, #63	@ 0x3f
 8008e12:	409a      	lsls	r2, r3
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}

08008e32 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b02      	cmp	r3, #2
 8008e44:	d004      	beq.n	8008e50 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2280      	movs	r2, #128	@ 0x80
 8008e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e00c      	b.n	8008e6a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2205      	movs	r2, #5
 8008e54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f022 0201 	bic.w	r2, r2, #1
 8008e66:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	370c      	adds	r7, #12
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
	...

08008e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b089      	sub	sp, #36	@ 0x24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008e82:	2300      	movs	r3, #0
 8008e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e8e:	2300      	movs	r3, #0
 8008e90:	61fb      	str	r3, [r7, #28]
 8008e92:	e177      	b.n	8009184 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008e94:	2201      	movs	r2, #1
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	697a      	ldr	r2, [r7, #20]
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008ea8:	693a      	ldr	r2, [r7, #16]
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	f040 8166 	bne.w	800917e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f003 0303 	and.w	r3, r3, #3
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d005      	beq.n	8008eca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d130      	bne.n	8008f2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	005b      	lsls	r3, r3, #1
 8008ed4:	2203      	movs	r2, #3
 8008ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eda:	43db      	mvns	r3, r3
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	4013      	ands	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	68da      	ldr	r2, [r3, #12]
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	005b      	lsls	r3, r3, #1
 8008eea:	fa02 f303 	lsl.w	r3, r2, r3
 8008eee:	69ba      	ldr	r2, [r7, #24]
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008f00:	2201      	movs	r2, #1
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	fa02 f303 	lsl.w	r3, r2, r3
 8008f08:	43db      	mvns	r3, r3
 8008f0a:	69ba      	ldr	r2, [r7, #24]
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	091b      	lsrs	r3, r3, #4
 8008f16:	f003 0201 	and.w	r2, r3, #1
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f20:	69ba      	ldr	r2, [r7, #24]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d017      	beq.n	8008f68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68db      	ldr	r3, [r3, #12]
 8008f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	005b      	lsls	r3, r3, #1
 8008f42:	2203      	movs	r2, #3
 8008f44:	fa02 f303 	lsl.w	r3, r2, r3
 8008f48:	43db      	mvns	r3, r3
 8008f4a:	69ba      	ldr	r2, [r7, #24]
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	689a      	ldr	r2, [r3, #8]
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	005b      	lsls	r3, r3, #1
 8008f58:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5c:	69ba      	ldr	r2, [r7, #24]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	69ba      	ldr	r2, [r7, #24]
 8008f66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f003 0303 	and.w	r3, r3, #3
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d123      	bne.n	8008fbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	08da      	lsrs	r2, r3, #3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	3208      	adds	r2, #8
 8008f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008f82:	69fb      	ldr	r3, [r7, #28]
 8008f84:	f003 0307 	and.w	r3, r3, #7
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	220f      	movs	r2, #15
 8008f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f90:	43db      	mvns	r3, r3
 8008f92:	69ba      	ldr	r2, [r7, #24]
 8008f94:	4013      	ands	r3, r2
 8008f96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	691a      	ldr	r2, [r3, #16]
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	f003 0307 	and.w	r3, r3, #7
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa8:	69ba      	ldr	r2, [r7, #24]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	08da      	lsrs	r2, r3, #3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	3208      	adds	r2, #8
 8008fb6:	69b9      	ldr	r1, [r7, #24]
 8008fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008fc2:	69fb      	ldr	r3, [r7, #28]
 8008fc4:	005b      	lsls	r3, r3, #1
 8008fc6:	2203      	movs	r2, #3
 8008fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fcc:	43db      	mvns	r3, r3
 8008fce:	69ba      	ldr	r2, [r7, #24]
 8008fd0:	4013      	ands	r3, r2
 8008fd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	f003 0203 	and.w	r2, r3, #3
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	005b      	lsls	r3, r3, #1
 8008fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe4:	69ba      	ldr	r2, [r7, #24]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	69ba      	ldr	r2, [r7, #24]
 8008fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80c0 	beq.w	800917e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ffe:	2300      	movs	r3, #0
 8009000:	60fb      	str	r3, [r7, #12]
 8009002:	4b66      	ldr	r3, [pc, #408]	@ (800919c <HAL_GPIO_Init+0x324>)
 8009004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009006:	4a65      	ldr	r2, [pc, #404]	@ (800919c <HAL_GPIO_Init+0x324>)
 8009008:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800900c:	6453      	str	r3, [r2, #68]	@ 0x44
 800900e:	4b63      	ldr	r3, [pc, #396]	@ (800919c <HAL_GPIO_Init+0x324>)
 8009010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009012:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009016:	60fb      	str	r3, [r7, #12]
 8009018:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800901a:	4a61      	ldr	r2, [pc, #388]	@ (80091a0 <HAL_GPIO_Init+0x328>)
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	089b      	lsrs	r3, r3, #2
 8009020:	3302      	adds	r3, #2
 8009022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	f003 0303 	and.w	r3, r3, #3
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	220f      	movs	r2, #15
 8009032:	fa02 f303 	lsl.w	r3, r2, r3
 8009036:	43db      	mvns	r3, r3
 8009038:	69ba      	ldr	r2, [r7, #24]
 800903a:	4013      	ands	r3, r2
 800903c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a58      	ldr	r2, [pc, #352]	@ (80091a4 <HAL_GPIO_Init+0x32c>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d037      	beq.n	80090b6 <HAL_GPIO_Init+0x23e>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4a57      	ldr	r2, [pc, #348]	@ (80091a8 <HAL_GPIO_Init+0x330>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d031      	beq.n	80090b2 <HAL_GPIO_Init+0x23a>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4a56      	ldr	r2, [pc, #344]	@ (80091ac <HAL_GPIO_Init+0x334>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d02b      	beq.n	80090ae <HAL_GPIO_Init+0x236>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a55      	ldr	r2, [pc, #340]	@ (80091b0 <HAL_GPIO_Init+0x338>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d025      	beq.n	80090aa <HAL_GPIO_Init+0x232>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a54      	ldr	r2, [pc, #336]	@ (80091b4 <HAL_GPIO_Init+0x33c>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d01f      	beq.n	80090a6 <HAL_GPIO_Init+0x22e>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	4a53      	ldr	r2, [pc, #332]	@ (80091b8 <HAL_GPIO_Init+0x340>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d019      	beq.n	80090a2 <HAL_GPIO_Init+0x22a>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	4a52      	ldr	r2, [pc, #328]	@ (80091bc <HAL_GPIO_Init+0x344>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d013      	beq.n	800909e <HAL_GPIO_Init+0x226>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	4a51      	ldr	r2, [pc, #324]	@ (80091c0 <HAL_GPIO_Init+0x348>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d00d      	beq.n	800909a <HAL_GPIO_Init+0x222>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	4a50      	ldr	r2, [pc, #320]	@ (80091c4 <HAL_GPIO_Init+0x34c>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d007      	beq.n	8009096 <HAL_GPIO_Init+0x21e>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a4f      	ldr	r2, [pc, #316]	@ (80091c8 <HAL_GPIO_Init+0x350>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d101      	bne.n	8009092 <HAL_GPIO_Init+0x21a>
 800908e:	2309      	movs	r3, #9
 8009090:	e012      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 8009092:	230a      	movs	r3, #10
 8009094:	e010      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 8009096:	2308      	movs	r3, #8
 8009098:	e00e      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 800909a:	2307      	movs	r3, #7
 800909c:	e00c      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 800909e:	2306      	movs	r3, #6
 80090a0:	e00a      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090a2:	2305      	movs	r3, #5
 80090a4:	e008      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090a6:	2304      	movs	r3, #4
 80090a8:	e006      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090aa:	2303      	movs	r3, #3
 80090ac:	e004      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090ae:	2302      	movs	r3, #2
 80090b0:	e002      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090b2:	2301      	movs	r3, #1
 80090b4:	e000      	b.n	80090b8 <HAL_GPIO_Init+0x240>
 80090b6:	2300      	movs	r3, #0
 80090b8:	69fa      	ldr	r2, [r7, #28]
 80090ba:	f002 0203 	and.w	r2, r2, #3
 80090be:	0092      	lsls	r2, r2, #2
 80090c0:	4093      	lsls	r3, r2
 80090c2:	69ba      	ldr	r2, [r7, #24]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80090c8:	4935      	ldr	r1, [pc, #212]	@ (80091a0 <HAL_GPIO_Init+0x328>)
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	089b      	lsrs	r3, r3, #2
 80090ce:	3302      	adds	r3, #2
 80090d0:	69ba      	ldr	r2, [r7, #24]
 80090d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80090d6:	4b3d      	ldr	r3, [pc, #244]	@ (80091cc <HAL_GPIO_Init+0x354>)
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	43db      	mvns	r3, r3
 80090e0:	69ba      	ldr	r2, [r7, #24]
 80090e2:	4013      	ands	r3, r2
 80090e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d003      	beq.n	80090fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80090f2:	69ba      	ldr	r2, [r7, #24]
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80090fa:	4a34      	ldr	r2, [pc, #208]	@ (80091cc <HAL_GPIO_Init+0x354>)
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009100:	4b32      	ldr	r3, [pc, #200]	@ (80091cc <HAL_GPIO_Init+0x354>)
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	43db      	mvns	r3, r3
 800910a:	69ba      	ldr	r2, [r7, #24]
 800910c:	4013      	ands	r3, r2
 800910e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800911c:	69ba      	ldr	r2, [r7, #24]
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	4313      	orrs	r3, r2
 8009122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009124:	4a29      	ldr	r2, [pc, #164]	@ (80091cc <HAL_GPIO_Init+0x354>)
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800912a:	4b28      	ldr	r3, [pc, #160]	@ (80091cc <HAL_GPIO_Init+0x354>)
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	43db      	mvns	r3, r3
 8009134:	69ba      	ldr	r2, [r7, #24]
 8009136:	4013      	ands	r3, r2
 8009138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009142:	2b00      	cmp	r3, #0
 8009144:	d003      	beq.n	800914e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8009146:	69ba      	ldr	r2, [r7, #24]
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	4313      	orrs	r3, r2
 800914c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800914e:	4a1f      	ldr	r2, [pc, #124]	@ (80091cc <HAL_GPIO_Init+0x354>)
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009154:	4b1d      	ldr	r3, [pc, #116]	@ (80091cc <HAL_GPIO_Init+0x354>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	43db      	mvns	r3, r3
 800915e:	69ba      	ldr	r2, [r7, #24]
 8009160:	4013      	ands	r3, r2
 8009162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800916c:	2b00      	cmp	r3, #0
 800916e:	d003      	beq.n	8009178 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	4313      	orrs	r3, r2
 8009176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009178:	4a14      	ldr	r2, [pc, #80]	@ (80091cc <HAL_GPIO_Init+0x354>)
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	3301      	adds	r3, #1
 8009182:	61fb      	str	r3, [r7, #28]
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	2b0f      	cmp	r3, #15
 8009188:	f67f ae84 	bls.w	8008e94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800918c:	bf00      	nop
 800918e:	bf00      	nop
 8009190:	3724      	adds	r7, #36	@ 0x24
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	40023800 	.word	0x40023800
 80091a0:	40013800 	.word	0x40013800
 80091a4:	40020000 	.word	0x40020000
 80091a8:	40020400 	.word	0x40020400
 80091ac:	40020800 	.word	0x40020800
 80091b0:	40020c00 	.word	0x40020c00
 80091b4:	40021000 	.word	0x40021000
 80091b8:	40021400 	.word	0x40021400
 80091bc:	40021800 	.word	0x40021800
 80091c0:	40021c00 	.word	0x40021c00
 80091c4:	40022000 	.word	0x40022000
 80091c8:	40022400 	.word	0x40022400
 80091cc:	40013c00 	.word	0x40013c00

080091d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b083      	sub	sp, #12
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	460b      	mov	r3, r1
 80091da:	807b      	strh	r3, [r7, #2]
 80091dc:	4613      	mov	r3, r2
 80091de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80091e0:	787b      	ldrb	r3, [r7, #1]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80091e6:	887a      	ldrh	r2, [r7, #2]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80091ec:	e003      	b.n	80091f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80091ee:	887b      	ldrh	r3, [r7, #2]
 80091f0:	041a      	lsls	r2, r3, #16
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	619a      	str	r2, [r3, #24]
}
 80091f6:	bf00      	nop
 80091f8:	370c      	adds	r7, #12
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
	...

08009204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e12b      	b.n	800946e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2b00      	cmp	r3, #0
 8009220:	d106      	bne.n	8009230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f7fe fd1e 	bl	8007c6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2224      	movs	r2, #36	@ 0x24
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	681a      	ldr	r2, [r3, #0]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f022 0201 	bic.w	r2, r2, #1
 8009246:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009256:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009266:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009268:	f001 fc9c 	bl	800aba4 <HAL_RCC_GetPCLK1Freq>
 800926c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	4a81      	ldr	r2, [pc, #516]	@ (8009478 <HAL_I2C_Init+0x274>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d807      	bhi.n	8009288 <HAL_I2C_Init+0x84>
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	4a80      	ldr	r2, [pc, #512]	@ (800947c <HAL_I2C_Init+0x278>)
 800927c:	4293      	cmp	r3, r2
 800927e:	bf94      	ite	ls
 8009280:	2301      	movls	r3, #1
 8009282:	2300      	movhi	r3, #0
 8009284:	b2db      	uxtb	r3, r3
 8009286:	e006      	b.n	8009296 <HAL_I2C_Init+0x92>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	4a7d      	ldr	r2, [pc, #500]	@ (8009480 <HAL_I2C_Init+0x27c>)
 800928c:	4293      	cmp	r3, r2
 800928e:	bf94      	ite	ls
 8009290:	2301      	movls	r3, #1
 8009292:	2300      	movhi	r3, #0
 8009294:	b2db      	uxtb	r3, r3
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e0e7      	b.n	800946e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	4a78      	ldr	r2, [pc, #480]	@ (8009484 <HAL_I2C_Init+0x280>)
 80092a2:	fba2 2303 	umull	r2, r3, r2, r3
 80092a6:	0c9b      	lsrs	r3, r3, #18
 80092a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68ba      	ldr	r2, [r7, #8]
 80092ba:	430a      	orrs	r2, r1
 80092bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	4a6a      	ldr	r2, [pc, #424]	@ (8009478 <HAL_I2C_Init+0x274>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d802      	bhi.n	80092d8 <HAL_I2C_Init+0xd4>
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	3301      	adds	r3, #1
 80092d6:	e009      	b.n	80092ec <HAL_I2C_Init+0xe8>
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80092de:	fb02 f303 	mul.w	r3, r2, r3
 80092e2:	4a69      	ldr	r2, [pc, #420]	@ (8009488 <HAL_I2C_Init+0x284>)
 80092e4:	fba2 2303 	umull	r2, r3, r2, r3
 80092e8:	099b      	lsrs	r3, r3, #6
 80092ea:	3301      	adds	r3, #1
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	6812      	ldr	r2, [r2, #0]
 80092f0:	430b      	orrs	r3, r1
 80092f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	69db      	ldr	r3, [r3, #28]
 80092fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80092fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	495c      	ldr	r1, [pc, #368]	@ (8009478 <HAL_I2C_Init+0x274>)
 8009308:	428b      	cmp	r3, r1
 800930a:	d819      	bhi.n	8009340 <HAL_I2C_Init+0x13c>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	1e59      	subs	r1, r3, #1
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	005b      	lsls	r3, r3, #1
 8009316:	fbb1 f3f3 	udiv	r3, r1, r3
 800931a:	1c59      	adds	r1, r3, #1
 800931c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009320:	400b      	ands	r3, r1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00a      	beq.n	800933c <HAL_I2C_Init+0x138>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	1e59      	subs	r1, r3, #1
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	005b      	lsls	r3, r3, #1
 8009330:	fbb1 f3f3 	udiv	r3, r1, r3
 8009334:	3301      	adds	r3, #1
 8009336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800933a:	e051      	b.n	80093e0 <HAL_I2C_Init+0x1dc>
 800933c:	2304      	movs	r3, #4
 800933e:	e04f      	b.n	80093e0 <HAL_I2C_Init+0x1dc>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d111      	bne.n	800936c <HAL_I2C_Init+0x168>
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	1e58      	subs	r0, r3, #1
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6859      	ldr	r1, [r3, #4]
 8009350:	460b      	mov	r3, r1
 8009352:	005b      	lsls	r3, r3, #1
 8009354:	440b      	add	r3, r1
 8009356:	fbb0 f3f3 	udiv	r3, r0, r3
 800935a:	3301      	adds	r3, #1
 800935c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009360:	2b00      	cmp	r3, #0
 8009362:	bf0c      	ite	eq
 8009364:	2301      	moveq	r3, #1
 8009366:	2300      	movne	r3, #0
 8009368:	b2db      	uxtb	r3, r3
 800936a:	e012      	b.n	8009392 <HAL_I2C_Init+0x18e>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	1e58      	subs	r0, r3, #1
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6859      	ldr	r1, [r3, #4]
 8009374:	460b      	mov	r3, r1
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	440b      	add	r3, r1
 800937a:	0099      	lsls	r1, r3, #2
 800937c:	440b      	add	r3, r1
 800937e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009382:	3301      	adds	r3, #1
 8009384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009388:	2b00      	cmp	r3, #0
 800938a:	bf0c      	ite	eq
 800938c:	2301      	moveq	r3, #1
 800938e:	2300      	movne	r3, #0
 8009390:	b2db      	uxtb	r3, r3
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <HAL_I2C_Init+0x196>
 8009396:	2301      	movs	r3, #1
 8009398:	e022      	b.n	80093e0 <HAL_I2C_Init+0x1dc>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d10e      	bne.n	80093c0 <HAL_I2C_Init+0x1bc>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	1e58      	subs	r0, r3, #1
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6859      	ldr	r1, [r3, #4]
 80093aa:	460b      	mov	r3, r1
 80093ac:	005b      	lsls	r3, r3, #1
 80093ae:	440b      	add	r3, r1
 80093b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80093b4:	3301      	adds	r3, #1
 80093b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80093ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093be:	e00f      	b.n	80093e0 <HAL_I2C_Init+0x1dc>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	1e58      	subs	r0, r3, #1
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6859      	ldr	r1, [r3, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	440b      	add	r3, r1
 80093ce:	0099      	lsls	r1, r3, #2
 80093d0:	440b      	add	r3, r1
 80093d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80093d6:	3301      	adds	r3, #1
 80093d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80093dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80093e0:	6879      	ldr	r1, [r7, #4]
 80093e2:	6809      	ldr	r1, [r1, #0]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	69da      	ldr	r2, [r3, #28]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	431a      	orrs	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	430a      	orrs	r2, r1
 8009402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800940e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	6911      	ldr	r1, [r2, #16]
 8009416:	687a      	ldr	r2, [r7, #4]
 8009418:	68d2      	ldr	r2, [r2, #12]
 800941a:	4311      	orrs	r1, r2
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	6812      	ldr	r2, [r2, #0]
 8009420:	430b      	orrs	r3, r1
 8009422:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	695a      	ldr	r2, [r3, #20]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	699b      	ldr	r3, [r3, #24]
 8009436:	431a      	orrs	r2, r3
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	430a      	orrs	r2, r1
 800943e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f042 0201 	orr.w	r2, r2, #1
 800944e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2200      	movs	r2, #0
 8009454:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2220      	movs	r2, #32
 800945a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	000186a0 	.word	0x000186a0
 800947c:	001e847f 	.word	0x001e847f
 8009480:	003d08ff 	.word	0x003d08ff
 8009484:	431bde83 	.word	0x431bde83
 8009488:	10624dd3 	.word	0x10624dd3

0800948c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b088      	sub	sp, #32
 8009490:	af02      	add	r7, sp, #8
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	4608      	mov	r0, r1
 8009496:	4611      	mov	r1, r2
 8009498:	461a      	mov	r2, r3
 800949a:	4603      	mov	r3, r0
 800949c:	817b      	strh	r3, [r7, #10]
 800949e:	460b      	mov	r3, r1
 80094a0:	813b      	strh	r3, [r7, #8]
 80094a2:	4613      	mov	r3, r2
 80094a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80094a6:	f7fe ffdf 	bl	8008468 <HAL_GetTick>
 80094aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094b2:	b2db      	uxtb	r3, r3
 80094b4:	2b20      	cmp	r3, #32
 80094b6:	f040 80d9 	bne.w	800966c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	2319      	movs	r3, #25
 80094c0:	2201      	movs	r2, #1
 80094c2:	496d      	ldr	r1, [pc, #436]	@ (8009678 <HAL_I2C_Mem_Write+0x1ec>)
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f000 fc8b 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d001      	beq.n	80094d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80094d0:	2302      	movs	r3, #2
 80094d2:	e0cc      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d101      	bne.n	80094e2 <HAL_I2C_Mem_Write+0x56>
 80094de:	2302      	movs	r3, #2
 80094e0:	e0c5      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2201      	movs	r2, #1
 80094e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 0301 	and.w	r3, r3, #1
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d007      	beq.n	8009508 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f042 0201 	orr.w	r2, r2, #1
 8009506:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009516:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2221      	movs	r2, #33	@ 0x21
 800951c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2240      	movs	r2, #64	@ 0x40
 8009524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6a3a      	ldr	r2, [r7, #32]
 8009532:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800953e:	b29a      	uxth	r2, r3
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	4a4d      	ldr	r2, [pc, #308]	@ (800967c <HAL_I2C_Mem_Write+0x1f0>)
 8009548:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800954a:	88f8      	ldrh	r0, [r7, #6]
 800954c:	893a      	ldrh	r2, [r7, #8]
 800954e:	8979      	ldrh	r1, [r7, #10]
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	9301      	str	r3, [sp, #4]
 8009554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	4603      	mov	r3, r0
 800955a:	68f8      	ldr	r0, [r7, #12]
 800955c:	f000 fac2 	bl	8009ae4 <I2C_RequestMemoryWrite>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d052      	beq.n	800960c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e081      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800956a:	697a      	ldr	r2, [r7, #20]
 800956c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800956e:	68f8      	ldr	r0, [r7, #12]
 8009570:	f000 fd50 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d00d      	beq.n	8009596 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957e:	2b04      	cmp	r3, #4
 8009580:	d107      	bne.n	8009592 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009590:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e06b      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800959a:	781a      	ldrb	r2, [r3, #0]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a6:	1c5a      	adds	r2, r3, #1
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095b0:	3b01      	subs	r3, #1
 80095b2:	b29a      	uxth	r2, r3
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095bc:	b29b      	uxth	r3, r3
 80095be:	3b01      	subs	r3, #1
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	695b      	ldr	r3, [r3, #20]
 80095cc:	f003 0304 	and.w	r3, r3, #4
 80095d0:	2b04      	cmp	r3, #4
 80095d2:	d11b      	bne.n	800960c <HAL_I2C_Mem_Write+0x180>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d017      	beq.n	800960c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095e0:	781a      	ldrb	r2, [r3, #0]
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ec:	1c5a      	adds	r2, r3, #1
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095f6:	3b01      	subs	r3, #1
 80095f8:	b29a      	uxth	r2, r3
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009602:	b29b      	uxth	r3, r3
 8009604:	3b01      	subs	r3, #1
 8009606:	b29a      	uxth	r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1aa      	bne.n	800956a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009614:	697a      	ldr	r2, [r7, #20]
 8009616:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f000 fd43 	bl	800a0a4 <I2C_WaitOnBTFFlagUntilTimeout>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d00d      	beq.n	8009640 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009628:	2b04      	cmp	r3, #4
 800962a:	d107      	bne.n	800963c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800963a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e016      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800964e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2220      	movs	r2, #32
 8009654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009668:	2300      	movs	r3, #0
 800966a:	e000      	b.n	800966e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800966c:	2302      	movs	r3, #2
  }
}
 800966e:	4618      	mov	r0, r3
 8009670:	3718      	adds	r7, #24
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	00100002 	.word	0x00100002
 800967c:	ffff0000 	.word	0xffff0000

08009680 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08c      	sub	sp, #48	@ 0x30
 8009684:	af02      	add	r7, sp, #8
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	4608      	mov	r0, r1
 800968a:	4611      	mov	r1, r2
 800968c:	461a      	mov	r2, r3
 800968e:	4603      	mov	r3, r0
 8009690:	817b      	strh	r3, [r7, #10]
 8009692:	460b      	mov	r3, r1
 8009694:	813b      	strh	r3, [r7, #8]
 8009696:	4613      	mov	r3, r2
 8009698:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800969a:	f7fe fee5 	bl	8008468 <HAL_GetTick>
 800969e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	f040 8214 	bne.w	8009ad6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	2319      	movs	r3, #25
 80096b4:	2201      	movs	r2, #1
 80096b6:	497b      	ldr	r1, [pc, #492]	@ (80098a4 <HAL_I2C_Mem_Read+0x224>)
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f000 fb91 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 80096be:	4603      	mov	r3, r0
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d001      	beq.n	80096c8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80096c4:	2302      	movs	r3, #2
 80096c6:	e207      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d101      	bne.n	80096d6 <HAL_I2C_Mem_Read+0x56>
 80096d2:	2302      	movs	r3, #2
 80096d4:	e200      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2201      	movs	r2, #1
 80096da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f003 0301 	and.w	r3, r3, #1
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d007      	beq.n	80096fc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f042 0201 	orr.w	r2, r2, #1
 80096fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800970a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2222      	movs	r2, #34	@ 0x22
 8009710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2240      	movs	r2, #64	@ 0x40
 8009718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2200      	movs	r2, #0
 8009720:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009726:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800972c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009732:	b29a      	uxth	r2, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	4a5b      	ldr	r2, [pc, #364]	@ (80098a8 <HAL_I2C_Mem_Read+0x228>)
 800973c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800973e:	88f8      	ldrh	r0, [r7, #6]
 8009740:	893a      	ldrh	r2, [r7, #8]
 8009742:	8979      	ldrh	r1, [r7, #10]
 8009744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009746:	9301      	str	r3, [sp, #4]
 8009748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	4603      	mov	r3, r0
 800974e:	68f8      	ldr	r0, [r7, #12]
 8009750:	f000 fa5e 	bl	8009c10 <I2C_RequestMemoryRead>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d001      	beq.n	800975e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	e1bc      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009762:	2b00      	cmp	r3, #0
 8009764:	d113      	bne.n	800978e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009766:	2300      	movs	r3, #0
 8009768:	623b      	str	r3, [r7, #32]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	695b      	ldr	r3, [r3, #20]
 8009770:	623b      	str	r3, [r7, #32]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	699b      	ldr	r3, [r3, #24]
 8009778:	623b      	str	r3, [r7, #32]
 800977a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	e190      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009792:	2b01      	cmp	r3, #1
 8009794:	d11b      	bne.n	80097ce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097a6:	2300      	movs	r3, #0
 80097a8:	61fb      	str	r3, [r7, #28]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	695b      	ldr	r3, [r3, #20]
 80097b0:	61fb      	str	r3, [r7, #28]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	61fb      	str	r3, [r7, #28]
 80097ba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80097ca:	601a      	str	r2, [r3, #0]
 80097cc:	e170      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d11b      	bne.n	800980e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097e4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80097f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097f6:	2300      	movs	r3, #0
 80097f8:	61bb      	str	r3, [r7, #24]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	61bb      	str	r3, [r7, #24]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	61bb      	str	r3, [r7, #24]
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	e150      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800980e:	2300      	movs	r3, #0
 8009810:	617b      	str	r3, [r7, #20]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	695b      	ldr	r3, [r3, #20]
 8009818:	617b      	str	r3, [r7, #20]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	699b      	ldr	r3, [r3, #24]
 8009820:	617b      	str	r3, [r7, #20]
 8009822:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009824:	e144      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800982a:	2b03      	cmp	r3, #3
 800982c:	f200 80f1 	bhi.w	8009a12 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009834:	2b01      	cmp	r3, #1
 8009836:	d123      	bne.n	8009880 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800983a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	f000 fc79 	bl	800a134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009842:	4603      	mov	r3, r0
 8009844:	2b00      	cmp	r3, #0
 8009846:	d001      	beq.n	800984c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e145      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	691a      	ldr	r2, [r3, #16]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009856:	b2d2      	uxtb	r2, r2
 8009858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985e:	1c5a      	adds	r2, r3, #1
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009868:	3b01      	subs	r3, #1
 800986a:	b29a      	uxth	r2, r3
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009874:	b29b      	uxth	r3, r3
 8009876:	3b01      	subs	r3, #1
 8009878:	b29a      	uxth	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800987e:	e117      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009884:	2b02      	cmp	r3, #2
 8009886:	d14e      	bne.n	8009926 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988e:	2200      	movs	r2, #0
 8009890:	4906      	ldr	r1, [pc, #24]	@ (80098ac <HAL_I2C_Mem_Read+0x22c>)
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 faa4 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d008      	beq.n	80098b0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e11a      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
 80098a2:	bf00      	nop
 80098a4:	00100002 	.word	0x00100002
 80098a8:	ffff0000 	.word	0xffff0000
 80098ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80098be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	691a      	ldr	r2, [r3, #16]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ca:	b2d2      	uxtb	r2, r2
 80098cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d2:	1c5a      	adds	r2, r3, #1
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098dc:	3b01      	subs	r3, #1
 80098de:	b29a      	uxth	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	3b01      	subs	r3, #1
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	691a      	ldr	r2, [r3, #16]
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098fc:	b2d2      	uxtb	r2, r2
 80098fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009904:	1c5a      	adds	r2, r3, #1
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800990e:	3b01      	subs	r3, #1
 8009910:	b29a      	uxth	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800991a:	b29b      	uxth	r3, r3
 800991c:	3b01      	subs	r3, #1
 800991e:	b29a      	uxth	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009924:	e0c4      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992c:	2200      	movs	r2, #0
 800992e:	496c      	ldr	r1, [pc, #432]	@ (8009ae0 <HAL_I2C_Mem_Read+0x460>)
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f000 fa55 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d001      	beq.n	8009940 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	e0cb      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800994e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	691a      	ldr	r2, [r3, #16]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995a:	b2d2      	uxtb	r2, r2
 800995c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009962:	1c5a      	adds	r2, r3, #1
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800996c:	3b01      	subs	r3, #1
 800996e:	b29a      	uxth	r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009978:	b29b      	uxth	r3, r3
 800997a:	3b01      	subs	r3, #1
 800997c:	b29a      	uxth	r2, r3
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009984:	9300      	str	r3, [sp, #0]
 8009986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009988:	2200      	movs	r2, #0
 800998a:	4955      	ldr	r1, [pc, #340]	@ (8009ae0 <HAL_I2C_Mem_Read+0x460>)
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f000 fa27 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009992:	4603      	mov	r3, r0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d001      	beq.n	800999c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	e09d      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80099aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	691a      	ldr	r2, [r3, #16]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b6:	b2d2      	uxtb	r2, r2
 80099b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099c8:	3b01      	subs	r3, #1
 80099ca:	b29a      	uxth	r2, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	3b01      	subs	r3, #1
 80099d8:	b29a      	uxth	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	691a      	ldr	r2, [r3, #16]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099e8:	b2d2      	uxtb	r2, r2
 80099ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099fa:	3b01      	subs	r3, #1
 80099fc:	b29a      	uxth	r2, r3
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	b29a      	uxth	r2, r3
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009a10:	e04e      	b.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a14:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009a16:	68f8      	ldr	r0, [r7, #12]
 8009a18:	f000 fb8c 	bl	800a134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e058      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	691a      	ldr	r2, [r3, #16]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a30:	b2d2      	uxtb	r2, r2
 8009a32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a38:	1c5a      	adds	r2, r3, #1
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a42:	3b01      	subs	r3, #1
 8009a44:	b29a      	uxth	r2, r3
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	3b01      	subs	r3, #1
 8009a52:	b29a      	uxth	r2, r3
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	695b      	ldr	r3, [r3, #20]
 8009a5e:	f003 0304 	and.w	r3, r3, #4
 8009a62:	2b04      	cmp	r3, #4
 8009a64:	d124      	bne.n	8009ab0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a6a:	2b03      	cmp	r3, #3
 8009a6c:	d107      	bne.n	8009a7e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a7c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	691a      	ldr	r2, [r3, #16]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a88:	b2d2      	uxtb	r2, r2
 8009a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a90:	1c5a      	adds	r2, r3, #1
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	b29a      	uxth	r2, r3
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aa6:	b29b      	uxth	r3, r3
 8009aa8:	3b01      	subs	r3, #1
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	f47f aeb6 	bne.w	8009826 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2200      	movs	r2, #0
 8009ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	e000      	b.n	8009ad8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8009ad6:	2302      	movs	r3, #2
  }
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3728      	adds	r7, #40	@ 0x28
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	00010004 	.word	0x00010004

08009ae4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b088      	sub	sp, #32
 8009ae8:	af02      	add	r7, sp, #8
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	4608      	mov	r0, r1
 8009aee:	4611      	mov	r1, r2
 8009af0:	461a      	mov	r2, r3
 8009af2:	4603      	mov	r3, r0
 8009af4:	817b      	strh	r3, [r7, #10]
 8009af6:	460b      	mov	r3, r1
 8009af8:	813b      	strh	r3, [r7, #8]
 8009afa:	4613      	mov	r3, r2
 8009afc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b0c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	6a3b      	ldr	r3, [r7, #32]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f000 f960 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d00d      	beq.n	8009b42 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b34:	d103      	bne.n	8009b3e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009b3e:	2303      	movs	r3, #3
 8009b40:	e05f      	b.n	8009c02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009b42:	897b      	ldrh	r3, [r7, #10]
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	461a      	mov	r2, r3
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009b50:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b54:	6a3a      	ldr	r2, [r7, #32]
 8009b56:	492d      	ldr	r1, [pc, #180]	@ (8009c0c <I2C_RequestMemoryWrite+0x128>)
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f000 f9bb 	bl	8009ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d001      	beq.n	8009b68 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009b64:	2301      	movs	r3, #1
 8009b66:	e04c      	b.n	8009c02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b68:	2300      	movs	r3, #0
 8009b6a:	617b      	str	r3, [r7, #20]
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	617b      	str	r3, [r7, #20]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	699b      	ldr	r3, [r3, #24]
 8009b7a:	617b      	str	r3, [r7, #20]
 8009b7c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b80:	6a39      	ldr	r1, [r7, #32]
 8009b82:	68f8      	ldr	r0, [r7, #12]
 8009b84:	f000 fa46 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00d      	beq.n	8009baa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b92:	2b04      	cmp	r3, #4
 8009b94:	d107      	bne.n	8009ba6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ba4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e02b      	b.n	8009c02 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009baa:	88fb      	ldrh	r3, [r7, #6]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d105      	bne.n	8009bbc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009bb0:	893b      	ldrh	r3, [r7, #8]
 8009bb2:	b2da      	uxtb	r2, r3
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	611a      	str	r2, [r3, #16]
 8009bba:	e021      	b.n	8009c00 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009bbc:	893b      	ldrh	r3, [r7, #8]
 8009bbe:	0a1b      	lsrs	r3, r3, #8
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bcc:	6a39      	ldr	r1, [r7, #32]
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f000 fa20 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00d      	beq.n	8009bf6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bde:	2b04      	cmp	r3, #4
 8009be0:	d107      	bne.n	8009bf2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009bf0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e005      	b.n	8009c02 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009bf6:	893b      	ldrh	r3, [r7, #8]
 8009bf8:	b2da      	uxtb	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3718      	adds	r7, #24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	00010002 	.word	0x00010002

08009c10 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b088      	sub	sp, #32
 8009c14:	af02      	add	r7, sp, #8
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	4608      	mov	r0, r1
 8009c1a:	4611      	mov	r1, r2
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	4603      	mov	r3, r0
 8009c20:	817b      	strh	r3, [r7, #10]
 8009c22:	460b      	mov	r3, r1
 8009c24:	813b      	strh	r3, [r7, #8]
 8009c26:	4613      	mov	r3, r2
 8009c28:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009c38:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	6a3b      	ldr	r3, [r7, #32]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f000 f8c2 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00d      	beq.n	8009c7e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c70:	d103      	bne.n	8009c7a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009c7a:	2303      	movs	r3, #3
 8009c7c:	e0aa      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009c7e:	897b      	ldrh	r3, [r7, #10]
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	461a      	mov	r2, r3
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009c8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c90:	6a3a      	ldr	r2, [r7, #32]
 8009c92:	4952      	ldr	r1, [pc, #328]	@ (8009ddc <I2C_RequestMemoryRead+0x1cc>)
 8009c94:	68f8      	ldr	r0, [r7, #12]
 8009c96:	f000 f91d 	bl	8009ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	e097      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	617b      	str	r3, [r7, #20]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	617b      	str	r3, [r7, #20]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	617b      	str	r3, [r7, #20]
 8009cb8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cbc:	6a39      	ldr	r1, [r7, #32]
 8009cbe:	68f8      	ldr	r0, [r7, #12]
 8009cc0:	f000 f9a8 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d00d      	beq.n	8009ce6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cce:	2b04      	cmp	r3, #4
 8009cd0:	d107      	bne.n	8009ce2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ce0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e076      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009ce6:	88fb      	ldrh	r3, [r7, #6]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d105      	bne.n	8009cf8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009cec:	893b      	ldrh	r3, [r7, #8]
 8009cee:	b2da      	uxtb	r2, r3
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	611a      	str	r2, [r3, #16]
 8009cf6:	e021      	b.n	8009d3c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009cf8:	893b      	ldrh	r3, [r7, #8]
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	b2da      	uxtb	r2, r3
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d08:	6a39      	ldr	r1, [r7, #32]
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f000 f982 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d00d      	beq.n	8009d32 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d1a:	2b04      	cmp	r3, #4
 8009d1c:	d107      	bne.n	8009d2e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e050      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009d32:	893b      	ldrh	r3, [r7, #8]
 8009d34:	b2da      	uxtb	r2, r3
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d3e:	6a39      	ldr	r1, [r7, #32]
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f000 f967 	bl	800a014 <I2C_WaitOnTXEFlagUntilTimeout>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00d      	beq.n	8009d68 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d50:	2b04      	cmp	r3, #4
 8009d52:	d107      	bne.n	8009d64 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d62:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e035      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d76:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7a:	9300      	str	r3, [sp, #0]
 8009d7c:	6a3b      	ldr	r3, [r7, #32]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f000 f82b 	bl	8009de0 <I2C_WaitOnFlagUntilTimeout>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00d      	beq.n	8009dac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d9e:	d103      	bne.n	8009da8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009da6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e013      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009dac:	897b      	ldrh	r3, [r7, #10]
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	f043 0301 	orr.w	r3, r3, #1
 8009db4:	b2da      	uxtb	r2, r3
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dbe:	6a3a      	ldr	r2, [r7, #32]
 8009dc0:	4906      	ldr	r1, [pc, #24]	@ (8009ddc <I2C_RequestMemoryRead+0x1cc>)
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 f886 	bl	8009ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d001      	beq.n	8009dd2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	e000      	b.n	8009dd4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009dd2:	2300      	movs	r3, #0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3718      	adds	r7, #24
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	00010002 	.word	0x00010002

08009de0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b084      	sub	sp, #16
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	603b      	str	r3, [r7, #0]
 8009dec:	4613      	mov	r3, r2
 8009dee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009df0:	e048      	b.n	8009e84 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df8:	d044      	beq.n	8009e84 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dfa:	f7fe fb35 	bl	8008468 <HAL_GetTick>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	1ad3      	subs	r3, r2, r3
 8009e04:	683a      	ldr	r2, [r7, #0]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d302      	bcc.n	8009e10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d139      	bne.n	8009e84 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	0c1b      	lsrs	r3, r3, #16
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d10d      	bne.n	8009e36 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	695b      	ldr	r3, [r3, #20]
 8009e20:	43da      	mvns	r2, r3
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	4013      	ands	r3, r2
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	bf0c      	ite	eq
 8009e2c:	2301      	moveq	r3, #1
 8009e2e:	2300      	movne	r3, #0
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	461a      	mov	r2, r3
 8009e34:	e00c      	b.n	8009e50 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	43da      	mvns	r2, r3
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	4013      	ands	r3, r2
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	bf0c      	ite	eq
 8009e48:	2301      	moveq	r3, #1
 8009e4a:	2300      	movne	r3, #0
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	461a      	mov	r2, r3
 8009e50:	79fb      	ldrb	r3, [r7, #7]
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d116      	bne.n	8009e84 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2220      	movs	r2, #32
 8009e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e70:	f043 0220 	orr.w	r2, r3, #32
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	e023      	b.n	8009ecc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	0c1b      	lsrs	r3, r3, #16
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d10d      	bne.n	8009eaa <I2C_WaitOnFlagUntilTimeout+0xca>
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	695b      	ldr	r3, [r3, #20]
 8009e94:	43da      	mvns	r2, r3
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	4013      	ands	r3, r2
 8009e9a:	b29b      	uxth	r3, r3
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	bf0c      	ite	eq
 8009ea0:	2301      	moveq	r3, #1
 8009ea2:	2300      	movne	r3, #0
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	e00c      	b.n	8009ec4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	43da      	mvns	r2, r3
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	bf0c      	ite	eq
 8009ebc:	2301      	moveq	r3, #1
 8009ebe:	2300      	movne	r3, #0
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	79fb      	ldrb	r3, [r7, #7]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d093      	beq.n	8009df2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	607a      	str	r2, [r7, #4]
 8009ee0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009ee2:	e071      	b.n	8009fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	695b      	ldr	r3, [r3, #20]
 8009eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009eee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ef2:	d123      	bne.n	8009f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f02:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009f0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2200      	movs	r2, #0
 8009f12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2220      	movs	r2, #32
 8009f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f28:	f043 0204 	orr.w	r2, r3, #4
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2200      	movs	r2, #0
 8009f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e067      	b.n	800a00c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f42:	d041      	beq.n	8009fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f44:	f7fe fa90 	bl	8008468 <HAL_GetTick>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	687a      	ldr	r2, [r7, #4]
 8009f50:	429a      	cmp	r2, r3
 8009f52:	d302      	bcc.n	8009f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d136      	bne.n	8009fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	0c1b      	lsrs	r3, r3, #16
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d10c      	bne.n	8009f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	43da      	mvns	r2, r3
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	4013      	ands	r3, r2
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	bf14      	ite	ne
 8009f76:	2301      	movne	r3, #1
 8009f78:	2300      	moveq	r3, #0
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	e00b      	b.n	8009f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	43da      	mvns	r2, r3
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	4013      	ands	r3, r2
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	bf14      	ite	ne
 8009f90:	2301      	movne	r3, #1
 8009f92:	2300      	moveq	r3, #0
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d016      	beq.n	8009fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2220      	movs	r2, #32
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fb4:	f043 0220 	orr.w	r2, r3, #32
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e021      	b.n	800a00c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	0c1b      	lsrs	r3, r3, #16
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d10c      	bne.n	8009fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	43da      	mvns	r2, r3
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	4013      	ands	r3, r2
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	bf14      	ite	ne
 8009fe4:	2301      	movne	r3, #1
 8009fe6:	2300      	moveq	r3, #0
 8009fe8:	b2db      	uxtb	r3, r3
 8009fea:	e00b      	b.n	800a004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	699b      	ldr	r3, [r3, #24]
 8009ff2:	43da      	mvns	r2, r3
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	bf14      	ite	ne
 8009ffe:	2301      	movne	r3, #1
 800a000:	2300      	moveq	r3, #0
 800a002:	b2db      	uxtb	r3, r3
 800a004:	2b00      	cmp	r3, #0
 800a006:	f47f af6d 	bne.w	8009ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a020:	e034      	b.n	800a08c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a022:	68f8      	ldr	r0, [r7, #12]
 800a024:	f000 f8e3 	bl	800a1ee <I2C_IsAcknowledgeFailed>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d001      	beq.n	800a032 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e034      	b.n	800a09c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a038:	d028      	beq.n	800a08c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a03a:	f7fe fa15 	bl	8008468 <HAL_GetTick>
 800a03e:	4602      	mov	r2, r0
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	1ad3      	subs	r3, r2, r3
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	429a      	cmp	r2, r3
 800a048:	d302      	bcc.n	800a050 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d11d      	bne.n	800a08c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	695b      	ldr	r3, [r3, #20]
 800a056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a05a:	2b80      	cmp	r3, #128	@ 0x80
 800a05c:	d016      	beq.n	800a08c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2200      	movs	r2, #0
 800a062:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2220      	movs	r2, #32
 800a068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2200      	movs	r2, #0
 800a070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a078:	f043 0220 	orr.w	r2, r3, #32
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	e007      	b.n	800a09c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	695b      	ldr	r3, [r3, #20]
 800a092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a096:	2b80      	cmp	r3, #128	@ 0x80
 800a098:	d1c3      	bne.n	800a022 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3710      	adds	r7, #16
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	60f8      	str	r0, [r7, #12]
 800a0ac:	60b9      	str	r1, [r7, #8]
 800a0ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a0b0:	e034      	b.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a0b2:	68f8      	ldr	r0, [r7, #12]
 800a0b4:	f000 f89b 	bl	800a1ee <I2C_IsAcknowledgeFailed>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d001      	beq.n	800a0c2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e034      	b.n	800a12c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c8:	d028      	beq.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0ca:	f7fe f9cd 	bl	8008468 <HAL_GetTick>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	1ad3      	subs	r3, r2, r3
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d302      	bcc.n	800a0e0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d11d      	bne.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	f003 0304 	and.w	r3, r3, #4
 800a0ea:	2b04      	cmp	r3, #4
 800a0ec:	d016      	beq.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2220      	movs	r2, #32
 800a0f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a108:	f043 0220 	orr.w	r2, r3, #32
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	e007      	b.n	800a12c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	695b      	ldr	r3, [r3, #20]
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b04      	cmp	r3, #4
 800a128:	d1c3      	bne.n	800a0b2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a140:	e049      	b.n	800a1d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	f003 0310 	and.w	r3, r3, #16
 800a14c:	2b10      	cmp	r3, #16
 800a14e:	d119      	bne.n	800a184 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f06f 0210 	mvn.w	r2, #16
 800a158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2220      	movs	r2, #32
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e030      	b.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a184:	f7fe f970 	bl	8008468 <HAL_GetTick>
 800a188:	4602      	mov	r2, r0
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	1ad3      	subs	r3, r2, r3
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	429a      	cmp	r2, r3
 800a192:	d302      	bcc.n	800a19a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d11d      	bne.n	800a1d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	695b      	ldr	r3, [r3, #20]
 800a1a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1a4:	2b40      	cmp	r3, #64	@ 0x40
 800a1a6:	d016      	beq.n	800a1d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	2220      	movs	r2, #32
 800a1b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1c2:	f043 0220 	orr.w	r2, r3, #32
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e007      	b.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	695b      	ldr	r3, [r3, #20]
 800a1dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1e0:	2b40      	cmp	r3, #64	@ 0x40
 800a1e2:	d1ae      	bne.n	800a142 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a1ee:	b480      	push	{r7}
 800a1f0:	b083      	sub	sp, #12
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	695b      	ldr	r3, [r3, #20]
 800a1fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a204:	d11b      	bne.n	800a23e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a20e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2220      	movs	r2, #32
 800a21a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a22a:	f043 0204 	orr.w	r2, r3, #4
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e000      	b.n	800a240 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr

0800a24c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	2b20      	cmp	r3, #32
 800a260:	d129      	bne.n	800a2b6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2224      	movs	r2, #36	@ 0x24
 800a266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f022 0201 	bic.w	r2, r2, #1
 800a278:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f022 0210 	bic.w	r2, r2, #16
 800a288:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	430a      	orrs	r2, r1
 800a298:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f042 0201 	orr.w	r2, r2, #1
 800a2a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2220      	movs	r2, #32
 800a2ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	e000      	b.n	800a2b8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800a2b6:	2302      	movs	r3, #2
  }
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	370c      	adds	r7, #12
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2d8:	b2db      	uxtb	r3, r3
 800a2da:	2b20      	cmp	r3, #32
 800a2dc:	d12a      	bne.n	800a334 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2224      	movs	r2, #36	@ 0x24
 800a2e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f022 0201 	bic.w	r2, r2, #1
 800a2f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fc:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a2fe:	89fb      	ldrh	r3, [r7, #14]
 800a300:	f023 030f 	bic.w	r3, r3, #15
 800a304:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	b29a      	uxth	r2, r3
 800a30a:	89fb      	ldrh	r3, [r7, #14]
 800a30c:	4313      	orrs	r3, r2
 800a30e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	89fa      	ldrh	r2, [r7, #14]
 800a316:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f042 0201 	orr.w	r2, r2, #1
 800a326:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2220      	movs	r2, #32
 800a32c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800a330:	2300      	movs	r3, #0
 800a332:	e000      	b.n	800a336 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a334:	2302      	movs	r3, #2
  }
}
 800a336:	4618      	mov	r0, r3
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
	...

0800a344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b086      	sub	sp, #24
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e267      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d075      	beq.n	800a44e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a362:	4b88      	ldr	r3, [pc, #544]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	f003 030c 	and.w	r3, r3, #12
 800a36a:	2b04      	cmp	r3, #4
 800a36c:	d00c      	beq.n	800a388 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a36e:	4b85      	ldr	r3, [pc, #532]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a376:	2b08      	cmp	r3, #8
 800a378:	d112      	bne.n	800a3a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a37a:	4b82      	ldr	r3, [pc, #520]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a37c:	685b      	ldr	r3, [r3, #4]
 800a37e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a386:	d10b      	bne.n	800a3a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a388:	4b7e      	ldr	r3, [pc, #504]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a390:	2b00      	cmp	r3, #0
 800a392:	d05b      	beq.n	800a44c <HAL_RCC_OscConfig+0x108>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d157      	bne.n	800a44c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e242      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3a8:	d106      	bne.n	800a3b8 <HAL_RCC_OscConfig+0x74>
 800a3aa:	4b76      	ldr	r3, [pc, #472]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a75      	ldr	r2, [pc, #468]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3b4:	6013      	str	r3, [r2, #0]
 800a3b6:	e01d      	b.n	800a3f4 <HAL_RCC_OscConfig+0xb0>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3c0:	d10c      	bne.n	800a3dc <HAL_RCC_OscConfig+0x98>
 800a3c2:	4b70      	ldr	r3, [pc, #448]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a6f      	ldr	r2, [pc, #444]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3cc:	6013      	str	r3, [r2, #0]
 800a3ce:	4b6d      	ldr	r3, [pc, #436]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4a6c      	ldr	r2, [pc, #432]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3d8:	6013      	str	r3, [r2, #0]
 800a3da:	e00b      	b.n	800a3f4 <HAL_RCC_OscConfig+0xb0>
 800a3dc:	4b69      	ldr	r3, [pc, #420]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a68      	ldr	r2, [pc, #416]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3e6:	6013      	str	r3, [r2, #0]
 800a3e8:	4b66      	ldr	r3, [pc, #408]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a65      	ldr	r2, [pc, #404]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a3ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d013      	beq.n	800a424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3fc:	f7fe f834 	bl	8008468 <HAL_GetTick>
 800a400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a402:	e008      	b.n	800a416 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a404:	f7fe f830 	bl	8008468 <HAL_GetTick>
 800a408:	4602      	mov	r2, r0
 800a40a:	693b      	ldr	r3, [r7, #16]
 800a40c:	1ad3      	subs	r3, r2, r3
 800a40e:	2b64      	cmp	r3, #100	@ 0x64
 800a410:	d901      	bls.n	800a416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a412:	2303      	movs	r3, #3
 800a414:	e207      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a416:	4b5b      	ldr	r3, [pc, #364]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d0f0      	beq.n	800a404 <HAL_RCC_OscConfig+0xc0>
 800a422:	e014      	b.n	800a44e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a424:	f7fe f820 	bl	8008468 <HAL_GetTick>
 800a428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a42a:	e008      	b.n	800a43e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a42c:	f7fe f81c 	bl	8008468 <HAL_GetTick>
 800a430:	4602      	mov	r2, r0
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	2b64      	cmp	r3, #100	@ 0x64
 800a438:	d901      	bls.n	800a43e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e1f3      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a43e:	4b51      	ldr	r3, [pc, #324]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d1f0      	bne.n	800a42c <HAL_RCC_OscConfig+0xe8>
 800a44a:	e000      	b.n	800a44e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a44c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f003 0302 	and.w	r3, r3, #2
 800a456:	2b00      	cmp	r3, #0
 800a458:	d063      	beq.n	800a522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a45a:	4b4a      	ldr	r3, [pc, #296]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a45c:	689b      	ldr	r3, [r3, #8]
 800a45e:	f003 030c 	and.w	r3, r3, #12
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00b      	beq.n	800a47e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a466:	4b47      	ldr	r3, [pc, #284]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a46e:	2b08      	cmp	r3, #8
 800a470:	d11c      	bne.n	800a4ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a472:	4b44      	ldr	r3, [pc, #272]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d116      	bne.n	800a4ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a47e:	4b41      	ldr	r3, [pc, #260]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f003 0302 	and.w	r3, r3, #2
 800a486:	2b00      	cmp	r3, #0
 800a488:	d005      	beq.n	800a496 <HAL_RCC_OscConfig+0x152>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	68db      	ldr	r3, [r3, #12]
 800a48e:	2b01      	cmp	r3, #1
 800a490:	d001      	beq.n	800a496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	e1c7      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a496:	4b3b      	ldr	r3, [pc, #236]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	691b      	ldr	r3, [r3, #16]
 800a4a2:	00db      	lsls	r3, r3, #3
 800a4a4:	4937      	ldr	r1, [pc, #220]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a4aa:	e03a      	b.n	800a522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	68db      	ldr	r3, [r3, #12]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d020      	beq.n	800a4f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a4b4:	4b34      	ldr	r3, [pc, #208]	@ (800a588 <HAL_RCC_OscConfig+0x244>)
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4ba:	f7fd ffd5 	bl	8008468 <HAL_GetTick>
 800a4be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4c0:	e008      	b.n	800a4d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4c2:	f7fd ffd1 	bl	8008468 <HAL_GetTick>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d901      	bls.n	800a4d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a4d0:	2303      	movs	r3, #3
 800a4d2:	e1a8      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4d4:	4b2b      	ldr	r3, [pc, #172]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f003 0302 	and.w	r3, r3, #2
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d0f0      	beq.n	800a4c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4e0:	4b28      	ldr	r3, [pc, #160]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	691b      	ldr	r3, [r3, #16]
 800a4ec:	00db      	lsls	r3, r3, #3
 800a4ee:	4925      	ldr	r1, [pc, #148]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	600b      	str	r3, [r1, #0]
 800a4f4:	e015      	b.n	800a522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4f6:	4b24      	ldr	r3, [pc, #144]	@ (800a588 <HAL_RCC_OscConfig+0x244>)
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4fc:	f7fd ffb4 	bl	8008468 <HAL_GetTick>
 800a500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a502:	e008      	b.n	800a516 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a504:	f7fd ffb0 	bl	8008468 <HAL_GetTick>
 800a508:	4602      	mov	r2, r0
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	2b02      	cmp	r3, #2
 800a510:	d901      	bls.n	800a516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a512:	2303      	movs	r3, #3
 800a514:	e187      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a516:	4b1b      	ldr	r3, [pc, #108]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0302 	and.w	r3, r3, #2
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1f0      	bne.n	800a504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 0308 	and.w	r3, r3, #8
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d036      	beq.n	800a59c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	695b      	ldr	r3, [r3, #20]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d016      	beq.n	800a564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a536:	4b15      	ldr	r3, [pc, #84]	@ (800a58c <HAL_RCC_OscConfig+0x248>)
 800a538:	2201      	movs	r2, #1
 800a53a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a53c:	f7fd ff94 	bl	8008468 <HAL_GetTick>
 800a540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a542:	e008      	b.n	800a556 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a544:	f7fd ff90 	bl	8008468 <HAL_GetTick>
 800a548:	4602      	mov	r2, r0
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	1ad3      	subs	r3, r2, r3
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d901      	bls.n	800a556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a552:	2303      	movs	r3, #3
 800a554:	e167      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a556:	4b0b      	ldr	r3, [pc, #44]	@ (800a584 <HAL_RCC_OscConfig+0x240>)
 800a558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a55a:	f003 0302 	and.w	r3, r3, #2
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d0f0      	beq.n	800a544 <HAL_RCC_OscConfig+0x200>
 800a562:	e01b      	b.n	800a59c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a564:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <HAL_RCC_OscConfig+0x248>)
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a56a:	f7fd ff7d 	bl	8008468 <HAL_GetTick>
 800a56e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a570:	e00e      	b.n	800a590 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a572:	f7fd ff79 	bl	8008468 <HAL_GetTick>
 800a576:	4602      	mov	r2, r0
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	1ad3      	subs	r3, r2, r3
 800a57c:	2b02      	cmp	r3, #2
 800a57e:	d907      	bls.n	800a590 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a580:	2303      	movs	r3, #3
 800a582:	e150      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
 800a584:	40023800 	.word	0x40023800
 800a588:	42470000 	.word	0x42470000
 800a58c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a590:	4b88      	ldr	r3, [pc, #544]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a594:	f003 0302 	and.w	r3, r3, #2
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1ea      	bne.n	800a572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 0304 	and.w	r3, r3, #4
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	f000 8097 	beq.w	800a6d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a5ae:	4b81      	ldr	r3, [pc, #516]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a5b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10f      	bne.n	800a5da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	60bb      	str	r3, [r7, #8]
 800a5be:	4b7d      	ldr	r3, [pc, #500]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a5c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5c2:	4a7c      	ldr	r2, [pc, #496]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a5c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5c8:	6413      	str	r3, [r2, #64]	@ 0x40
 800a5ca:	4b7a      	ldr	r3, [pc, #488]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5d2:	60bb      	str	r3, [r7, #8]
 800a5d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5da:	4b77      	ldr	r3, [pc, #476]	@ (800a7b8 <HAL_RCC_OscConfig+0x474>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d118      	bne.n	800a618 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a5e6:	4b74      	ldr	r3, [pc, #464]	@ (800a7b8 <HAL_RCC_OscConfig+0x474>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a73      	ldr	r2, [pc, #460]	@ (800a7b8 <HAL_RCC_OscConfig+0x474>)
 800a5ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a5f2:	f7fd ff39 	bl	8008468 <HAL_GetTick>
 800a5f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5f8:	e008      	b.n	800a60c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a5fa:	f7fd ff35 	bl	8008468 <HAL_GetTick>
 800a5fe:	4602      	mov	r2, r0
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	1ad3      	subs	r3, r2, r3
 800a604:	2b02      	cmp	r3, #2
 800a606:	d901      	bls.n	800a60c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a608:	2303      	movs	r3, #3
 800a60a:	e10c      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a60c:	4b6a      	ldr	r3, [pc, #424]	@ (800a7b8 <HAL_RCC_OscConfig+0x474>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a614:	2b00      	cmp	r3, #0
 800a616:	d0f0      	beq.n	800a5fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	689b      	ldr	r3, [r3, #8]
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d106      	bne.n	800a62e <HAL_RCC_OscConfig+0x2ea>
 800a620:	4b64      	ldr	r3, [pc, #400]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a624:	4a63      	ldr	r2, [pc, #396]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a626:	f043 0301 	orr.w	r3, r3, #1
 800a62a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a62c:	e01c      	b.n	800a668 <HAL_RCC_OscConfig+0x324>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	2b05      	cmp	r3, #5
 800a634:	d10c      	bne.n	800a650 <HAL_RCC_OscConfig+0x30c>
 800a636:	4b5f      	ldr	r3, [pc, #380]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a63a:	4a5e      	ldr	r2, [pc, #376]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a63c:	f043 0304 	orr.w	r3, r3, #4
 800a640:	6713      	str	r3, [r2, #112]	@ 0x70
 800a642:	4b5c      	ldr	r3, [pc, #368]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a646:	4a5b      	ldr	r2, [pc, #364]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a648:	f043 0301 	orr.w	r3, r3, #1
 800a64c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a64e:	e00b      	b.n	800a668 <HAL_RCC_OscConfig+0x324>
 800a650:	4b58      	ldr	r3, [pc, #352]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a654:	4a57      	ldr	r2, [pc, #348]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a656:	f023 0301 	bic.w	r3, r3, #1
 800a65a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a65c:	4b55      	ldr	r3, [pc, #340]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a65e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a660:	4a54      	ldr	r2, [pc, #336]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a662:	f023 0304 	bic.w	r3, r3, #4
 800a666:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d015      	beq.n	800a69c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a670:	f7fd fefa 	bl	8008468 <HAL_GetTick>
 800a674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a676:	e00a      	b.n	800a68e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a678:	f7fd fef6 	bl	8008468 <HAL_GetTick>
 800a67c:	4602      	mov	r2, r0
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	1ad3      	subs	r3, r2, r3
 800a682:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a686:	4293      	cmp	r3, r2
 800a688:	d901      	bls.n	800a68e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a68a:	2303      	movs	r3, #3
 800a68c:	e0cb      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a68e:	4b49      	ldr	r3, [pc, #292]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a692:	f003 0302 	and.w	r3, r3, #2
 800a696:	2b00      	cmp	r3, #0
 800a698:	d0ee      	beq.n	800a678 <HAL_RCC_OscConfig+0x334>
 800a69a:	e014      	b.n	800a6c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a69c:	f7fd fee4 	bl	8008468 <HAL_GetTick>
 800a6a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a6a2:	e00a      	b.n	800a6ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6a4:	f7fd fee0 	bl	8008468 <HAL_GetTick>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d901      	bls.n	800a6ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	e0b5      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a6ba:	4b3e      	ldr	r3, [pc, #248]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a6bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6be:	f003 0302 	and.w	r3, r3, #2
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d1ee      	bne.n	800a6a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a6c6:	7dfb      	ldrb	r3, [r7, #23]
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d105      	bne.n	800a6d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a6cc:	4b39      	ldr	r3, [pc, #228]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a6ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d0:	4a38      	ldr	r2, [pc, #224]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a6d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	699b      	ldr	r3, [r3, #24]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 80a1 	beq.w	800a824 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a6e2:	4b34      	ldr	r3, [pc, #208]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a6e4:	689b      	ldr	r3, [r3, #8]
 800a6e6:	f003 030c 	and.w	r3, r3, #12
 800a6ea:	2b08      	cmp	r3, #8
 800a6ec:	d05c      	beq.n	800a7a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	699b      	ldr	r3, [r3, #24]
 800a6f2:	2b02      	cmp	r3, #2
 800a6f4:	d141      	bne.n	800a77a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a6f6:	4b31      	ldr	r3, [pc, #196]	@ (800a7bc <HAL_RCC_OscConfig+0x478>)
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a6fc:	f7fd feb4 	bl	8008468 <HAL_GetTick>
 800a700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a702:	e008      	b.n	800a716 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a704:	f7fd feb0 	bl	8008468 <HAL_GetTick>
 800a708:	4602      	mov	r2, r0
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	1ad3      	subs	r3, r2, r3
 800a70e:	2b02      	cmp	r3, #2
 800a710:	d901      	bls.n	800a716 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a712:	2303      	movs	r3, #3
 800a714:	e087      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a716:	4b27      	ldr	r3, [pc, #156]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1f0      	bne.n	800a704 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	69da      	ldr	r2, [r3, #28]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6a1b      	ldr	r3, [r3, #32]
 800a72a:	431a      	orrs	r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a730:	019b      	lsls	r3, r3, #6
 800a732:	431a      	orrs	r2, r3
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a738:	085b      	lsrs	r3, r3, #1
 800a73a:	3b01      	subs	r3, #1
 800a73c:	041b      	lsls	r3, r3, #16
 800a73e:	431a      	orrs	r2, r3
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a744:	061b      	lsls	r3, r3, #24
 800a746:	491b      	ldr	r1, [pc, #108]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a748:	4313      	orrs	r3, r2
 800a74a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a74c:	4b1b      	ldr	r3, [pc, #108]	@ (800a7bc <HAL_RCC_OscConfig+0x478>)
 800a74e:	2201      	movs	r2, #1
 800a750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a752:	f7fd fe89 	bl	8008468 <HAL_GetTick>
 800a756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a758:	e008      	b.n	800a76c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a75a:	f7fd fe85 	bl	8008468 <HAL_GetTick>
 800a75e:	4602      	mov	r2, r0
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	1ad3      	subs	r3, r2, r3
 800a764:	2b02      	cmp	r3, #2
 800a766:	d901      	bls.n	800a76c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a768:	2303      	movs	r3, #3
 800a76a:	e05c      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a76c:	4b11      	ldr	r3, [pc, #68]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a774:	2b00      	cmp	r3, #0
 800a776:	d0f0      	beq.n	800a75a <HAL_RCC_OscConfig+0x416>
 800a778:	e054      	b.n	800a824 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a77a:	4b10      	ldr	r3, [pc, #64]	@ (800a7bc <HAL_RCC_OscConfig+0x478>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a780:	f7fd fe72 	bl	8008468 <HAL_GetTick>
 800a784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a786:	e008      	b.n	800a79a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a788:	f7fd fe6e 	bl	8008468 <HAL_GetTick>
 800a78c:	4602      	mov	r2, r0
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	1ad3      	subs	r3, r2, r3
 800a792:	2b02      	cmp	r3, #2
 800a794:	d901      	bls.n	800a79a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e045      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a79a:	4b06      	ldr	r3, [pc, #24]	@ (800a7b4 <HAL_RCC_OscConfig+0x470>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1f0      	bne.n	800a788 <HAL_RCC_OscConfig+0x444>
 800a7a6:	e03d      	b.n	800a824 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	699b      	ldr	r3, [r3, #24]
 800a7ac:	2b01      	cmp	r3, #1
 800a7ae:	d107      	bne.n	800a7c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e038      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
 800a7b4:	40023800 	.word	0x40023800
 800a7b8:	40007000 	.word	0x40007000
 800a7bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a7c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a830 <HAL_RCC_OscConfig+0x4ec>)
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	2b01      	cmp	r3, #1
 800a7cc:	d028      	beq.n	800a820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d121      	bne.n	800a820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d11a      	bne.n	800a820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a7ea:	68fa      	ldr	r2, [r7, #12]
 800a7ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a7f0:	4013      	ands	r3, r2
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a7f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d111      	bne.n	800a820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a806:	085b      	lsrs	r3, r3, #1
 800a808:	3b01      	subs	r3, #1
 800a80a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d107      	bne.n	800a820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d001      	beq.n	800a824 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	e000      	b.n	800a826 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a824:	2300      	movs	r3, #0
}
 800a826:	4618      	mov	r0, r3
 800a828:	3718      	adds	r7, #24
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	40023800 	.word	0x40023800

0800a834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d101      	bne.n	800a848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a844:	2301      	movs	r3, #1
 800a846:	e0cc      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a848:	4b68      	ldr	r3, [pc, #416]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f003 030f 	and.w	r3, r3, #15
 800a850:	683a      	ldr	r2, [r7, #0]
 800a852:	429a      	cmp	r2, r3
 800a854:	d90c      	bls.n	800a870 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a856:	4b65      	ldr	r3, [pc, #404]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a858:	683a      	ldr	r2, [r7, #0]
 800a85a:	b2d2      	uxtb	r2, r2
 800a85c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a85e:	4b63      	ldr	r3, [pc, #396]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 030f 	and.w	r3, r3, #15
 800a866:	683a      	ldr	r2, [r7, #0]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d001      	beq.n	800a870 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	e0b8      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f003 0302 	and.w	r3, r3, #2
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d020      	beq.n	800a8be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 0304 	and.w	r3, r3, #4
 800a884:	2b00      	cmp	r3, #0
 800a886:	d005      	beq.n	800a894 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a888:	4b59      	ldr	r3, [pc, #356]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a88a:	689b      	ldr	r3, [r3, #8]
 800a88c:	4a58      	ldr	r2, [pc, #352]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a88e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a892:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f003 0308 	and.w	r3, r3, #8
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d005      	beq.n	800a8ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a8a0:	4b53      	ldr	r3, [pc, #332]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	4a52      	ldr	r2, [pc, #328]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a8aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8ac:	4b50      	ldr	r3, [pc, #320]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8ae:	689b      	ldr	r3, [r3, #8]
 800a8b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	494d      	ldr	r1, [pc, #308]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f003 0301 	and.w	r3, r3, #1
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d044      	beq.n	800a954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d107      	bne.n	800a8e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a8d2:	4b47      	ldr	r3, [pc, #284]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d119      	bne.n	800a912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e07f      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	685b      	ldr	r3, [r3, #4]
 800a8e6:	2b02      	cmp	r3, #2
 800a8e8:	d003      	beq.n	800a8f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a8ee:	2b03      	cmp	r3, #3
 800a8f0:	d107      	bne.n	800a902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a8f2:	4b3f      	ldr	r3, [pc, #252]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d109      	bne.n	800a912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	e06f      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a902:	4b3b      	ldr	r3, [pc, #236]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f003 0302 	and.w	r3, r3, #2
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d101      	bne.n	800a912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a90e:	2301      	movs	r3, #1
 800a910:	e067      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a912:	4b37      	ldr	r3, [pc, #220]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a914:	689b      	ldr	r3, [r3, #8]
 800a916:	f023 0203 	bic.w	r2, r3, #3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	4934      	ldr	r1, [pc, #208]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a920:	4313      	orrs	r3, r2
 800a922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a924:	f7fd fda0 	bl	8008468 <HAL_GetTick>
 800a928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a92a:	e00a      	b.n	800a942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a92c:	f7fd fd9c 	bl	8008468 <HAL_GetTick>
 800a930:	4602      	mov	r2, r0
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d901      	bls.n	800a942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a93e:	2303      	movs	r3, #3
 800a940:	e04f      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a942:	4b2b      	ldr	r3, [pc, #172]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	f003 020c 	and.w	r2, r3, #12
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	685b      	ldr	r3, [r3, #4]
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	429a      	cmp	r2, r3
 800a952:	d1eb      	bne.n	800a92c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a954:	4b25      	ldr	r3, [pc, #148]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 030f 	and.w	r3, r3, #15
 800a95c:	683a      	ldr	r2, [r7, #0]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d20c      	bcs.n	800a97c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a962:	4b22      	ldr	r3, [pc, #136]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a964:	683a      	ldr	r2, [r7, #0]
 800a966:	b2d2      	uxtb	r2, r2
 800a968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a96a:	4b20      	ldr	r3, [pc, #128]	@ (800a9ec <HAL_RCC_ClockConfig+0x1b8>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f003 030f 	and.w	r3, r3, #15
 800a972:	683a      	ldr	r2, [r7, #0]
 800a974:	429a      	cmp	r2, r3
 800a976:	d001      	beq.n	800a97c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	e032      	b.n	800a9e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f003 0304 	and.w	r3, r3, #4
 800a984:	2b00      	cmp	r3, #0
 800a986:	d008      	beq.n	800a99a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a988:	4b19      	ldr	r3, [pc, #100]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	68db      	ldr	r3, [r3, #12]
 800a994:	4916      	ldr	r1, [pc, #88]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a996:	4313      	orrs	r3, r2
 800a998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f003 0308 	and.w	r3, r3, #8
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d009      	beq.n	800a9ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a9a6:	4b12      	ldr	r3, [pc, #72]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	691b      	ldr	r3, [r3, #16]
 800a9b2:	00db      	lsls	r3, r3, #3
 800a9b4:	490e      	ldr	r1, [pc, #56]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a9ba:	f000 f821 	bl	800aa00 <HAL_RCC_GetSysClockFreq>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f0 <HAL_RCC_ClockConfig+0x1bc>)
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	091b      	lsrs	r3, r3, #4
 800a9c6:	f003 030f 	and.w	r3, r3, #15
 800a9ca:	490a      	ldr	r1, [pc, #40]	@ (800a9f4 <HAL_RCC_ClockConfig+0x1c0>)
 800a9cc:	5ccb      	ldrb	r3, [r1, r3]
 800a9ce:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d2:	4a09      	ldr	r2, [pc, #36]	@ (800a9f8 <HAL_RCC_ClockConfig+0x1c4>)
 800a9d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a9d6:	4b09      	ldr	r3, [pc, #36]	@ (800a9fc <HAL_RCC_ClockConfig+0x1c8>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f7fd fd00 	bl	80083e0 <HAL_InitTick>

  return HAL_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	40023c00 	.word	0x40023c00
 800a9f0:	40023800 	.word	0x40023800
 800a9f4:	0800dcb0 	.word	0x0800dcb0
 800a9f8:	2000081c 	.word	0x2000081c
 800a9fc:	20000820 	.word	0x20000820

0800aa00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa04:	b090      	sub	sp, #64	@ 0x40
 800aa06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800aa10:	2300      	movs	r3, #0
 800aa12:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800aa14:	2300      	movs	r3, #0
 800aa16:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aa18:	4b59      	ldr	r3, [pc, #356]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	f003 030c 	and.w	r3, r3, #12
 800aa20:	2b08      	cmp	r3, #8
 800aa22:	d00d      	beq.n	800aa40 <HAL_RCC_GetSysClockFreq+0x40>
 800aa24:	2b08      	cmp	r3, #8
 800aa26:	f200 80a1 	bhi.w	800ab6c <HAL_RCC_GetSysClockFreq+0x16c>
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d002      	beq.n	800aa34 <HAL_RCC_GetSysClockFreq+0x34>
 800aa2e:	2b04      	cmp	r3, #4
 800aa30:	d003      	beq.n	800aa3a <HAL_RCC_GetSysClockFreq+0x3a>
 800aa32:	e09b      	b.n	800ab6c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aa34:	4b53      	ldr	r3, [pc, #332]	@ (800ab84 <HAL_RCC_GetSysClockFreq+0x184>)
 800aa36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800aa38:	e09b      	b.n	800ab72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aa3a:	4b53      	ldr	r3, [pc, #332]	@ (800ab88 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800aa3e:	e098      	b.n	800ab72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aa40:	4b4f      	ldr	r3, [pc, #316]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa42:	685b      	ldr	r3, [r3, #4]
 800aa44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa48:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800aa4a:	4b4d      	ldr	r3, [pc, #308]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d028      	beq.n	800aaa8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa56:	4b4a      	ldr	r3, [pc, #296]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	099b      	lsrs	r3, r3, #6
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	623b      	str	r3, [r7, #32]
 800aa60:	627a      	str	r2, [r7, #36]	@ 0x24
 800aa62:	6a3b      	ldr	r3, [r7, #32]
 800aa64:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800aa68:	2100      	movs	r1, #0
 800aa6a:	4b47      	ldr	r3, [pc, #284]	@ (800ab88 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa6c:	fb03 f201 	mul.w	r2, r3, r1
 800aa70:	2300      	movs	r3, #0
 800aa72:	fb00 f303 	mul.w	r3, r0, r3
 800aa76:	4413      	add	r3, r2
 800aa78:	4a43      	ldr	r2, [pc, #268]	@ (800ab88 <HAL_RCC_GetSysClockFreq+0x188>)
 800aa7a:	fba0 1202 	umull	r1, r2, r0, r2
 800aa7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa80:	460a      	mov	r2, r1
 800aa82:	62ba      	str	r2, [r7, #40]	@ 0x28
 800aa84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa86:	4413      	add	r3, r2
 800aa88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aa8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	61bb      	str	r3, [r7, #24]
 800aa90:	61fa      	str	r2, [r7, #28]
 800aa92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800aa9a:	f7f6 f8fd 	bl	8000c98 <__aeabi_uldivmod>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaa6:	e053      	b.n	800ab50 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aaa8:	4b35      	ldr	r3, [pc, #212]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	099b      	lsrs	r3, r3, #6
 800aaae:	2200      	movs	r2, #0
 800aab0:	613b      	str	r3, [r7, #16]
 800aab2:	617a      	str	r2, [r7, #20]
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800aaba:	f04f 0b00 	mov.w	fp, #0
 800aabe:	4652      	mov	r2, sl
 800aac0:	465b      	mov	r3, fp
 800aac2:	f04f 0000 	mov.w	r0, #0
 800aac6:	f04f 0100 	mov.w	r1, #0
 800aaca:	0159      	lsls	r1, r3, #5
 800aacc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aad0:	0150      	lsls	r0, r2, #5
 800aad2:	4602      	mov	r2, r0
 800aad4:	460b      	mov	r3, r1
 800aad6:	ebb2 080a 	subs.w	r8, r2, sl
 800aada:	eb63 090b 	sbc.w	r9, r3, fp
 800aade:	f04f 0200 	mov.w	r2, #0
 800aae2:	f04f 0300 	mov.w	r3, #0
 800aae6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800aaea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800aaee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800aaf2:	ebb2 0408 	subs.w	r4, r2, r8
 800aaf6:	eb63 0509 	sbc.w	r5, r3, r9
 800aafa:	f04f 0200 	mov.w	r2, #0
 800aafe:	f04f 0300 	mov.w	r3, #0
 800ab02:	00eb      	lsls	r3, r5, #3
 800ab04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ab08:	00e2      	lsls	r2, r4, #3
 800ab0a:	4614      	mov	r4, r2
 800ab0c:	461d      	mov	r5, r3
 800ab0e:	eb14 030a 	adds.w	r3, r4, sl
 800ab12:	603b      	str	r3, [r7, #0]
 800ab14:	eb45 030b 	adc.w	r3, r5, fp
 800ab18:	607b      	str	r3, [r7, #4]
 800ab1a:	f04f 0200 	mov.w	r2, #0
 800ab1e:	f04f 0300 	mov.w	r3, #0
 800ab22:	e9d7 4500 	ldrd	r4, r5, [r7]
 800ab26:	4629      	mov	r1, r5
 800ab28:	028b      	lsls	r3, r1, #10
 800ab2a:	4621      	mov	r1, r4
 800ab2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800ab30:	4621      	mov	r1, r4
 800ab32:	028a      	lsls	r2, r1, #10
 800ab34:	4610      	mov	r0, r2
 800ab36:	4619      	mov	r1, r3
 800ab38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	60bb      	str	r3, [r7, #8]
 800ab3e:	60fa      	str	r2, [r7, #12]
 800ab40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab44:	f7f6 f8a8 	bl	8000c98 <__aeabi_uldivmod>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800ab50:	4b0b      	ldr	r3, [pc, #44]	@ (800ab80 <HAL_RCC_GetSysClockFreq+0x180>)
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	0c1b      	lsrs	r3, r3, #16
 800ab56:	f003 0303 	and.w	r3, r3, #3
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	005b      	lsls	r3, r3, #1
 800ab5e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800ab60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ab62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab68:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800ab6a:	e002      	b.n	800ab72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ab6c:	4b05      	ldr	r3, [pc, #20]	@ (800ab84 <HAL_RCC_GetSysClockFreq+0x184>)
 800ab6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800ab70:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ab72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3740      	adds	r7, #64	@ 0x40
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab7e:	bf00      	nop
 800ab80:	40023800 	.word	0x40023800
 800ab84:	00f42400 	.word	0x00f42400
 800ab88:	017d7840 	.word	0x017d7840

0800ab8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ab90:	4b03      	ldr	r3, [pc, #12]	@ (800aba0 <HAL_RCC_GetHCLKFreq+0x14>)
 800ab92:	681b      	ldr	r3, [r3, #0]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	2000081c 	.word	0x2000081c

0800aba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800aba8:	f7ff fff0 	bl	800ab8c <HAL_RCC_GetHCLKFreq>
 800abac:	4602      	mov	r2, r0
 800abae:	4b05      	ldr	r3, [pc, #20]	@ (800abc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	0a9b      	lsrs	r3, r3, #10
 800abb4:	f003 0307 	and.w	r3, r3, #7
 800abb8:	4903      	ldr	r1, [pc, #12]	@ (800abc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800abba:	5ccb      	ldrb	r3, [r1, r3]
 800abbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	40023800 	.word	0x40023800
 800abc8:	0800dcc0 	.word	0x0800dcc0

0800abcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800abd0:	f7ff ffdc 	bl	800ab8c <HAL_RCC_GetHCLKFreq>
 800abd4:	4602      	mov	r2, r0
 800abd6:	4b05      	ldr	r3, [pc, #20]	@ (800abec <HAL_RCC_GetPCLK2Freq+0x20>)
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	0b5b      	lsrs	r3, r3, #13
 800abdc:	f003 0307 	and.w	r3, r3, #7
 800abe0:	4903      	ldr	r1, [pc, #12]	@ (800abf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800abe2:	5ccb      	ldrb	r3, [r1, r3]
 800abe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800abe8:	4618      	mov	r0, r3
 800abea:	bd80      	pop	{r7, pc}
 800abec:	40023800 	.word	0x40023800
 800abf0:	0800dcc0 	.word	0x0800dcc0

0800abf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d101      	bne.n	800ac06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ac02:	2301      	movs	r3, #1
 800ac04:	e07b      	b.n	800acfe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d108      	bne.n	800ac20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	685b      	ldr	r3, [r3, #4]
 800ac12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac16:	d009      	beq.n	800ac2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	61da      	str	r2, [r3, #28]
 800ac1e:	e005      	b.n	800ac2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2200      	movs	r2, #0
 800ac24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d106      	bne.n	800ac4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f7fd f8c4 	bl	8007dd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2202      	movs	r2, #2
 800ac50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ac74:	431a      	orrs	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac7e:	431a      	orrs	r2, r3
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	f003 0302 	and.w	r3, r3, #2
 800ac88:	431a      	orrs	r2, r3
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	695b      	ldr	r3, [r3, #20]
 800ac8e:	f003 0301 	and.w	r3, r3, #1
 800ac92:	431a      	orrs	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	699b      	ldr	r3, [r3, #24]
 800ac98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac9c:	431a      	orrs	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	69db      	ldr	r3, [r3, #28]
 800aca2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aca6:	431a      	orrs	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6a1b      	ldr	r3, [r3, #32]
 800acac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acb0:	ea42 0103 	orr.w	r1, r2, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	430a      	orrs	r2, r1
 800acc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	699b      	ldr	r3, [r3, #24]
 800acc8:	0c1b      	lsrs	r3, r3, #16
 800acca:	f003 0104 	and.w	r1, r3, #4
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd2:	f003 0210 	and.w	r2, r3, #16
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	430a      	orrs	r2, r1
 800acdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	69da      	ldr	r2, [r3, #28]
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800acec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2201      	movs	r2, #1
 800acf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800acfc:	2300      	movs	r3, #0
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3708      	adds	r7, #8
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}

0800ad06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad06:	b580      	push	{r7, lr}
 800ad08:	b088      	sub	sp, #32
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	60f8      	str	r0, [r7, #12]
 800ad0e:	60b9      	str	r1, [r7, #8]
 800ad10:	603b      	str	r3, [r7, #0]
 800ad12:	4613      	mov	r3, r2
 800ad14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad16:	f7fd fba7 	bl	8008468 <HAL_GetTick>
 800ad1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ad1c:	88fb      	ldrh	r3, [r7, #6]
 800ad1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d001      	beq.n	800ad30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ad2c:	2302      	movs	r3, #2
 800ad2e:	e12a      	b.n	800af86 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d002      	beq.n	800ad3c <HAL_SPI_Transmit+0x36>
 800ad36:	88fb      	ldrh	r3, [r7, #6]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d101      	bne.n	800ad40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e122      	b.n	800af86 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d101      	bne.n	800ad4e <HAL_SPI_Transmit+0x48>
 800ad4a:	2302      	movs	r3, #2
 800ad4c:	e11b      	b.n	800af86 <HAL_SPI_Transmit+0x280>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2201      	movs	r2, #1
 800ad52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2203      	movs	r2, #3
 800ad5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2200      	movs	r2, #0
 800ad62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	68ba      	ldr	r2, [r7, #8]
 800ad68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	88fa      	ldrh	r2, [r7, #6]
 800ad6e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	88fa      	ldrh	r2, [r7, #6]
 800ad74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2200      	movs	r2, #0
 800ad86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad9c:	d10f      	bne.n	800adbe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681a      	ldr	r2, [r3, #0]
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800adac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	681a      	ldr	r2, [r3, #0]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800adbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adc8:	2b40      	cmp	r3, #64	@ 0x40
 800adca:	d007      	beq.n	800addc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	68db      	ldr	r3, [r3, #12]
 800ade0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ade4:	d152      	bne.n	800ae8c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d002      	beq.n	800adf4 <HAL_SPI_Transmit+0xee>
 800adee:	8b7b      	ldrh	r3, [r7, #26]
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d145      	bne.n	800ae80 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adf8:	881a      	ldrh	r2, [r3, #0]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae04:	1c9a      	adds	r2, r3, #2
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	3b01      	subs	r3, #1
 800ae12:	b29a      	uxth	r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ae18:	e032      	b.n	800ae80 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	f003 0302 	and.w	r3, r3, #2
 800ae24:	2b02      	cmp	r3, #2
 800ae26:	d112      	bne.n	800ae4e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae2c:	881a      	ldrh	r2, [r3, #0]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae38:	1c9a      	adds	r2, r3, #2
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	3b01      	subs	r3, #1
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ae4c:	e018      	b.n	800ae80 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae4e:	f7fd fb0b 	bl	8008468 <HAL_GetTick>
 800ae52:	4602      	mov	r2, r0
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	1ad3      	subs	r3, r2, r3
 800ae58:	683a      	ldr	r2, [r7, #0]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d803      	bhi.n	800ae66 <HAL_SPI_Transmit+0x160>
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae64:	d102      	bne.n	800ae6c <HAL_SPI_Transmit+0x166>
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d109      	bne.n	800ae80 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2201      	movs	r2, #1
 800ae70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	e082      	b.n	800af86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1c7      	bne.n	800ae1a <HAL_SPI_Transmit+0x114>
 800ae8a:	e053      	b.n	800af34 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d002      	beq.n	800ae9a <HAL_SPI_Transmit+0x194>
 800ae94:	8b7b      	ldrh	r3, [r7, #26]
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d147      	bne.n	800af2a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	330c      	adds	r3, #12
 800aea4:	7812      	ldrb	r2, [r2, #0]
 800aea6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeac:	1c5a      	adds	r2, r3, #1
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800aec0:	e033      	b.n	800af2a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	689b      	ldr	r3, [r3, #8]
 800aec8:	f003 0302 	and.w	r3, r3, #2
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d113      	bne.n	800aef8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	330c      	adds	r3, #12
 800aeda:	7812      	ldrb	r2, [r2, #0]
 800aedc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	3b01      	subs	r3, #1
 800aef0:	b29a      	uxth	r2, r3
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	86da      	strh	r2, [r3, #54]	@ 0x36
 800aef6:	e018      	b.n	800af2a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aef8:	f7fd fab6 	bl	8008468 <HAL_GetTick>
 800aefc:	4602      	mov	r2, r0
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	683a      	ldr	r2, [r7, #0]
 800af04:	429a      	cmp	r2, r3
 800af06:	d803      	bhi.n	800af10 <HAL_SPI_Transmit+0x20a>
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af0e:	d102      	bne.n	800af16 <HAL_SPI_Transmit+0x210>
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d109      	bne.n	800af2a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2201      	movs	r2, #1
 800af1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2200      	movs	r2, #0
 800af22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800af26:	2303      	movs	r3, #3
 800af28:	e02d      	b.n	800af86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af2e:	b29b      	uxth	r3, r3
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1c6      	bne.n	800aec2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af34:	69fa      	ldr	r2, [r7, #28]
 800af36:	6839      	ldr	r1, [r7, #0]
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f000 fbd9 	bl	800b6f0 <SPI_EndRxTxTransaction>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d002      	beq.n	800af4a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2220      	movs	r2, #32
 800af48:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d10a      	bne.n	800af68 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800af52:	2300      	movs	r3, #0
 800af54:	617b      	str	r3, [r7, #20]
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	617b      	str	r3, [r7, #20]
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	689b      	ldr	r3, [r3, #8]
 800af64:	617b      	str	r3, [r7, #20]
 800af66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2200      	movs	r2, #0
 800af74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d001      	beq.n	800af84 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	e000      	b.n	800af86 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800af84:	2300      	movs	r3, #0
  }
}
 800af86:	4618      	mov	r0, r3
 800af88:	3720      	adds	r7, #32
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}

0800af8e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af8e:	b580      	push	{r7, lr}
 800af90:	b088      	sub	sp, #32
 800af92:	af02      	add	r7, sp, #8
 800af94:	60f8      	str	r0, [r7, #12]
 800af96:	60b9      	str	r1, [r7, #8]
 800af98:	603b      	str	r3, [r7, #0]
 800af9a:	4613      	mov	r3, r2
 800af9c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800afa4:	b2db      	uxtb	r3, r3
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d001      	beq.n	800afae <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800afaa:	2302      	movs	r3, #2
 800afac:	e104      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800afb6:	d112      	bne.n	800afde <HAL_SPI_Receive+0x50>
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d10e      	bne.n	800afde <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2204      	movs	r2, #4
 800afc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800afc8:	88fa      	ldrh	r2, [r7, #6]
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	4613      	mov	r3, r2
 800afd0:	68ba      	ldr	r2, [r7, #8]
 800afd2:	68b9      	ldr	r1, [r7, #8]
 800afd4:	68f8      	ldr	r0, [r7, #12]
 800afd6:	f000 f8f3 	bl	800b1c0 <HAL_SPI_TransmitReceive>
 800afda:	4603      	mov	r3, r0
 800afdc:	e0ec      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800afde:	f7fd fa43 	bl	8008468 <HAL_GetTick>
 800afe2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d002      	beq.n	800aff0 <HAL_SPI_Receive+0x62>
 800afea:	88fb      	ldrh	r3, [r7, #6]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d101      	bne.n	800aff4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	e0e1      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800affa:	2b01      	cmp	r3, #1
 800affc:	d101      	bne.n	800b002 <HAL_SPI_Receive+0x74>
 800affe:	2302      	movs	r3, #2
 800b000:	e0da      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	2201      	movs	r2, #1
 800b006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2204      	movs	r2, #4
 800b00e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	68ba      	ldr	r2, [r7, #8]
 800b01c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	88fa      	ldrh	r2, [r7, #6]
 800b022:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	88fa      	ldrh	r2, [r7, #6]
 800b028:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2200      	movs	r2, #0
 800b02e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2200      	movs	r2, #0
 800b034:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2200      	movs	r2, #0
 800b040:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2200      	movs	r2, #0
 800b046:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	689b      	ldr	r3, [r3, #8]
 800b04c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b050:	d10f      	bne.n	800b072 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	681a      	ldr	r2, [r3, #0]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b060:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	681a      	ldr	r2, [r3, #0]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b070:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b07c:	2b40      	cmp	r3, #64	@ 0x40
 800b07e:	d007      	beq.n	800b090 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b08e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d170      	bne.n	800b17a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b098:	e035      	b.n	800b106 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	689b      	ldr	r3, [r3, #8]
 800b0a0:	f003 0301 	and.w	r3, r3, #1
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d115      	bne.n	800b0d4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f103 020c 	add.w	r2, r3, #12
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0b4:	7812      	ldrb	r2, [r2, #0]
 800b0b6:	b2d2      	uxtb	r2, r2
 800b0b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0be:	1c5a      	adds	r2, r3, #1
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	3b01      	subs	r3, #1
 800b0cc:	b29a      	uxth	r2, r3
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b0d2:	e018      	b.n	800b106 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b0d4:	f7fd f9c8 	bl	8008468 <HAL_GetTick>
 800b0d8:	4602      	mov	r2, r0
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	1ad3      	subs	r3, r2, r3
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d803      	bhi.n	800b0ec <HAL_SPI_Receive+0x15e>
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ea:	d102      	bne.n	800b0f2 <HAL_SPI_Receive+0x164>
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d109      	bne.n	800b106 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b102:	2303      	movs	r3, #3
 800b104:	e058      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b10a:	b29b      	uxth	r3, r3
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1c4      	bne.n	800b09a <HAL_SPI_Receive+0x10c>
 800b110:	e038      	b.n	800b184 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	f003 0301 	and.w	r3, r3, #1
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	d113      	bne.n	800b148 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	68da      	ldr	r2, [r3, #12]
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b12a:	b292      	uxth	r2, r2
 800b12c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b132:	1c9a      	adds	r2, r3, #2
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b13c:	b29b      	uxth	r3, r3
 800b13e:	3b01      	subs	r3, #1
 800b140:	b29a      	uxth	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b146:	e018      	b.n	800b17a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b148:	f7fd f98e 	bl	8008468 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	683a      	ldr	r2, [r7, #0]
 800b154:	429a      	cmp	r2, r3
 800b156:	d803      	bhi.n	800b160 <HAL_SPI_Receive+0x1d2>
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b15e:	d102      	bne.n	800b166 <HAL_SPI_Receive+0x1d8>
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d109      	bne.n	800b17a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	2200      	movs	r2, #0
 800b172:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e01e      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b17e:	b29b      	uxth	r3, r3
 800b180:	2b00      	cmp	r3, #0
 800b182:	d1c6      	bne.n	800b112 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b184:	697a      	ldr	r2, [r7, #20]
 800b186:	6839      	ldr	r1, [r7, #0]
 800b188:	68f8      	ldr	r0, [r7, #12]
 800b18a:	f000 fa4b 	bl	800b624 <SPI_EndRxTransaction>
 800b18e:	4603      	mov	r3, r0
 800b190:	2b00      	cmp	r3, #0
 800b192:	d002      	beq.n	800b19a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2220      	movs	r2, #32
 800b198:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2201      	movs	r2, #1
 800b19e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d001      	beq.n	800b1b6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e000      	b.n	800b1b8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800b1b6:	2300      	movs	r3, #0
  }
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	3718      	adds	r7, #24
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b08a      	sub	sp, #40	@ 0x28
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	607a      	str	r2, [r7, #4]
 800b1cc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b1d2:	f7fd f949 	bl	8008468 <HAL_GetTick>
 800b1d6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1de:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b1e6:	887b      	ldrh	r3, [r7, #2]
 800b1e8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b1ea:	7ffb      	ldrb	r3, [r7, #31]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d00c      	beq.n	800b20a <HAL_SPI_TransmitReceive+0x4a>
 800b1f0:	69bb      	ldr	r3, [r7, #24]
 800b1f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b1f6:	d106      	bne.n	800b206 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	689b      	ldr	r3, [r3, #8]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d102      	bne.n	800b206 <HAL_SPI_TransmitReceive+0x46>
 800b200:	7ffb      	ldrb	r3, [r7, #31]
 800b202:	2b04      	cmp	r3, #4
 800b204:	d001      	beq.n	800b20a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800b206:	2302      	movs	r3, #2
 800b208:	e17f      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d005      	beq.n	800b21c <HAL_SPI_TransmitReceive+0x5c>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d002      	beq.n	800b21c <HAL_SPI_TransmitReceive+0x5c>
 800b216:	887b      	ldrh	r3, [r7, #2]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d101      	bne.n	800b220 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	e174      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b226:	2b01      	cmp	r3, #1
 800b228:	d101      	bne.n	800b22e <HAL_SPI_TransmitReceive+0x6e>
 800b22a:	2302      	movs	r3, #2
 800b22c:	e16d      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2201      	movs	r2, #1
 800b232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b04      	cmp	r3, #4
 800b240:	d003      	beq.n	800b24a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2205      	movs	r2, #5
 800b246:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2200      	movs	r2, #0
 800b24e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	887a      	ldrh	r2, [r7, #2]
 800b25a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	887a      	ldrh	r2, [r7, #2]
 800b260:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	68ba      	ldr	r2, [r7, #8]
 800b266:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	887a      	ldrh	r2, [r7, #2]
 800b26c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	887a      	ldrh	r2, [r7, #2]
 800b272:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2200      	movs	r2, #0
 800b278:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2200      	movs	r2, #0
 800b27e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b28a:	2b40      	cmp	r3, #64	@ 0x40
 800b28c:	d007      	beq.n	800b29e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b29c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b2a6:	d17e      	bne.n	800b3a6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <HAL_SPI_TransmitReceive+0xf6>
 800b2b0:	8afb      	ldrh	r3, [r7, #22]
 800b2b2:	2b01      	cmp	r3, #1
 800b2b4:	d16c      	bne.n	800b390 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2ba:	881a      	ldrh	r2, [r3, #0]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2c6:	1c9a      	adds	r2, r3, #2
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2d0:	b29b      	uxth	r3, r3
 800b2d2:	3b01      	subs	r3, #1
 800b2d4:	b29a      	uxth	r2, r3
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2da:	e059      	b.n	800b390 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	689b      	ldr	r3, [r3, #8]
 800b2e2:	f003 0302 	and.w	r3, r3, #2
 800b2e6:	2b02      	cmp	r3, #2
 800b2e8:	d11b      	bne.n	800b322 <HAL_SPI_TransmitReceive+0x162>
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d016      	beq.n	800b322 <HAL_SPI_TransmitReceive+0x162>
 800b2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d113      	bne.n	800b322 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2fe:	881a      	ldrh	r2, [r3, #0]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b30a:	1c9a      	adds	r2, r3, #2
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b314:	b29b      	uxth	r3, r3
 800b316:	3b01      	subs	r3, #1
 800b318:	b29a      	uxth	r2, r3
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b31e:	2300      	movs	r3, #0
 800b320:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	f003 0301 	and.w	r3, r3, #1
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d119      	bne.n	800b364 <HAL_SPI_TransmitReceive+0x1a4>
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b334:	b29b      	uxth	r3, r3
 800b336:	2b00      	cmp	r3, #0
 800b338:	d014      	beq.n	800b364 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68da      	ldr	r2, [r3, #12]
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b344:	b292      	uxth	r2, r2
 800b346:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b34c:	1c9a      	adds	r2, r3, #2
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b356:	b29b      	uxth	r3, r3
 800b358:	3b01      	subs	r3, #1
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b360:	2301      	movs	r3, #1
 800b362:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b364:	f7fd f880 	bl	8008468 <HAL_GetTick>
 800b368:	4602      	mov	r2, r0
 800b36a:	6a3b      	ldr	r3, [r7, #32]
 800b36c:	1ad3      	subs	r3, r2, r3
 800b36e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b370:	429a      	cmp	r2, r3
 800b372:	d80d      	bhi.n	800b390 <HAL_SPI_TransmitReceive+0x1d0>
 800b374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b37a:	d009      	beq.n	800b390 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2201      	movs	r2, #1
 800b380:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2200      	movs	r2, #0
 800b388:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b38c:	2303      	movs	r3, #3
 800b38e:	e0bc      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b394:	b29b      	uxth	r3, r3
 800b396:	2b00      	cmp	r3, #0
 800b398:	d1a0      	bne.n	800b2dc <HAL_SPI_TransmitReceive+0x11c>
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b39e:	b29b      	uxth	r3, r3
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d19b      	bne.n	800b2dc <HAL_SPI_TransmitReceive+0x11c>
 800b3a4:	e082      	b.n	800b4ac <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <HAL_SPI_TransmitReceive+0x1f4>
 800b3ae:	8afb      	ldrh	r3, [r7, #22]
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d171      	bne.n	800b498 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	330c      	adds	r3, #12
 800b3be:	7812      	ldrb	r2, [r2, #0]
 800b3c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3c6:	1c5a      	adds	r2, r3, #1
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	3b01      	subs	r3, #1
 800b3d4:	b29a      	uxth	r2, r3
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b3da:	e05d      	b.n	800b498 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	689b      	ldr	r3, [r3, #8]
 800b3e2:	f003 0302 	and.w	r3, r3, #2
 800b3e6:	2b02      	cmp	r3, #2
 800b3e8:	d11c      	bne.n	800b424 <HAL_SPI_TransmitReceive+0x264>
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d017      	beq.n	800b424 <HAL_SPI_TransmitReceive+0x264>
 800b3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d114      	bne.n	800b424 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	330c      	adds	r3, #12
 800b404:	7812      	ldrb	r2, [r2, #0]
 800b406:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b40c:	1c5a      	adds	r2, r3, #1
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b416:	b29b      	uxth	r3, r3
 800b418:	3b01      	subs	r3, #1
 800b41a:	b29a      	uxth	r2, r3
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b420:	2300      	movs	r3, #0
 800b422:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	f003 0301 	and.w	r3, r3, #1
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d119      	bne.n	800b466 <HAL_SPI_TransmitReceive+0x2a6>
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b436:	b29b      	uxth	r3, r3
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d014      	beq.n	800b466 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	68da      	ldr	r2, [r3, #12]
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b446:	b2d2      	uxtb	r2, r2
 800b448:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b44e:	1c5a      	adds	r2, r3, #1
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b458:	b29b      	uxth	r3, r3
 800b45a:	3b01      	subs	r3, #1
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b462:	2301      	movs	r3, #1
 800b464:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b466:	f7fc ffff 	bl	8008468 <HAL_GetTick>
 800b46a:	4602      	mov	r2, r0
 800b46c:	6a3b      	ldr	r3, [r7, #32]
 800b46e:	1ad3      	subs	r3, r2, r3
 800b470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b472:	429a      	cmp	r2, r3
 800b474:	d803      	bhi.n	800b47e <HAL_SPI_TransmitReceive+0x2be>
 800b476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47c:	d102      	bne.n	800b484 <HAL_SPI_TransmitReceive+0x2c4>
 800b47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b480:	2b00      	cmp	r3, #0
 800b482:	d109      	bne.n	800b498 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b494:	2303      	movs	r3, #3
 800b496:	e038      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d19c      	bne.n	800b3dc <HAL_SPI_TransmitReceive+0x21c>
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4a6:	b29b      	uxth	r3, r3
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d197      	bne.n	800b3dc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b4ac:	6a3a      	ldr	r2, [r7, #32]
 800b4ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b4b0:	68f8      	ldr	r0, [r7, #12]
 800b4b2:	f000 f91d 	bl	800b6f0 <SPI_EndRxTxTransaction>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d008      	beq.n	800b4ce <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	2220      	movs	r2, #32
 800b4c0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e01d      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	689b      	ldr	r3, [r3, #8]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10a      	bne.n	800b4ec <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	613b      	str	r3, [r7, #16]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	68db      	ldr	r3, [r3, #12]
 800b4e0:	613b      	str	r3, [r7, #16]
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	613b      	str	r3, [r7, #16]
 800b4ea:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b500:	2b00      	cmp	r3, #0
 800b502:	d001      	beq.n	800b508 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b504:	2301      	movs	r3, #1
 800b506:	e000      	b.n	800b50a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b508:	2300      	movs	r3, #0
  }
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3728      	adds	r7, #40	@ 0x28
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
	...

0800b514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b088      	sub	sp, #32
 800b518:	af00      	add	r7, sp, #0
 800b51a:	60f8      	str	r0, [r7, #12]
 800b51c:	60b9      	str	r1, [r7, #8]
 800b51e:	603b      	str	r3, [r7, #0]
 800b520:	4613      	mov	r3, r2
 800b522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b524:	f7fc ffa0 	bl	8008468 <HAL_GetTick>
 800b528:	4602      	mov	r2, r0
 800b52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52c:	1a9b      	subs	r3, r3, r2
 800b52e:	683a      	ldr	r2, [r7, #0]
 800b530:	4413      	add	r3, r2
 800b532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b534:	f7fc ff98 	bl	8008468 <HAL_GetTick>
 800b538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b53a:	4b39      	ldr	r3, [pc, #228]	@ (800b620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	015b      	lsls	r3, r3, #5
 800b540:	0d1b      	lsrs	r3, r3, #20
 800b542:	69fa      	ldr	r2, [r7, #28]
 800b544:	fb02 f303 	mul.w	r3, r2, r3
 800b548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b54a:	e054      	b.n	800b5f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b552:	d050      	beq.n	800b5f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b554:	f7fc ff88 	bl	8008468 <HAL_GetTick>
 800b558:	4602      	mov	r2, r0
 800b55a:	69bb      	ldr	r3, [r7, #24]
 800b55c:	1ad3      	subs	r3, r2, r3
 800b55e:	69fa      	ldr	r2, [r7, #28]
 800b560:	429a      	cmp	r2, r3
 800b562:	d902      	bls.n	800b56a <SPI_WaitFlagStateUntilTimeout+0x56>
 800b564:	69fb      	ldr	r3, [r7, #28]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d13d      	bne.n	800b5e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	685a      	ldr	r2, [r3, #4]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b582:	d111      	bne.n	800b5a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	689b      	ldr	r3, [r3, #8]
 800b588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b58c:	d004      	beq.n	800b598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b596:	d107      	bne.n	800b5a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	681a      	ldr	r2, [r3, #0]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b5a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b5b0:	d10f      	bne.n	800b5d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	681a      	ldr	r2, [r3, #0]
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b5c0:	601a      	str	r2, [r3, #0]
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	681a      	ldr	r2, [r3, #0]
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b5d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b5e2:	2303      	movs	r3, #3
 800b5e4:	e017      	b.n	800b616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d101      	bne.n	800b5f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	689a      	ldr	r2, [r3, #8]
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	4013      	ands	r3, r2
 800b600:	68ba      	ldr	r2, [r7, #8]
 800b602:	429a      	cmp	r2, r3
 800b604:	bf0c      	ite	eq
 800b606:	2301      	moveq	r3, #1
 800b608:	2300      	movne	r3, #0
 800b60a:	b2db      	uxtb	r3, r3
 800b60c:	461a      	mov	r2, r3
 800b60e:	79fb      	ldrb	r3, [r7, #7]
 800b610:	429a      	cmp	r2, r3
 800b612:	d19b      	bne.n	800b54c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b614:	2300      	movs	r3, #0
}
 800b616:	4618      	mov	r0, r3
 800b618:	3720      	adds	r7, #32
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	2000081c 	.word	0x2000081c

0800b624 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b086      	sub	sp, #24
 800b628:	af02      	add	r7, sp, #8
 800b62a:	60f8      	str	r0, [r7, #12]
 800b62c:	60b9      	str	r1, [r7, #8]
 800b62e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b638:	d111      	bne.n	800b65e <SPI_EndRxTransaction+0x3a>
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b642:	d004      	beq.n	800b64e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b64c:	d107      	bne.n	800b65e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b65c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b666:	d12a      	bne.n	800b6be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b670:	d012      	beq.n	800b698 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	2200      	movs	r2, #0
 800b67a:	2180      	movs	r1, #128	@ 0x80
 800b67c:	68f8      	ldr	r0, [r7, #12]
 800b67e:	f7ff ff49 	bl	800b514 <SPI_WaitFlagStateUntilTimeout>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d02d      	beq.n	800b6e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b68c:	f043 0220 	orr.w	r2, r3, #32
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b694:	2303      	movs	r3, #3
 800b696:	e026      	b.n	800b6e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	9300      	str	r3, [sp, #0]
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	f7ff ff36 	bl	800b514 <SPI_WaitFlagStateUntilTimeout>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d01a      	beq.n	800b6e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6b2:	f043 0220 	orr.w	r2, r3, #32
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b6ba:	2303      	movs	r3, #3
 800b6bc:	e013      	b.n	800b6e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	9300      	str	r3, [sp, #0]
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	2101      	movs	r1, #1
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f7ff ff23 	bl	800b514 <SPI_WaitFlagStateUntilTimeout>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d007      	beq.n	800b6e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6d8:	f043 0220 	orr.w	r2, r3, #32
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b6e0:	2303      	movs	r3, #3
 800b6e2:	e000      	b.n	800b6e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b6e4:	2300      	movs	r3, #0
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
	...

0800b6f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b088      	sub	sp, #32
 800b6f4:	af02      	add	r7, sp, #8
 800b6f6:	60f8      	str	r0, [r7, #12]
 800b6f8:	60b9      	str	r1, [r7, #8]
 800b6fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	9300      	str	r3, [sp, #0]
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	2201      	movs	r2, #1
 800b704:	2102      	movs	r1, #2
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f7ff ff04 	bl	800b514 <SPI_WaitFlagStateUntilTimeout>
 800b70c:	4603      	mov	r3, r0
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d007      	beq.n	800b722 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b716:	f043 0220 	orr.w	r2, r3, #32
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b71e:	2303      	movs	r3, #3
 800b720:	e032      	b.n	800b788 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b722:	4b1b      	ldr	r3, [pc, #108]	@ (800b790 <SPI_EndRxTxTransaction+0xa0>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	4a1b      	ldr	r2, [pc, #108]	@ (800b794 <SPI_EndRxTxTransaction+0xa4>)
 800b728:	fba2 2303 	umull	r2, r3, r2, r3
 800b72c:	0d5b      	lsrs	r3, r3, #21
 800b72e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b732:	fb02 f303 	mul.w	r3, r2, r3
 800b736:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b740:	d112      	bne.n	800b768 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	9300      	str	r3, [sp, #0]
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	2200      	movs	r2, #0
 800b74a:	2180      	movs	r1, #128	@ 0x80
 800b74c:	68f8      	ldr	r0, [r7, #12]
 800b74e:	f7ff fee1 	bl	800b514 <SPI_WaitFlagStateUntilTimeout>
 800b752:	4603      	mov	r3, r0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d016      	beq.n	800b786 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b75c:	f043 0220 	orr.w	r2, r3, #32
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b764:	2303      	movs	r3, #3
 800b766:	e00f      	b.n	800b788 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d00a      	beq.n	800b784 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	3b01      	subs	r3, #1
 800b772:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	689b      	ldr	r3, [r3, #8]
 800b77a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b77e:	2b80      	cmp	r3, #128	@ 0x80
 800b780:	d0f2      	beq.n	800b768 <SPI_EndRxTxTransaction+0x78>
 800b782:	e000      	b.n	800b786 <SPI_EndRxTxTransaction+0x96>
        break;
 800b784:	bf00      	nop
  }

  return HAL_OK;
 800b786:	2300      	movs	r3, #0
}
 800b788:	4618      	mov	r0, r3
 800b78a:	3718      	adds	r7, #24
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}
 800b790:	2000081c 	.word	0x2000081c
 800b794:	165e9f81 	.word	0x165e9f81

0800b798 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d101      	bne.n	800b7aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	e042      	b.n	800b830 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d106      	bne.n	800b7c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f7fc fc04 	bl	8007fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2224      	movs	r2, #36	@ 0x24
 800b7c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	68da      	ldr	r2, [r3, #12]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b7da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f000 fc85 	bl	800c0ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	691a      	ldr	r2, [r3, #16]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b7f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	695a      	ldr	r2, [r3, #20]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b800:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	68da      	ldr	r2, [r3, #12]
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b810:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2220      	movs	r2, #32
 800b81c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2220      	movs	r2, #32
 800b824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b82e:	2300      	movs	r3, #0
}
 800b830:	4618      	mov	r0, r3
 800b832:	3708      	adds	r7, #8
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}

0800b838 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b0ba      	sub	sp, #232	@ 0xe8
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	695b      	ldr	r3, [r3, #20]
 800b85a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b85e:	2300      	movs	r3, #0
 800b860:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b864:	2300      	movs	r3, #0
 800b866:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b86a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b86e:	f003 030f 	and.w	r3, r3, #15
 800b872:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b876:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10f      	bne.n	800b89e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b87e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b882:	f003 0320 	and.w	r3, r3, #32
 800b886:	2b00      	cmp	r3, #0
 800b888:	d009      	beq.n	800b89e <HAL_UART_IRQHandler+0x66>
 800b88a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b88e:	f003 0320 	and.w	r3, r3, #32
 800b892:	2b00      	cmp	r3, #0
 800b894:	d003      	beq.n	800b89e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f000 fb69 	bl	800bf6e <UART_Receive_IT>
      return;
 800b89c:	e25b      	b.n	800bd56 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b89e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 80de 	beq.w	800ba64 <HAL_UART_IRQHandler+0x22c>
 800b8a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b8ac:	f003 0301 	and.w	r3, r3, #1
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d106      	bne.n	800b8c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b8b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	f000 80d1 	beq.w	800ba64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b8c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8c6:	f003 0301 	and.w	r3, r3, #1
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d00b      	beq.n	800b8e6 <HAL_UART_IRQHandler+0xae>
 800b8ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d005      	beq.n	800b8e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8de:	f043 0201 	orr.w	r2, r3, #1
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b8e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8ea:	f003 0304 	and.w	r3, r3, #4
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d00b      	beq.n	800b90a <HAL_UART_IRQHandler+0xd2>
 800b8f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d005      	beq.n	800b90a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b902:	f043 0202 	orr.w	r2, r3, #2
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b90a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b90e:	f003 0302 	and.w	r3, r3, #2
 800b912:	2b00      	cmp	r3, #0
 800b914:	d00b      	beq.n	800b92e <HAL_UART_IRQHandler+0xf6>
 800b916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b91a:	f003 0301 	and.w	r3, r3, #1
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d005      	beq.n	800b92e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b926:	f043 0204 	orr.w	r2, r3, #4
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b932:	f003 0308 	and.w	r3, r3, #8
 800b936:	2b00      	cmp	r3, #0
 800b938:	d011      	beq.n	800b95e <HAL_UART_IRQHandler+0x126>
 800b93a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b93e:	f003 0320 	and.w	r3, r3, #32
 800b942:	2b00      	cmp	r3, #0
 800b944:	d105      	bne.n	800b952 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b94a:	f003 0301 	and.w	r3, r3, #1
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d005      	beq.n	800b95e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b956:	f043 0208 	orr.w	r2, r3, #8
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b962:	2b00      	cmp	r3, #0
 800b964:	f000 81f2 	beq.w	800bd4c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b96c:	f003 0320 	and.w	r3, r3, #32
 800b970:	2b00      	cmp	r3, #0
 800b972:	d008      	beq.n	800b986 <HAL_UART_IRQHandler+0x14e>
 800b974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b978:	f003 0320 	and.w	r3, r3, #32
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d002      	beq.n	800b986 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f000 faf4 	bl	800bf6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	695b      	ldr	r3, [r3, #20]
 800b98c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b990:	2b40      	cmp	r3, #64	@ 0x40
 800b992:	bf0c      	ite	eq
 800b994:	2301      	moveq	r3, #1
 800b996:	2300      	movne	r3, #0
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9a2:	f003 0308 	and.w	r3, r3, #8
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d103      	bne.n	800b9b2 <HAL_UART_IRQHandler+0x17a>
 800b9aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d04f      	beq.n	800ba52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f9fc 	bl	800bdb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	695b      	ldr	r3, [r3, #20]
 800b9be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9c2:	2b40      	cmp	r3, #64	@ 0x40
 800b9c4:	d141      	bne.n	800ba4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	3314      	adds	r3, #20
 800b9cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b9d4:	e853 3f00 	ldrex	r3, [r3]
 800b9d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b9dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b9e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	3314      	adds	r3, #20
 800b9ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b9f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b9f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b9fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ba02:	e841 2300 	strex	r3, r2, [r1]
 800ba06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ba0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1d9      	bne.n	800b9c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d013      	beq.n	800ba42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba1e:	4a7e      	ldr	r2, [pc, #504]	@ (800bc18 <HAL_UART_IRQHandler+0x3e0>)
 800ba20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba26:	4618      	mov	r0, r3
 800ba28:	f7fd fa03 	bl	8008e32 <HAL_DMA_Abort_IT>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d016      	beq.n	800ba60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ba3c:	4610      	mov	r0, r2
 800ba3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba40:	e00e      	b.n	800ba60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 f99e 	bl	800bd84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba48:	e00a      	b.n	800ba60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 f99a 	bl	800bd84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba50:	e006      	b.n	800ba60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 f996 	bl	800bd84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ba5e:	e175      	b.n	800bd4c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba60:	bf00      	nop
    return;
 800ba62:	e173      	b.n	800bd4c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	f040 814f 	bne.w	800bd0c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ba6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba72:	f003 0310 	and.w	r3, r3, #16
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	f000 8148 	beq.w	800bd0c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ba7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba80:	f003 0310 	and.w	r3, r3, #16
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 8141 	beq.w	800bd0c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	60bb      	str	r3, [r7, #8]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	60bb      	str	r3, [r7, #8]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	685b      	ldr	r3, [r3, #4]
 800ba9c:	60bb      	str	r3, [r7, #8]
 800ba9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	695b      	ldr	r3, [r3, #20]
 800baa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baaa:	2b40      	cmp	r3, #64	@ 0x40
 800baac:	f040 80b6 	bne.w	800bc1c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800babc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f000 8145 	beq.w	800bd50 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800baca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bace:	429a      	cmp	r2, r3
 800bad0:	f080 813e 	bcs.w	800bd50 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bada:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bae0:	69db      	ldr	r3, [r3, #28]
 800bae2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bae6:	f000 8088 	beq.w	800bbfa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	330c      	adds	r3, #12
 800baf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800baf8:	e853 3f00 	ldrex	r3, [r3]
 800bafc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bb00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bb04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	330c      	adds	r3, #12
 800bb12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bb16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bb1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bb22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bb26:	e841 2300 	strex	r3, r2, [r1]
 800bb2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bb2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d1d9      	bne.n	800baea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	3314      	adds	r3, #20
 800bb3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb40:	e853 3f00 	ldrex	r3, [r3]
 800bb44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bb46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb48:	f023 0301 	bic.w	r3, r3, #1
 800bb4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	3314      	adds	r3, #20
 800bb56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bb5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bb5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bb62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bb66:	e841 2300 	strex	r3, r2, [r1]
 800bb6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bb6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d1e1      	bne.n	800bb36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	3314      	adds	r3, #20
 800bb78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb7c:	e853 3f00 	ldrex	r3, [r3]
 800bb80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bb82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	3314      	adds	r3, #20
 800bb92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bb96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bb98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bb9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bb9e:	e841 2300 	strex	r3, r2, [r1]
 800bba2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bba4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d1e3      	bne.n	800bb72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2220      	movs	r2, #32
 800bbae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	330c      	adds	r3, #12
 800bbbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbc2:	e853 3f00 	ldrex	r3, [r3]
 800bbc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bbc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbca:	f023 0310 	bic.w	r3, r3, #16
 800bbce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	330c      	adds	r3, #12
 800bbd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bbdc:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bbde:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbe0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bbe2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bbe4:	e841 2300 	strex	r3, r2, [r1]
 800bbe8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bbea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d1e3      	bne.n	800bbb8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7fd f8ac 	bl	8008d52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2202      	movs	r2, #2
 800bbfe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc08:	b29b      	uxth	r3, r3
 800bc0a:	1ad3      	subs	r3, r2, r3
 800bc0c:	b29b      	uxth	r3, r3
 800bc0e:	4619      	mov	r1, r3
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 f8c1 	bl	800bd98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bc16:	e09b      	b.n	800bd50 <HAL_UART_IRQHandler+0x518>
 800bc18:	0800be77 	.word	0x0800be77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc24:	b29b      	uxth	r3, r3
 800bc26:	1ad3      	subs	r3, r2, r3
 800bc28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc30:	b29b      	uxth	r3, r3
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	f000 808e 	beq.w	800bd54 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800bc38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	f000 8089 	beq.w	800bd54 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	330c      	adds	r3, #12
 800bc48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc4c:	e853 3f00 	ldrex	r3, [r3]
 800bc50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bc52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	330c      	adds	r3, #12
 800bc62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bc66:	647a      	str	r2, [r7, #68]	@ 0x44
 800bc68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bc6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc6e:	e841 2300 	strex	r3, r2, [r1]
 800bc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d1e3      	bne.n	800bc42 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	3314      	adds	r3, #20
 800bc80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc84:	e853 3f00 	ldrex	r3, [r3]
 800bc88:	623b      	str	r3, [r7, #32]
   return(result);
 800bc8a:	6a3b      	ldr	r3, [r7, #32]
 800bc8c:	f023 0301 	bic.w	r3, r3, #1
 800bc90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	3314      	adds	r3, #20
 800bc9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bc9e:	633a      	str	r2, [r7, #48]	@ 0x30
 800bca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bca2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bca6:	e841 2300 	strex	r3, r2, [r1]
 800bcaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bcac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1e3      	bne.n	800bc7a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2220      	movs	r2, #32
 800bcb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	330c      	adds	r3, #12
 800bcc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	e853 3f00 	ldrex	r3, [r3]
 800bcce:	60fb      	str	r3, [r7, #12]
   return(result);
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f023 0310 	bic.w	r3, r3, #16
 800bcd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	330c      	adds	r3, #12
 800bce0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bce4:	61fa      	str	r2, [r7, #28]
 800bce6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce8:	69b9      	ldr	r1, [r7, #24]
 800bcea:	69fa      	ldr	r2, [r7, #28]
 800bcec:	e841 2300 	strex	r3, r2, [r1]
 800bcf0:	617b      	str	r3, [r7, #20]
   return(result);
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d1e3      	bne.n	800bcc0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bcfe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bd02:	4619      	mov	r1, r3
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 f847 	bl	800bd98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bd0a:	e023      	b.n	800bd54 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bd0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d009      	beq.n	800bd2c <HAL_UART_IRQHandler+0x4f4>
 800bd18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d003      	beq.n	800bd2c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f8ba 	bl	800be9e <UART_Transmit_IT>
    return;
 800bd2a:	e014      	b.n	800bd56 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bd2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d00e      	beq.n	800bd56 <HAL_UART_IRQHandler+0x51e>
 800bd38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d008      	beq.n	800bd56 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f000 f8fa 	bl	800bf3e <UART_EndTransmit_IT>
    return;
 800bd4a:	e004      	b.n	800bd56 <HAL_UART_IRQHandler+0x51e>
    return;
 800bd4c:	bf00      	nop
 800bd4e:	e002      	b.n	800bd56 <HAL_UART_IRQHandler+0x51e>
      return;
 800bd50:	bf00      	nop
 800bd52:	e000      	b.n	800bd56 <HAL_UART_IRQHandler+0x51e>
      return;
 800bd54:	bf00      	nop
  }
}
 800bd56:	37e8      	adds	r7, #232	@ 0xe8
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bd5c:	b480      	push	{r7}
 800bd5e:	b083      	sub	sp, #12
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bd64:	bf00      	nop
 800bd66:	370c      	adds	r7, #12
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6e:	4770      	bx	lr

0800bd70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800bd78:	bf00      	nop
 800bd7a:	370c      	adds	r7, #12
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd82:	4770      	bx	lr

0800bd84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bd84:	b480      	push	{r7}
 800bd86:	b083      	sub	sp, #12
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bd8c:	bf00      	nop
 800bd8e:	370c      	adds	r7, #12
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr

0800bd98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
 800bda0:	460b      	mov	r3, r1
 800bda2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b095      	sub	sp, #84	@ 0x54
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	330c      	adds	r3, #12
 800bdbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc2:	e853 3f00 	ldrex	r3, [r3]
 800bdc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bdce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	330c      	adds	r3, #12
 800bdd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bdd8:	643a      	str	r2, [r7, #64]	@ 0x40
 800bdda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bddc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bdde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bde0:	e841 2300 	strex	r3, r2, [r1]
 800bde4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1e5      	bne.n	800bdb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	3314      	adds	r3, #20
 800bdf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf4:	6a3b      	ldr	r3, [r7, #32]
 800bdf6:	e853 3f00 	ldrex	r3, [r3]
 800bdfa:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdfc:	69fb      	ldr	r3, [r7, #28]
 800bdfe:	f023 0301 	bic.w	r3, r3, #1
 800be02:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	3314      	adds	r3, #20
 800be0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800be0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800be0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800be12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be14:	e841 2300 	strex	r3, r2, [r1]
 800be18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800be1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1e5      	bne.n	800bdec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be24:	2b01      	cmp	r3, #1
 800be26:	d119      	bne.n	800be5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	330c      	adds	r3, #12
 800be2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	e853 3f00 	ldrex	r3, [r3]
 800be36:	60bb      	str	r3, [r7, #8]
   return(result);
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	f023 0310 	bic.w	r3, r3, #16
 800be3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	330c      	adds	r3, #12
 800be46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be48:	61ba      	str	r2, [r7, #24]
 800be4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be4c:	6979      	ldr	r1, [r7, #20]
 800be4e:	69ba      	ldr	r2, [r7, #24]
 800be50:	e841 2300 	strex	r3, r2, [r1]
 800be54:	613b      	str	r3, [r7, #16]
   return(result);
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d1e5      	bne.n	800be28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2220      	movs	r2, #32
 800be60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2200      	movs	r2, #0
 800be68:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800be6a:	bf00      	nop
 800be6c:	3754      	adds	r7, #84	@ 0x54
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr

0800be76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be76:	b580      	push	{r7, lr}
 800be78:	b084      	sub	sp, #16
 800be7a:	af00      	add	r7, sp, #0
 800be7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	2200      	movs	r2, #0
 800be8e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800be90:	68f8      	ldr	r0, [r7, #12]
 800be92:	f7ff ff77 	bl	800bd84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be96:	bf00      	nop
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800be9e:	b480      	push	{r7}
 800bea0:	b085      	sub	sp, #20
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b21      	cmp	r3, #33	@ 0x21
 800beb0:	d13e      	bne.n	800bf30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beba:	d114      	bne.n	800bee6 <UART_Transmit_IT+0x48>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	691b      	ldr	r3, [r3, #16]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d110      	bne.n	800bee6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6a1b      	ldr	r3, [r3, #32]
 800bec8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	881b      	ldrh	r3, [r3, #0]
 800bece:	461a      	mov	r2, r3
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bed8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6a1b      	ldr	r3, [r3, #32]
 800bede:	1c9a      	adds	r2, r3, #2
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	621a      	str	r2, [r3, #32]
 800bee4:	e008      	b.n	800bef8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a1b      	ldr	r3, [r3, #32]
 800beea:	1c59      	adds	r1, r3, #1
 800beec:	687a      	ldr	r2, [r7, #4]
 800beee:	6211      	str	r1, [r2, #32]
 800bef0:	781a      	ldrb	r2, [r3, #0]
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800befc:	b29b      	uxth	r3, r3
 800befe:	3b01      	subs	r3, #1
 800bf00:	b29b      	uxth	r3, r3
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	4619      	mov	r1, r3
 800bf06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d10f      	bne.n	800bf2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	68da      	ldr	r2, [r3, #12]
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bf1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	68da      	ldr	r2, [r3, #12]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bf2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	e000      	b.n	800bf32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bf30:	2302      	movs	r3, #2
  }
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3714      	adds	r7, #20
 800bf36:	46bd      	mov	sp, r7
 800bf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3c:	4770      	bx	lr

0800bf3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bf3e:	b580      	push	{r7, lr}
 800bf40:	b082      	sub	sp, #8
 800bf42:	af00      	add	r7, sp, #0
 800bf44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	68da      	ldr	r2, [r3, #12]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2220      	movs	r2, #32
 800bf5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bf5e:	6878      	ldr	r0, [r7, #4]
 800bf60:	f7ff fefc 	bl	800bd5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bf64:	2300      	movs	r3, #0
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3708      	adds	r7, #8
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}

0800bf6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bf6e:	b580      	push	{r7, lr}
 800bf70:	b08c      	sub	sp, #48	@ 0x30
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bf7c:	b2db      	uxtb	r3, r3
 800bf7e:	2b22      	cmp	r3, #34	@ 0x22
 800bf80:	f040 80ae 	bne.w	800c0e0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf8c:	d117      	bne.n	800bfbe <UART_Receive_IT+0x50>
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	691b      	ldr	r3, [r3, #16]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d113      	bne.n	800bfbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800bf96:	2300      	movs	r3, #0
 800bf98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfb6:	1c9a      	adds	r2, r3, #2
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	629a      	str	r2, [r3, #40]	@ 0x28
 800bfbc:	e026      	b.n	800c00c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	689b      	ldr	r3, [r3, #8]
 800bfcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bfd0:	d007      	beq.n	800bfe2 <UART_Receive_IT+0x74>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	689b      	ldr	r3, [r3, #8]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d10a      	bne.n	800bff0 <UART_Receive_IT+0x82>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	691b      	ldr	r3, [r3, #16]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d106      	bne.n	800bff0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	685b      	ldr	r3, [r3, #4]
 800bfe8:	b2da      	uxtb	r2, r3
 800bfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfec:	701a      	strb	r2, [r3, #0]
 800bfee:	e008      	b.n	800c002 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bffc:	b2da      	uxtb	r2, r3
 800bffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c000:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c006:	1c5a      	adds	r2, r3, #1
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c010:	b29b      	uxth	r3, r3
 800c012:	3b01      	subs	r3, #1
 800c014:	b29b      	uxth	r3, r3
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	4619      	mov	r1, r3
 800c01a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d15d      	bne.n	800c0dc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	68da      	ldr	r2, [r3, #12]
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f022 0220 	bic.w	r2, r2, #32
 800c02e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	68da      	ldr	r2, [r3, #12]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c03e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	695a      	ldr	r2, [r3, #20]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f022 0201 	bic.w	r2, r2, #1
 800c04e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2220      	movs	r2, #32
 800c054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2200      	movs	r2, #0
 800c05c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c062:	2b01      	cmp	r3, #1
 800c064:	d135      	bne.n	800c0d2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2200      	movs	r2, #0
 800c06a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	330c      	adds	r3, #12
 800c072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c074:	697b      	ldr	r3, [r7, #20]
 800c076:	e853 3f00 	ldrex	r3, [r3]
 800c07a:	613b      	str	r3, [r7, #16]
   return(result);
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	f023 0310 	bic.w	r3, r3, #16
 800c082:	627b      	str	r3, [r7, #36]	@ 0x24
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	330c      	adds	r3, #12
 800c08a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c08c:	623a      	str	r2, [r7, #32]
 800c08e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c090:	69f9      	ldr	r1, [r7, #28]
 800c092:	6a3a      	ldr	r2, [r7, #32]
 800c094:	e841 2300 	strex	r3, r2, [r1]
 800c098:	61bb      	str	r3, [r7, #24]
   return(result);
 800c09a:	69bb      	ldr	r3, [r7, #24]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1e5      	bne.n	800c06c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f003 0310 	and.w	r3, r3, #16
 800c0aa:	2b10      	cmp	r3, #16
 800c0ac:	d10a      	bne.n	800c0c4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	60fb      	str	r3, [r7, #12]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	60fb      	str	r3, [r7, #12]
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	60fb      	str	r3, [r7, #12]
 800c0c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff fe64 	bl	800bd98 <HAL_UARTEx_RxEventCallback>
 800c0d0:	e002      	b.n	800c0d8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7ff fe4c 	bl	800bd70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c0d8:	2300      	movs	r3, #0
 800c0da:	e002      	b.n	800c0e2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	e000      	b.n	800c0e2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c0e0:	2302      	movs	r3, #2
  }
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3730      	adds	r7, #48	@ 0x30
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
	...

0800c0ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c0ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c0f0:	b0c0      	sub	sp, #256	@ 0x100
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c0f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	691b      	ldr	r3, [r3, #16]
 800c100:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c108:	68d9      	ldr	r1, [r3, #12]
 800c10a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	ea40 0301 	orr.w	r3, r0, r1
 800c114:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c11a:	689a      	ldr	r2, [r3, #8]
 800c11c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c120:	691b      	ldr	r3, [r3, #16]
 800c122:	431a      	orrs	r2, r3
 800c124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c128:	695b      	ldr	r3, [r3, #20]
 800c12a:	431a      	orrs	r2, r3
 800c12c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c130:	69db      	ldr	r3, [r3, #28]
 800c132:	4313      	orrs	r3, r2
 800c134:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	68db      	ldr	r3, [r3, #12]
 800c140:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c144:	f021 010c 	bic.w	r1, r1, #12
 800c148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c152:	430b      	orrs	r3, r1
 800c154:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	695b      	ldr	r3, [r3, #20]
 800c15e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c166:	6999      	ldr	r1, [r3, #24]
 800c168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	ea40 0301 	orr.w	r3, r0, r1
 800c172:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c178:	681a      	ldr	r2, [r3, #0]
 800c17a:	4b8f      	ldr	r3, [pc, #572]	@ (800c3b8 <UART_SetConfig+0x2cc>)
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d005      	beq.n	800c18c <UART_SetConfig+0xa0>
 800c180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	4b8d      	ldr	r3, [pc, #564]	@ (800c3bc <UART_SetConfig+0x2d0>)
 800c188:	429a      	cmp	r2, r3
 800c18a:	d104      	bne.n	800c196 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c18c:	f7fe fd1e 	bl	800abcc <HAL_RCC_GetPCLK2Freq>
 800c190:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c194:	e003      	b.n	800c19e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c196:	f7fe fd05 	bl	800aba4 <HAL_RCC_GetPCLK1Freq>
 800c19a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c19e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c1a2:	69db      	ldr	r3, [r3, #28]
 800c1a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1a8:	f040 810c 	bne.w	800c3c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c1ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c1b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c1ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c1be:	4622      	mov	r2, r4
 800c1c0:	462b      	mov	r3, r5
 800c1c2:	1891      	adds	r1, r2, r2
 800c1c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c1c6:	415b      	adcs	r3, r3
 800c1c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c1ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c1ce:	4621      	mov	r1, r4
 800c1d0:	eb12 0801 	adds.w	r8, r2, r1
 800c1d4:	4629      	mov	r1, r5
 800c1d6:	eb43 0901 	adc.w	r9, r3, r1
 800c1da:	f04f 0200 	mov.w	r2, #0
 800c1de:	f04f 0300 	mov.w	r3, #0
 800c1e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c1e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c1ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c1ee:	4690      	mov	r8, r2
 800c1f0:	4699      	mov	r9, r3
 800c1f2:	4623      	mov	r3, r4
 800c1f4:	eb18 0303 	adds.w	r3, r8, r3
 800c1f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c1fc:	462b      	mov	r3, r5
 800c1fe:	eb49 0303 	adc.w	r3, r9, r3
 800c202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	2200      	movs	r2, #0
 800c20e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c212:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c21a:	460b      	mov	r3, r1
 800c21c:	18db      	adds	r3, r3, r3
 800c21e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c220:	4613      	mov	r3, r2
 800c222:	eb42 0303 	adc.w	r3, r2, r3
 800c226:	657b      	str	r3, [r7, #84]	@ 0x54
 800c228:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c22c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c230:	f7f4 fd32 	bl	8000c98 <__aeabi_uldivmod>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	4b61      	ldr	r3, [pc, #388]	@ (800c3c0 <UART_SetConfig+0x2d4>)
 800c23a:	fba3 2302 	umull	r2, r3, r3, r2
 800c23e:	095b      	lsrs	r3, r3, #5
 800c240:	011c      	lsls	r4, r3, #4
 800c242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c246:	2200      	movs	r2, #0
 800c248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c24c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c250:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c254:	4642      	mov	r2, r8
 800c256:	464b      	mov	r3, r9
 800c258:	1891      	adds	r1, r2, r2
 800c25a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c25c:	415b      	adcs	r3, r3
 800c25e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c260:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c264:	4641      	mov	r1, r8
 800c266:	eb12 0a01 	adds.w	sl, r2, r1
 800c26a:	4649      	mov	r1, r9
 800c26c:	eb43 0b01 	adc.w	fp, r3, r1
 800c270:	f04f 0200 	mov.w	r2, #0
 800c274:	f04f 0300 	mov.w	r3, #0
 800c278:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c27c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c280:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c284:	4692      	mov	sl, r2
 800c286:	469b      	mov	fp, r3
 800c288:	4643      	mov	r3, r8
 800c28a:	eb1a 0303 	adds.w	r3, sl, r3
 800c28e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c292:	464b      	mov	r3, r9
 800c294:	eb4b 0303 	adc.w	r3, fp, r3
 800c298:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c29c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2a0:	685b      	ldr	r3, [r3, #4]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c2a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c2ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	18db      	adds	r3, r3, r3
 800c2b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2b6:	4613      	mov	r3, r2
 800c2b8:	eb42 0303 	adc.w	r3, r2, r3
 800c2bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c2c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c2c6:	f7f4 fce7 	bl	8000c98 <__aeabi_uldivmod>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4611      	mov	r1, r2
 800c2d0:	4b3b      	ldr	r3, [pc, #236]	@ (800c3c0 <UART_SetConfig+0x2d4>)
 800c2d2:	fba3 2301 	umull	r2, r3, r3, r1
 800c2d6:	095b      	lsrs	r3, r3, #5
 800c2d8:	2264      	movs	r2, #100	@ 0x64
 800c2da:	fb02 f303 	mul.w	r3, r2, r3
 800c2de:	1acb      	subs	r3, r1, r3
 800c2e0:	00db      	lsls	r3, r3, #3
 800c2e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c2e6:	4b36      	ldr	r3, [pc, #216]	@ (800c3c0 <UART_SetConfig+0x2d4>)
 800c2e8:	fba3 2302 	umull	r2, r3, r3, r2
 800c2ec:	095b      	lsrs	r3, r3, #5
 800c2ee:	005b      	lsls	r3, r3, #1
 800c2f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c2f4:	441c      	add	r4, r3
 800c2f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c300:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c304:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c308:	4642      	mov	r2, r8
 800c30a:	464b      	mov	r3, r9
 800c30c:	1891      	adds	r1, r2, r2
 800c30e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c310:	415b      	adcs	r3, r3
 800c312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c318:	4641      	mov	r1, r8
 800c31a:	1851      	adds	r1, r2, r1
 800c31c:	6339      	str	r1, [r7, #48]	@ 0x30
 800c31e:	4649      	mov	r1, r9
 800c320:	414b      	adcs	r3, r1
 800c322:	637b      	str	r3, [r7, #52]	@ 0x34
 800c324:	f04f 0200 	mov.w	r2, #0
 800c328:	f04f 0300 	mov.w	r3, #0
 800c32c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c330:	4659      	mov	r1, fp
 800c332:	00cb      	lsls	r3, r1, #3
 800c334:	4651      	mov	r1, sl
 800c336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c33a:	4651      	mov	r1, sl
 800c33c:	00ca      	lsls	r2, r1, #3
 800c33e:	4610      	mov	r0, r2
 800c340:	4619      	mov	r1, r3
 800c342:	4603      	mov	r3, r0
 800c344:	4642      	mov	r2, r8
 800c346:	189b      	adds	r3, r3, r2
 800c348:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c34c:	464b      	mov	r3, r9
 800c34e:	460a      	mov	r2, r1
 800c350:	eb42 0303 	adc.w	r3, r2, r3
 800c354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c35c:	685b      	ldr	r3, [r3, #4]
 800c35e:	2200      	movs	r2, #0
 800c360:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c364:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c368:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c36c:	460b      	mov	r3, r1
 800c36e:	18db      	adds	r3, r3, r3
 800c370:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c372:	4613      	mov	r3, r2
 800c374:	eb42 0303 	adc.w	r3, r2, r3
 800c378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c37a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c37e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c382:	f7f4 fc89 	bl	8000c98 <__aeabi_uldivmod>
 800c386:	4602      	mov	r2, r0
 800c388:	460b      	mov	r3, r1
 800c38a:	4b0d      	ldr	r3, [pc, #52]	@ (800c3c0 <UART_SetConfig+0x2d4>)
 800c38c:	fba3 1302 	umull	r1, r3, r3, r2
 800c390:	095b      	lsrs	r3, r3, #5
 800c392:	2164      	movs	r1, #100	@ 0x64
 800c394:	fb01 f303 	mul.w	r3, r1, r3
 800c398:	1ad3      	subs	r3, r2, r3
 800c39a:	00db      	lsls	r3, r3, #3
 800c39c:	3332      	adds	r3, #50	@ 0x32
 800c39e:	4a08      	ldr	r2, [pc, #32]	@ (800c3c0 <UART_SetConfig+0x2d4>)
 800c3a0:	fba2 2303 	umull	r2, r3, r2, r3
 800c3a4:	095b      	lsrs	r3, r3, #5
 800c3a6:	f003 0207 	and.w	r2, r3, #7
 800c3aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	4422      	add	r2, r4
 800c3b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c3b4:	e106      	b.n	800c5c4 <UART_SetConfig+0x4d8>
 800c3b6:	bf00      	nop
 800c3b8:	40011000 	.word	0x40011000
 800c3bc:	40011400 	.word	0x40011400
 800c3c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c3c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c3ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c3d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c3d6:	4642      	mov	r2, r8
 800c3d8:	464b      	mov	r3, r9
 800c3da:	1891      	adds	r1, r2, r2
 800c3dc:	6239      	str	r1, [r7, #32]
 800c3de:	415b      	adcs	r3, r3
 800c3e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c3e6:	4641      	mov	r1, r8
 800c3e8:	1854      	adds	r4, r2, r1
 800c3ea:	4649      	mov	r1, r9
 800c3ec:	eb43 0501 	adc.w	r5, r3, r1
 800c3f0:	f04f 0200 	mov.w	r2, #0
 800c3f4:	f04f 0300 	mov.w	r3, #0
 800c3f8:	00eb      	lsls	r3, r5, #3
 800c3fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c3fe:	00e2      	lsls	r2, r4, #3
 800c400:	4614      	mov	r4, r2
 800c402:	461d      	mov	r5, r3
 800c404:	4643      	mov	r3, r8
 800c406:	18e3      	adds	r3, r4, r3
 800c408:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c40c:	464b      	mov	r3, r9
 800c40e:	eb45 0303 	adc.w	r3, r5, r3
 800c412:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c41a:	685b      	ldr	r3, [r3, #4]
 800c41c:	2200      	movs	r2, #0
 800c41e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c422:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c426:	f04f 0200 	mov.w	r2, #0
 800c42a:	f04f 0300 	mov.w	r3, #0
 800c42e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c432:	4629      	mov	r1, r5
 800c434:	008b      	lsls	r3, r1, #2
 800c436:	4621      	mov	r1, r4
 800c438:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c43c:	4621      	mov	r1, r4
 800c43e:	008a      	lsls	r2, r1, #2
 800c440:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c444:	f7f4 fc28 	bl	8000c98 <__aeabi_uldivmod>
 800c448:	4602      	mov	r2, r0
 800c44a:	460b      	mov	r3, r1
 800c44c:	4b60      	ldr	r3, [pc, #384]	@ (800c5d0 <UART_SetConfig+0x4e4>)
 800c44e:	fba3 2302 	umull	r2, r3, r3, r2
 800c452:	095b      	lsrs	r3, r3, #5
 800c454:	011c      	lsls	r4, r3, #4
 800c456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c45a:	2200      	movs	r2, #0
 800c45c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c460:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c464:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c468:	4642      	mov	r2, r8
 800c46a:	464b      	mov	r3, r9
 800c46c:	1891      	adds	r1, r2, r2
 800c46e:	61b9      	str	r1, [r7, #24]
 800c470:	415b      	adcs	r3, r3
 800c472:	61fb      	str	r3, [r7, #28]
 800c474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c478:	4641      	mov	r1, r8
 800c47a:	1851      	adds	r1, r2, r1
 800c47c:	6139      	str	r1, [r7, #16]
 800c47e:	4649      	mov	r1, r9
 800c480:	414b      	adcs	r3, r1
 800c482:	617b      	str	r3, [r7, #20]
 800c484:	f04f 0200 	mov.w	r2, #0
 800c488:	f04f 0300 	mov.w	r3, #0
 800c48c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c490:	4659      	mov	r1, fp
 800c492:	00cb      	lsls	r3, r1, #3
 800c494:	4651      	mov	r1, sl
 800c496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c49a:	4651      	mov	r1, sl
 800c49c:	00ca      	lsls	r2, r1, #3
 800c49e:	4610      	mov	r0, r2
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	4642      	mov	r2, r8
 800c4a6:	189b      	adds	r3, r3, r2
 800c4a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c4ac:	464b      	mov	r3, r9
 800c4ae:	460a      	mov	r2, r1
 800c4b0:	eb42 0303 	adc.w	r3, r2, r3
 800c4b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c4b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c4c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c4c4:	f04f 0200 	mov.w	r2, #0
 800c4c8:	f04f 0300 	mov.w	r3, #0
 800c4cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c4d0:	4649      	mov	r1, r9
 800c4d2:	008b      	lsls	r3, r1, #2
 800c4d4:	4641      	mov	r1, r8
 800c4d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c4da:	4641      	mov	r1, r8
 800c4dc:	008a      	lsls	r2, r1, #2
 800c4de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c4e2:	f7f4 fbd9 	bl	8000c98 <__aeabi_uldivmod>
 800c4e6:	4602      	mov	r2, r0
 800c4e8:	460b      	mov	r3, r1
 800c4ea:	4611      	mov	r1, r2
 800c4ec:	4b38      	ldr	r3, [pc, #224]	@ (800c5d0 <UART_SetConfig+0x4e4>)
 800c4ee:	fba3 2301 	umull	r2, r3, r3, r1
 800c4f2:	095b      	lsrs	r3, r3, #5
 800c4f4:	2264      	movs	r2, #100	@ 0x64
 800c4f6:	fb02 f303 	mul.w	r3, r2, r3
 800c4fa:	1acb      	subs	r3, r1, r3
 800c4fc:	011b      	lsls	r3, r3, #4
 800c4fe:	3332      	adds	r3, #50	@ 0x32
 800c500:	4a33      	ldr	r2, [pc, #204]	@ (800c5d0 <UART_SetConfig+0x4e4>)
 800c502:	fba2 2303 	umull	r2, r3, r2, r3
 800c506:	095b      	lsrs	r3, r3, #5
 800c508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c50c:	441c      	add	r4, r3
 800c50e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c512:	2200      	movs	r2, #0
 800c514:	673b      	str	r3, [r7, #112]	@ 0x70
 800c516:	677a      	str	r2, [r7, #116]	@ 0x74
 800c518:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c51c:	4642      	mov	r2, r8
 800c51e:	464b      	mov	r3, r9
 800c520:	1891      	adds	r1, r2, r2
 800c522:	60b9      	str	r1, [r7, #8]
 800c524:	415b      	adcs	r3, r3
 800c526:	60fb      	str	r3, [r7, #12]
 800c528:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c52c:	4641      	mov	r1, r8
 800c52e:	1851      	adds	r1, r2, r1
 800c530:	6039      	str	r1, [r7, #0]
 800c532:	4649      	mov	r1, r9
 800c534:	414b      	adcs	r3, r1
 800c536:	607b      	str	r3, [r7, #4]
 800c538:	f04f 0200 	mov.w	r2, #0
 800c53c:	f04f 0300 	mov.w	r3, #0
 800c540:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c544:	4659      	mov	r1, fp
 800c546:	00cb      	lsls	r3, r1, #3
 800c548:	4651      	mov	r1, sl
 800c54a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c54e:	4651      	mov	r1, sl
 800c550:	00ca      	lsls	r2, r1, #3
 800c552:	4610      	mov	r0, r2
 800c554:	4619      	mov	r1, r3
 800c556:	4603      	mov	r3, r0
 800c558:	4642      	mov	r2, r8
 800c55a:	189b      	adds	r3, r3, r2
 800c55c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c55e:	464b      	mov	r3, r9
 800c560:	460a      	mov	r2, r1
 800c562:	eb42 0303 	adc.w	r3, r2, r3
 800c566:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c56c:	685b      	ldr	r3, [r3, #4]
 800c56e:	2200      	movs	r2, #0
 800c570:	663b      	str	r3, [r7, #96]	@ 0x60
 800c572:	667a      	str	r2, [r7, #100]	@ 0x64
 800c574:	f04f 0200 	mov.w	r2, #0
 800c578:	f04f 0300 	mov.w	r3, #0
 800c57c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c580:	4649      	mov	r1, r9
 800c582:	008b      	lsls	r3, r1, #2
 800c584:	4641      	mov	r1, r8
 800c586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c58a:	4641      	mov	r1, r8
 800c58c:	008a      	lsls	r2, r1, #2
 800c58e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c592:	f7f4 fb81 	bl	8000c98 <__aeabi_uldivmod>
 800c596:	4602      	mov	r2, r0
 800c598:	460b      	mov	r3, r1
 800c59a:	4b0d      	ldr	r3, [pc, #52]	@ (800c5d0 <UART_SetConfig+0x4e4>)
 800c59c:	fba3 1302 	umull	r1, r3, r3, r2
 800c5a0:	095b      	lsrs	r3, r3, #5
 800c5a2:	2164      	movs	r1, #100	@ 0x64
 800c5a4:	fb01 f303 	mul.w	r3, r1, r3
 800c5a8:	1ad3      	subs	r3, r2, r3
 800c5aa:	011b      	lsls	r3, r3, #4
 800c5ac:	3332      	adds	r3, #50	@ 0x32
 800c5ae:	4a08      	ldr	r2, [pc, #32]	@ (800c5d0 <UART_SetConfig+0x4e4>)
 800c5b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c5b4:	095b      	lsrs	r3, r3, #5
 800c5b6:	f003 020f 	and.w	r2, r3, #15
 800c5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4422      	add	r2, r4
 800c5c2:	609a      	str	r2, [r3, #8]
}
 800c5c4:	bf00      	nop
 800c5c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c5d0:	51eb851f 	.word	0x51eb851f

0800c5d4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c5d8:	4904      	ldr	r1, [pc, #16]	@ (800c5ec <MX_FATFS_Init+0x18>)
 800c5da:	4805      	ldr	r0, [pc, #20]	@ (800c5f0 <MX_FATFS_Init+0x1c>)
 800c5dc:	f000 f8b0 	bl	800c740 <FATFS_LinkDriver>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	461a      	mov	r2, r3
 800c5e4:	4b03      	ldr	r3, [pc, #12]	@ (800c5f4 <MX_FATFS_Init+0x20>)
 800c5e6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c5e8:	bf00      	nop
 800c5ea:	bd80      	pop	{r7, pc}
 800c5ec:	2000140c 	.word	0x2000140c
 800c5f0:	20000828 	.word	0x20000828
 800c5f4:	20001408 	.word	0x20001408

0800c5f8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b083      	sub	sp, #12
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	4603      	mov	r3, r0
 800c600:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c602:	4b06      	ldr	r3, [pc, #24]	@ (800c61c <USER_initialize+0x24>)
 800c604:	2201      	movs	r2, #1
 800c606:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c608:	4b04      	ldr	r3, [pc, #16]	@ (800c61c <USER_initialize+0x24>)
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c60e:	4618      	mov	r0, r3
 800c610:	370c      	adds	r7, #12
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	20000825 	.word	0x20000825

0800c620 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c620:	b480      	push	{r7}
 800c622:	b083      	sub	sp, #12
 800c624:	af00      	add	r7, sp, #0
 800c626:	4603      	mov	r3, r0
 800c628:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c62a:	4b06      	ldr	r3, [pc, #24]	@ (800c644 <USER_status+0x24>)
 800c62c:	2201      	movs	r2, #1
 800c62e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c630:	4b04      	ldr	r3, [pc, #16]	@ (800c644 <USER_status+0x24>)
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c636:	4618      	mov	r0, r3
 800c638:	370c      	adds	r7, #12
 800c63a:	46bd      	mov	sp, r7
 800c63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c640:	4770      	bx	lr
 800c642:	bf00      	nop
 800c644:	20000825 	.word	0x20000825

0800c648 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c648:	b480      	push	{r7}
 800c64a:	b085      	sub	sp, #20
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	60b9      	str	r1, [r7, #8]
 800c650:	607a      	str	r2, [r7, #4]
 800c652:	603b      	str	r3, [r7, #0]
 800c654:	4603      	mov	r3, r0
 800c656:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c658:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3714      	adds	r7, #20
 800c65e:	46bd      	mov	sp, r7
 800c660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c664:	4770      	bx	lr

0800c666 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c666:	b480      	push	{r7}
 800c668:	b085      	sub	sp, #20
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	603b      	str	r3, [r7, #0]
 800c672:	4603      	mov	r3, r0
 800c674:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c676:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3714      	adds	r7, #20
 800c67c:	46bd      	mov	sp, r7
 800c67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c682:	4770      	bx	lr

0800c684 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c684:	b480      	push	{r7}
 800c686:	b085      	sub	sp, #20
 800c688:	af00      	add	r7, sp, #0
 800c68a:	4603      	mov	r3, r0
 800c68c:	603a      	str	r2, [r7, #0]
 800c68e:	71fb      	strb	r3, [r7, #7]
 800c690:	460b      	mov	r3, r1
 800c692:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c694:	2301      	movs	r3, #1
 800c696:	73fb      	strb	r3, [r7, #15]
    return res;
 800c698:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3714      	adds	r7, #20
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr
	...

0800c6a8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b087      	sub	sp, #28
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	60f8      	str	r0, [r7, #12]
 800c6b0:	60b9      	str	r1, [r7, #8]
 800c6b2:	4613      	mov	r3, r2
 800c6b4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c6be:	4b1f      	ldr	r3, [pc, #124]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6c0:	7a5b      	ldrb	r3, [r3, #9]
 800c6c2:	b2db      	uxtb	r3, r3
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d131      	bne.n	800c72c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c6c8:	4b1c      	ldr	r3, [pc, #112]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6ca:	7a5b      	ldrb	r3, [r3, #9]
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	4b1a      	ldr	r3, [pc, #104]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6d2:	2100      	movs	r1, #0
 800c6d4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c6d6:	4b19      	ldr	r3, [pc, #100]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6d8:	7a5b      	ldrb	r3, [r3, #9]
 800c6da:	b2db      	uxtb	r3, r3
 800c6dc:	4a17      	ldr	r2, [pc, #92]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6de:	009b      	lsls	r3, r3, #2
 800c6e0:	4413      	add	r3, r2
 800c6e2:	68fa      	ldr	r2, [r7, #12]
 800c6e4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c6e6:	4b15      	ldr	r3, [pc, #84]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6e8:	7a5b      	ldrb	r3, [r3, #9]
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	4b13      	ldr	r3, [pc, #76]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6f0:	4413      	add	r3, r2
 800c6f2:	79fa      	ldrb	r2, [r7, #7]
 800c6f4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c6f6:	4b11      	ldr	r3, [pc, #68]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c6f8:	7a5b      	ldrb	r3, [r3, #9]
 800c6fa:	b2db      	uxtb	r3, r3
 800c6fc:	1c5a      	adds	r2, r3, #1
 800c6fe:	b2d1      	uxtb	r1, r2
 800c700:	4a0e      	ldr	r2, [pc, #56]	@ (800c73c <FATFS_LinkDriverEx+0x94>)
 800c702:	7251      	strb	r1, [r2, #9]
 800c704:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c706:	7dbb      	ldrb	r3, [r7, #22]
 800c708:	3330      	adds	r3, #48	@ 0x30
 800c70a:	b2da      	uxtb	r2, r3
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	3301      	adds	r3, #1
 800c714:	223a      	movs	r2, #58	@ 0x3a
 800c716:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	3302      	adds	r3, #2
 800c71c:	222f      	movs	r2, #47	@ 0x2f
 800c71e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	3303      	adds	r3, #3
 800c724:	2200      	movs	r2, #0
 800c726:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c728:	2300      	movs	r3, #0
 800c72a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c72c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	371c      	adds	r7, #28
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	20001410 	.word	0x20001410

0800c740 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c74a:	2200      	movs	r2, #0
 800c74c:	6839      	ldr	r1, [r7, #0]
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f7ff ffaa 	bl	800c6a8 <FATFS_LinkDriverEx>
 800c754:	4603      	mov	r3, r0
}
 800c756:	4618      	mov	r0, r3
 800c758:	3708      	adds	r7, #8
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}
	...

0800c760 <malloc>:
 800c760:	4b02      	ldr	r3, [pc, #8]	@ (800c76c <malloc+0xc>)
 800c762:	4601      	mov	r1, r0
 800c764:	6818      	ldr	r0, [r3, #0]
 800c766:	f000 b82d 	b.w	800c7c4 <_malloc_r>
 800c76a:	bf00      	nop
 800c76c:	2000083c 	.word	0x2000083c

0800c770 <free>:
 800c770:	4b02      	ldr	r3, [pc, #8]	@ (800c77c <free+0xc>)
 800c772:	4601      	mov	r1, r0
 800c774:	6818      	ldr	r0, [r3, #0]
 800c776:	f000 b8f5 	b.w	800c964 <_free_r>
 800c77a:	bf00      	nop
 800c77c:	2000083c 	.word	0x2000083c

0800c780 <sbrk_aligned>:
 800c780:	b570      	push	{r4, r5, r6, lr}
 800c782:	4e0f      	ldr	r6, [pc, #60]	@ (800c7c0 <sbrk_aligned+0x40>)
 800c784:	460c      	mov	r4, r1
 800c786:	6831      	ldr	r1, [r6, #0]
 800c788:	4605      	mov	r5, r0
 800c78a:	b911      	cbnz	r1, 800c792 <sbrk_aligned+0x12>
 800c78c:	f000 f8ae 	bl	800c8ec <_sbrk_r>
 800c790:	6030      	str	r0, [r6, #0]
 800c792:	4621      	mov	r1, r4
 800c794:	4628      	mov	r0, r5
 800c796:	f000 f8a9 	bl	800c8ec <_sbrk_r>
 800c79a:	1c43      	adds	r3, r0, #1
 800c79c:	d103      	bne.n	800c7a6 <sbrk_aligned+0x26>
 800c79e:	f04f 34ff 	mov.w	r4, #4294967295
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	bd70      	pop	{r4, r5, r6, pc}
 800c7a6:	1cc4      	adds	r4, r0, #3
 800c7a8:	f024 0403 	bic.w	r4, r4, #3
 800c7ac:	42a0      	cmp	r0, r4
 800c7ae:	d0f8      	beq.n	800c7a2 <sbrk_aligned+0x22>
 800c7b0:	1a21      	subs	r1, r4, r0
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	f000 f89a 	bl	800c8ec <_sbrk_r>
 800c7b8:	3001      	adds	r0, #1
 800c7ba:	d1f2      	bne.n	800c7a2 <sbrk_aligned+0x22>
 800c7bc:	e7ef      	b.n	800c79e <sbrk_aligned+0x1e>
 800c7be:	bf00      	nop
 800c7c0:	2000141c 	.word	0x2000141c

0800c7c4 <_malloc_r>:
 800c7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7c8:	1ccd      	adds	r5, r1, #3
 800c7ca:	f025 0503 	bic.w	r5, r5, #3
 800c7ce:	3508      	adds	r5, #8
 800c7d0:	2d0c      	cmp	r5, #12
 800c7d2:	bf38      	it	cc
 800c7d4:	250c      	movcc	r5, #12
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	4606      	mov	r6, r0
 800c7da:	db01      	blt.n	800c7e0 <_malloc_r+0x1c>
 800c7dc:	42a9      	cmp	r1, r5
 800c7de:	d904      	bls.n	800c7ea <_malloc_r+0x26>
 800c7e0:	230c      	movs	r3, #12
 800c7e2:	6033      	str	r3, [r6, #0]
 800c7e4:	2000      	movs	r0, #0
 800c7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8c0 <_malloc_r+0xfc>
 800c7ee:	f000 f869 	bl	800c8c4 <__malloc_lock>
 800c7f2:	f8d8 3000 	ldr.w	r3, [r8]
 800c7f6:	461c      	mov	r4, r3
 800c7f8:	bb44      	cbnz	r4, 800c84c <_malloc_r+0x88>
 800c7fa:	4629      	mov	r1, r5
 800c7fc:	4630      	mov	r0, r6
 800c7fe:	f7ff ffbf 	bl	800c780 <sbrk_aligned>
 800c802:	1c43      	adds	r3, r0, #1
 800c804:	4604      	mov	r4, r0
 800c806:	d158      	bne.n	800c8ba <_malloc_r+0xf6>
 800c808:	f8d8 4000 	ldr.w	r4, [r8]
 800c80c:	4627      	mov	r7, r4
 800c80e:	2f00      	cmp	r7, #0
 800c810:	d143      	bne.n	800c89a <_malloc_r+0xd6>
 800c812:	2c00      	cmp	r4, #0
 800c814:	d04b      	beq.n	800c8ae <_malloc_r+0xea>
 800c816:	6823      	ldr	r3, [r4, #0]
 800c818:	4639      	mov	r1, r7
 800c81a:	4630      	mov	r0, r6
 800c81c:	eb04 0903 	add.w	r9, r4, r3
 800c820:	f000 f864 	bl	800c8ec <_sbrk_r>
 800c824:	4581      	cmp	r9, r0
 800c826:	d142      	bne.n	800c8ae <_malloc_r+0xea>
 800c828:	6821      	ldr	r1, [r4, #0]
 800c82a:	1a6d      	subs	r5, r5, r1
 800c82c:	4629      	mov	r1, r5
 800c82e:	4630      	mov	r0, r6
 800c830:	f7ff ffa6 	bl	800c780 <sbrk_aligned>
 800c834:	3001      	adds	r0, #1
 800c836:	d03a      	beq.n	800c8ae <_malloc_r+0xea>
 800c838:	6823      	ldr	r3, [r4, #0]
 800c83a:	442b      	add	r3, r5
 800c83c:	6023      	str	r3, [r4, #0]
 800c83e:	f8d8 3000 	ldr.w	r3, [r8]
 800c842:	685a      	ldr	r2, [r3, #4]
 800c844:	bb62      	cbnz	r2, 800c8a0 <_malloc_r+0xdc>
 800c846:	f8c8 7000 	str.w	r7, [r8]
 800c84a:	e00f      	b.n	800c86c <_malloc_r+0xa8>
 800c84c:	6822      	ldr	r2, [r4, #0]
 800c84e:	1b52      	subs	r2, r2, r5
 800c850:	d420      	bmi.n	800c894 <_malloc_r+0xd0>
 800c852:	2a0b      	cmp	r2, #11
 800c854:	d917      	bls.n	800c886 <_malloc_r+0xc2>
 800c856:	1961      	adds	r1, r4, r5
 800c858:	42a3      	cmp	r3, r4
 800c85a:	6025      	str	r5, [r4, #0]
 800c85c:	bf18      	it	ne
 800c85e:	6059      	strne	r1, [r3, #4]
 800c860:	6863      	ldr	r3, [r4, #4]
 800c862:	bf08      	it	eq
 800c864:	f8c8 1000 	streq.w	r1, [r8]
 800c868:	5162      	str	r2, [r4, r5]
 800c86a:	604b      	str	r3, [r1, #4]
 800c86c:	4630      	mov	r0, r6
 800c86e:	f000 f82f 	bl	800c8d0 <__malloc_unlock>
 800c872:	f104 000b 	add.w	r0, r4, #11
 800c876:	1d23      	adds	r3, r4, #4
 800c878:	f020 0007 	bic.w	r0, r0, #7
 800c87c:	1ac2      	subs	r2, r0, r3
 800c87e:	bf1c      	itt	ne
 800c880:	1a1b      	subne	r3, r3, r0
 800c882:	50a3      	strne	r3, [r4, r2]
 800c884:	e7af      	b.n	800c7e6 <_malloc_r+0x22>
 800c886:	6862      	ldr	r2, [r4, #4]
 800c888:	42a3      	cmp	r3, r4
 800c88a:	bf0c      	ite	eq
 800c88c:	f8c8 2000 	streq.w	r2, [r8]
 800c890:	605a      	strne	r2, [r3, #4]
 800c892:	e7eb      	b.n	800c86c <_malloc_r+0xa8>
 800c894:	4623      	mov	r3, r4
 800c896:	6864      	ldr	r4, [r4, #4]
 800c898:	e7ae      	b.n	800c7f8 <_malloc_r+0x34>
 800c89a:	463c      	mov	r4, r7
 800c89c:	687f      	ldr	r7, [r7, #4]
 800c89e:	e7b6      	b.n	800c80e <_malloc_r+0x4a>
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	42a3      	cmp	r3, r4
 800c8a6:	d1fb      	bne.n	800c8a0 <_malloc_r+0xdc>
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	6053      	str	r3, [r2, #4]
 800c8ac:	e7de      	b.n	800c86c <_malloc_r+0xa8>
 800c8ae:	230c      	movs	r3, #12
 800c8b0:	6033      	str	r3, [r6, #0]
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	f000 f80c 	bl	800c8d0 <__malloc_unlock>
 800c8b8:	e794      	b.n	800c7e4 <_malloc_r+0x20>
 800c8ba:	6005      	str	r5, [r0, #0]
 800c8bc:	e7d6      	b.n	800c86c <_malloc_r+0xa8>
 800c8be:	bf00      	nop
 800c8c0:	20001420 	.word	0x20001420

0800c8c4 <__malloc_lock>:
 800c8c4:	4801      	ldr	r0, [pc, #4]	@ (800c8cc <__malloc_lock+0x8>)
 800c8c6:	f000 b84b 	b.w	800c960 <__retarget_lock_acquire_recursive>
 800c8ca:	bf00      	nop
 800c8cc:	20001560 	.word	0x20001560

0800c8d0 <__malloc_unlock>:
 800c8d0:	4801      	ldr	r0, [pc, #4]	@ (800c8d8 <__malloc_unlock+0x8>)
 800c8d2:	f000 b846 	b.w	800c962 <__retarget_lock_release_recursive>
 800c8d6:	bf00      	nop
 800c8d8:	20001560 	.word	0x20001560

0800c8dc <memset>:
 800c8dc:	4402      	add	r2, r0
 800c8de:	4603      	mov	r3, r0
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d100      	bne.n	800c8e6 <memset+0xa>
 800c8e4:	4770      	bx	lr
 800c8e6:	f803 1b01 	strb.w	r1, [r3], #1
 800c8ea:	e7f9      	b.n	800c8e0 <memset+0x4>

0800c8ec <_sbrk_r>:
 800c8ec:	b538      	push	{r3, r4, r5, lr}
 800c8ee:	4d06      	ldr	r5, [pc, #24]	@ (800c908 <_sbrk_r+0x1c>)
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	4608      	mov	r0, r1
 800c8f6:	602b      	str	r3, [r5, #0]
 800c8f8:	f7fb fcde 	bl	80082b8 <_sbrk>
 800c8fc:	1c43      	adds	r3, r0, #1
 800c8fe:	d102      	bne.n	800c906 <_sbrk_r+0x1a>
 800c900:	682b      	ldr	r3, [r5, #0]
 800c902:	b103      	cbz	r3, 800c906 <_sbrk_r+0x1a>
 800c904:	6023      	str	r3, [r4, #0]
 800c906:	bd38      	pop	{r3, r4, r5, pc}
 800c908:	2000155c 	.word	0x2000155c

0800c90c <__errno>:
 800c90c:	4b01      	ldr	r3, [pc, #4]	@ (800c914 <__errno+0x8>)
 800c90e:	6818      	ldr	r0, [r3, #0]
 800c910:	4770      	bx	lr
 800c912:	bf00      	nop
 800c914:	2000083c 	.word	0x2000083c

0800c918 <__libc_init_array>:
 800c918:	b570      	push	{r4, r5, r6, lr}
 800c91a:	4d0d      	ldr	r5, [pc, #52]	@ (800c950 <__libc_init_array+0x38>)
 800c91c:	4c0d      	ldr	r4, [pc, #52]	@ (800c954 <__libc_init_array+0x3c>)
 800c91e:	1b64      	subs	r4, r4, r5
 800c920:	10a4      	asrs	r4, r4, #2
 800c922:	2600      	movs	r6, #0
 800c924:	42a6      	cmp	r6, r4
 800c926:	d109      	bne.n	800c93c <__libc_init_array+0x24>
 800c928:	4d0b      	ldr	r5, [pc, #44]	@ (800c958 <__libc_init_array+0x40>)
 800c92a:	4c0c      	ldr	r4, [pc, #48]	@ (800c95c <__libc_init_array+0x44>)
 800c92c:	f000 f864 	bl	800c9f8 <_init>
 800c930:	1b64      	subs	r4, r4, r5
 800c932:	10a4      	asrs	r4, r4, #2
 800c934:	2600      	movs	r6, #0
 800c936:	42a6      	cmp	r6, r4
 800c938:	d105      	bne.n	800c946 <__libc_init_array+0x2e>
 800c93a:	bd70      	pop	{r4, r5, r6, pc}
 800c93c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c940:	4798      	blx	r3
 800c942:	3601      	adds	r6, #1
 800c944:	e7ee      	b.n	800c924 <__libc_init_array+0xc>
 800c946:	f855 3b04 	ldr.w	r3, [r5], #4
 800c94a:	4798      	blx	r3
 800c94c:	3601      	adds	r6, #1
 800c94e:	e7f2      	b.n	800c936 <__libc_init_array+0x1e>
 800c950:	0800dcd0 	.word	0x0800dcd0
 800c954:	0800dcd0 	.word	0x0800dcd0
 800c958:	0800dcd0 	.word	0x0800dcd0
 800c95c:	0800dcd4 	.word	0x0800dcd4

0800c960 <__retarget_lock_acquire_recursive>:
 800c960:	4770      	bx	lr

0800c962 <__retarget_lock_release_recursive>:
 800c962:	4770      	bx	lr

0800c964 <_free_r>:
 800c964:	b538      	push	{r3, r4, r5, lr}
 800c966:	4605      	mov	r5, r0
 800c968:	2900      	cmp	r1, #0
 800c96a:	d041      	beq.n	800c9f0 <_free_r+0x8c>
 800c96c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c970:	1f0c      	subs	r4, r1, #4
 800c972:	2b00      	cmp	r3, #0
 800c974:	bfb8      	it	lt
 800c976:	18e4      	addlt	r4, r4, r3
 800c978:	f7ff ffa4 	bl	800c8c4 <__malloc_lock>
 800c97c:	4a1d      	ldr	r2, [pc, #116]	@ (800c9f4 <_free_r+0x90>)
 800c97e:	6813      	ldr	r3, [r2, #0]
 800c980:	b933      	cbnz	r3, 800c990 <_free_r+0x2c>
 800c982:	6063      	str	r3, [r4, #4]
 800c984:	6014      	str	r4, [r2, #0]
 800c986:	4628      	mov	r0, r5
 800c988:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c98c:	f7ff bfa0 	b.w	800c8d0 <__malloc_unlock>
 800c990:	42a3      	cmp	r3, r4
 800c992:	d908      	bls.n	800c9a6 <_free_r+0x42>
 800c994:	6820      	ldr	r0, [r4, #0]
 800c996:	1821      	adds	r1, r4, r0
 800c998:	428b      	cmp	r3, r1
 800c99a:	bf01      	itttt	eq
 800c99c:	6819      	ldreq	r1, [r3, #0]
 800c99e:	685b      	ldreq	r3, [r3, #4]
 800c9a0:	1809      	addeq	r1, r1, r0
 800c9a2:	6021      	streq	r1, [r4, #0]
 800c9a4:	e7ed      	b.n	800c982 <_free_r+0x1e>
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	685b      	ldr	r3, [r3, #4]
 800c9aa:	b10b      	cbz	r3, 800c9b0 <_free_r+0x4c>
 800c9ac:	42a3      	cmp	r3, r4
 800c9ae:	d9fa      	bls.n	800c9a6 <_free_r+0x42>
 800c9b0:	6811      	ldr	r1, [r2, #0]
 800c9b2:	1850      	adds	r0, r2, r1
 800c9b4:	42a0      	cmp	r0, r4
 800c9b6:	d10b      	bne.n	800c9d0 <_free_r+0x6c>
 800c9b8:	6820      	ldr	r0, [r4, #0]
 800c9ba:	4401      	add	r1, r0
 800c9bc:	1850      	adds	r0, r2, r1
 800c9be:	4283      	cmp	r3, r0
 800c9c0:	6011      	str	r1, [r2, #0]
 800c9c2:	d1e0      	bne.n	800c986 <_free_r+0x22>
 800c9c4:	6818      	ldr	r0, [r3, #0]
 800c9c6:	685b      	ldr	r3, [r3, #4]
 800c9c8:	6053      	str	r3, [r2, #4]
 800c9ca:	4408      	add	r0, r1
 800c9cc:	6010      	str	r0, [r2, #0]
 800c9ce:	e7da      	b.n	800c986 <_free_r+0x22>
 800c9d0:	d902      	bls.n	800c9d8 <_free_r+0x74>
 800c9d2:	230c      	movs	r3, #12
 800c9d4:	602b      	str	r3, [r5, #0]
 800c9d6:	e7d6      	b.n	800c986 <_free_r+0x22>
 800c9d8:	6820      	ldr	r0, [r4, #0]
 800c9da:	1821      	adds	r1, r4, r0
 800c9dc:	428b      	cmp	r3, r1
 800c9de:	bf04      	itt	eq
 800c9e0:	6819      	ldreq	r1, [r3, #0]
 800c9e2:	685b      	ldreq	r3, [r3, #4]
 800c9e4:	6063      	str	r3, [r4, #4]
 800c9e6:	bf04      	itt	eq
 800c9e8:	1809      	addeq	r1, r1, r0
 800c9ea:	6021      	streq	r1, [r4, #0]
 800c9ec:	6054      	str	r4, [r2, #4]
 800c9ee:	e7ca      	b.n	800c986 <_free_r+0x22>
 800c9f0:	bd38      	pop	{r3, r4, r5, pc}
 800c9f2:	bf00      	nop
 800c9f4:	20001420 	.word	0x20001420

0800c9f8 <_init>:
 800c9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fa:	bf00      	nop
 800c9fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9fe:	bc08      	pop	{r3}
 800ca00:	469e      	mov	lr, r3
 800ca02:	4770      	bx	lr

0800ca04 <_fini>:
 800ca04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca06:	bf00      	nop
 800ca08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca0a:	bc08      	pop	{r3}
 800ca0c:	469e      	mov	lr, r3
 800ca0e:	4770      	bx	lr
