<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vector Real Gateway Out</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}.noteBox::before{content: "NOTE:";font-weight: bold;font-size: 11pt;color: #0096C7;}.noteBox{border: 2px solid;border-radius: 5px;padding: 10px;margin: 10px 0;width: 80%;border-color: #0096C7;background-color: rgba(0, 150, 199, 0.1);}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vector Real Gateway Out</h1>
</header>
<section id="vector-real-gateway-out" class="level1">
<h1>Vector Real Gateway Out</h1>
<p>The Vector Real Gateway Out block converts Xilinx® fixed-point or
floating-point type vector inputs into vector outputs of type Simulink®
integer, single, double, or fixed-point.</p>
<p>Hardware notes: In hardware these blocks become top level output
ports or are discarded depending on how they are configured.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAGgAAAAzCAYAAAB7VU2VAAAACXBIWXMAAA7EAAAOxAGVKw4bAAAEiElEQVR4nO2bX2hbVRyAv3NvOtyUrtgmWR8cFedgLIgI3YbWbTaP/isiWy0iraJ7qKh1NpPJwMdJfBBqFWVSGdq1nW6gUxCWCuuoL1rZyKw+TFsng910o3S2Vce9x4f0X9beJM2S3JP2fHBfcu8953d+X27yu+fcK6SUEo2yGF4HoEmPL91OIUSx4lj1uP2QpRUEMHG1O+/BaFIpr2xy3ZdRUKYGNLmTzZc/K0HZNlYYyrCN+xH8nddWDWcUmMprm8sh2y991oK8Qoq1OMZdBWnbcIYL0m4+Ub6KE3IC0x4AbK9D8QTlBQEYMoFpD7IaJZWEIFi9kkpGEKxOSQbA2NgY0WiURCLhdTwZWamS3HJvAHR1dRGJRKivr8eyrKIGlguGTGA6Q5jOb5jOsOtWSrjl3gBobm4mFAoRj8cJh8PKS3KEH9uoRbIOwxl23UpJklvuDQC/308sFisJSY7wY5sPAuT95tWN8fFJXn39CHdv3kdV9XNsfyjCp0f7szr33Pk/OPXtjxmPc8v9XJEQCAQWSVKNeTlm0fqUUtLw9GG+OPED+197kk8+fpl7N1XzStsRjvUOZDz/w4++49Q3mQW5XSApMwmzksLhMPF4PMchFQYv5ACcjp1j6OeLfNCxj2ebdgHwxGO17Kg7wOHoCZ7Z+zA7698iGKzg+LF2Jif/oXrj87x9qJE/LyXo7jkDwOXL1/jq5EHXfm7OfTgcJhaLLS6zA4EAPT09BRpubnglB+DCL5cA2L1z69xnQgh27woxMmIxNfWv67nvvtNMTU2AvXvq+LLvQMa+FuY+Ho/T2tq6WJBlWTQ2Ni57IIVCijs9kwNgGMk1MdtOXa9xHImUkhs33Mt9n89ECIFpGJSVZY5/Ye5DoRCdnZ2pgizLmrvEQqHQsgdTCKQI4pUcgNDWjQDEvj8/95mUkjMDF9h0TzXr169DCIHjJAVOT/+XUz835z4WixEIBOb/g5Y6IBgM3srYCo5tbHHdJ7kDkYflhPpH7mP7ts0cPPQZ169PU1MToLfvLMO//sXnR9sA2LChgqGh37lijdPTezblfJ9pMDJqMT4+SUXF7a79LCUHZqq4RCLheoDq2MaWJbfkEsUE+ZhxOHn8TRr31PFex9e88NL7jIxa9HW38/ijtQC80dbAbWvLeGDbfnw+gzVrfEiSV9RTDTv4aegiLS92pO3DLfdCSimj0SiRSGTRAUIIJq52U17Z5NmCnTOT8OVhY9qDGDLhWmCYMzezXrEwp+WVTa4Xhg+gpaUFSM4o+P3+Ioeab+blQHJaCHvQ00IjG/r7+5fMvQ+gqqqK9vb2ogeVf1LlzFIKktwujJJabkjP0nJmKdVZ8BUiKL2cWeYlJau8UkD5h0aST9+kR8grCHktu/ZkAmGfRsjpWw2tKCgvCKbyXm0JOZHX9gpJ1oL0w4vekJUg/fivd6yQImHlItK9H6TfbigeOb3doN/t8h79E6c4WpDiaEGKowUpjhakOFqQ4mhBiqMFKY4WpDhakOJoQYqjBSmOFqQ4WpDiaEGKowUpjhakOP8DXQv8xvRVzSYAAAAASUVORK5CYII=" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>Vector Real Gateway Out blocks are the outputs from the HDL portion
of your Simulink design. This block converts the Model Composer
fixed-point or floating-point data type into a Simulink integer, single,
double, or fixed-point data type.</p>
<p>According to its configuration, the Vector Real Gateway Out block can
either define an output port for the top level of the HDL design
generated by Model Composer, or be used simply as a test point that is
trimmed from the hardware representation</p>
<section id="gateway-blocks" class="level3">
<h3>Gateway Blocks</h3>
<p>As listed below, the Vector Real Gateway Out block is used to provide
the following functions:</p>
<ul>
<li>Convert data from a Model Composer fixed-point or floating-point
data type into a Simulink integer, single, double, or fixed-point data
type.</li>
<li>Define I/O ports for the top level of the HDL design generated by
Model Composer. A Vector Real Gateway Out block defines a top-level
output port.</li>
<li>Define test bench result vectors when the Model Composer Create
Testbench box is checked. In this case, during HDL code generation, the
outputs from the block that occur during Simulink simulation are logged
as logic vectors in a data file. For each top level port, an HDL
component is inserted in the top-level test bench that checks this
vector against expected results during HDL simulation.</li>
<li>Name the corresponding output port on the top-level HDL entity.</li>
</ul>
</section>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="basic-tab" class="level3">
<h3>Basic Tab</h3>
<p>Parameters specific to the Basic tab are as follows.</p>
<section id="propagate-data-type-to-output" class="level4">
<h4>Propagate data type to output</h4>
<p>This option is useful when you instantiate a Model Composer design as
a sub-system into a Simulink design. Instead of using a Simulink double
as the output data type by default, the Model Composer data type is
propagated to an appropriate Simulink data type according to the
following table:</p>
<table>
<thead>
<tr class="header">
<th>Model Composer Data Type</th>
<th>Simulink Data Type</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>XFloat_8_24</td>
<td>single</td>
</tr>
<tr class="even">
<td>XFloat_11_53</td>
<td>double</td>
</tr>
<tr class="odd">
<td>Custom floating-point precision data type exponent width and
fraction width less than those for single precision</td>
<td>single</td>
</tr>
<tr class="even">
<td>Custom floating-point precision data type with exponent width or
fraction width greater than that for single precision</td>
<td>double</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_&lt;binpt&gt;</td>
<td>sfix&lt;width&gt;_EN&lt;binpt&gt;</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_&lt;binpt&gt;</td>
<td>ufix&lt;width&gt;_EN&lt;binpt&gt;</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_0 where width is 8, 16 or 32</td>
<td>int&lt;width&gt; where width is 8, 16 or 32</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_0 where width is 8, 16 or 32</td>
<td>uint&lt;width&gt; where width is 8, 16 or 32</td>
</tr>
<tr class="odd">
<td>XFix_&lt;width&gt;_0 where width is other than 8, 16 or 32</td>
<td>sfix&lt;width&gt;</td>
</tr>
<tr class="even">
<td>UFix_&lt;width&gt;_0 where width is other than 8, 16 or 32</td>
<td>ufix&lt;width&gt;</td>
</tr>
</tbody>
</table>
</section>
<section id="translate-into-output-port" class="level4">
<h4>Translate into Output Port</h4>
<p>Having this box unchecked prevents the gateway from becoming an
actual output port when translated into hardware. This checkbox is on by
default, enabling the output port. When this option is not selected, the
Vector Real Gateway Out block is used only during debugging, where its
purpose is to communicate with Simulink Sink blocks for probing portions
of the design. In this case, the Vector Real Gateway Out block turns
gray in color, indicating that the gateway will not be translated into
an output port.</p>
</section>
<section id="super-sample-rate-ssr" class="level4">
<h4>Super Sample Rate (SSR)</h4>
<p>This configurable GUI parameter is primarily used to control
processing of multiple data samples on every sample period. This blocks
enable 1-D vector support for the primary block operation.</p>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation Tab</h3>
<p>Parameters specific to the Implementation tab are as follows.</p>
<section id="interface-options" class="level4">
<h4>Interface Options</h4>
<section id="none" class="level5">
<h5>None</h5>
<p>During HDL Netlist generation, this Vector Real Gateway Out will be
translated as an Output Port at the top level.</p>
</section>
<section id="axi4-lite" class="level5">
<h5>AXI4-Lite</h5>
<p>During HDL Netlist Generation, an AXI4-Lite interface will be
created, and the Vector Real Gateway Out will be mapped to one of the
registers within the AXI4-Lite interface.</p>
</section>
<section id="interrupt" class="level5">
<h5>Interrupt</h5>
<p>During an IP catalog Generation, this Vector Real Gateway Out is
tagged as an Interrupt output port when the Model Composer design is
packaged into an IP module that can be included in the Vivado® IP
catalog.</p>
</section>
</section>
<section id="auto-assign-address-offset" class="level4">
<h4>Auto assign address offset</h4>
<p>If a Vector Real Gateway Out is configured to be an AXI4-Lite
interface, this option allows an address offset to be automatically
assigned to the register within the AXI4-Lite interface that the Vector
Real Gateway Out is mapped to.</p>
</section>
<section id="address-offset" class="level4">
<h4>Address offset</h4>
<p>If Auto assign address offset is not checked, then this entry box
allows you to explicitly specify a address offset to use. Must be a
multiple of 4.</p>
</section>
<section id="interface-name" class="level4">
<h4>Interface Name</h4>
<p>If the Vector Real Gateway Out is configured to be an AX4-Lite
interface, assigns a unique name to this interface. This name can be
used to differentiate between multiple AXI4-Lite interfaces in the
design. When using the IP catalog flow, you can expect to see an
interface in the IP that Model Composer creates with the name
&lt;design_name&gt;<em>&lt;interface_name&gt;</em> s_axi.</p>
<p><strong>IMPORTANT</strong>: The Interface Name must be composed of
alphanumeric characters (lowercase alphabetic) or an underscore (_)
only, and must begin with a lowercase alphabetic character. axi4_lite1
is acceptable, 1AXI4-Lite is not.</p>
</section>
<section id="description-1" class="level4">
<h4>Description</h4>
<p>Additional designer comments about this Vector Real Gateway Out that
is captured in the interface documentation.</p>
</section>
</section>
<section id="constraints" class="level3">
<h3>Constraints</h3>
</section>
<section id="iob-timing-constraint" class="level3">
<h3>IOB Timing Constraint</h3>
<p>In hardware, a Vector Real Gateway Out is realized as a set of
input/output buffers (IOBs). There are three ways to constrain the
timing on IOBs. They are None, Data Rate, and Data Rate, Set &#39;FAST&#39;
Attribute.</p>
<section id="none-1" class="level4">
<h4>None</h4>
<p>No timing constraints for the IOBs are put in the user constraint
file produced by Model Composer. This means the paths from the IOBs to
synchronous elements are not constrained.</p>
</section>
<section id="data-rate" class="level4">
<h4>Data Rate</h4>
<p>The IOBs are constrained at the data rate that the IOBs operate. The
rate is determined by System Clock Period provided on the System
Generator token and the sample rate of the Gateway relative to the other
sample periods in the design. For example, the following OFFSET = OUT
constraints are generated for a Vector Real Gateway Out named &#39;Dout&#39;
that is running at the system period of 10 ns:</p>
<pre class="pre"><code># Offset out constraints 
NET &quot;Dout(0)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;; 
NET &quot;Dout(1)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;; 
NET &quot;Dout(2)&quot; OFFSET = OUT : 10.0 : AFTER &quot;clk&quot;;</code></pre>
<section id="specify-iob-location-constraints" class="level5">
<h5>Specify IOB Location Constraints</h5>
<p>Checking this option allows IOB location constraints to be
specified.</p>
</section>
<section id="iob-pad-locations-eg-msb--lsb" class="level5">
<h5>IOB Pad Locations, e.g. {&#39;MSB&#39;, ..., &#39;LSB&#39;}</h5>
<p>IOB pin locations can be specified as a cell array of strings in this
edit box. The locations are package-specific.</p>
</section>
</section>
<section id="data-rate-set-fast-attribute" class="level4">
<h4>Data Rate, Set &#39;FAST&#39; Attribute</h4>
<p>The OFFSET = OUT constraints described above are produced. In
addition, a FAST slew rate attribute is generated for each IOB. This
reduces delay but increases noise and power consumption. For the
previous example, the following additional attributes are added to the
constraints file.</p>
<pre class="pre"><code>NET &quot;Dout(0)&quot; FAST; 
NET &quot;Dout(1)&quot; FAST; 
NET &quot;Dout(2)&quot; FAST; </code></pre>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;../GEN/&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
</section>
</body>
</html>
