<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="memory.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlockMemoryControl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BlockMemoryControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BlockMemoryControl_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlockMemoryControl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_control_unit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MIPS_control_unit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS_control_unit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPS_control_unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS_control_unit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_control_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_control_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blockmemory16kx1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blockmemory16kx1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="inbetweener.spl"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="whatever.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="whatever.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="whatever.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="whatever.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="whatever.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whatever.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="whatever.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="whatever.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="whatever.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="whatever.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="whatever_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="whatever_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="whatever_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whatever_whatever_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="whatever_whatever_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="whatever_whatever_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whatever_whatever_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="whatever_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443628710" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1443628710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444780064" xil_pn:in_ck="-538296632977551599" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444780064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BlockMemoryContrl.v"/>
      <outfile xil_pn:name="blockmemory16kx1_tb.v"/>
      <outfile xil_pn:name="testdrup.v"/>
    </transform>
    <transform xil_pn:end_ts="1444781191" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4600352655206194067" xil_pn:start_ts="1444781191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444841037" xil_pn:in_ck="6178464407933311730" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4926272535587001135" xil_pn:start_ts="1444841036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="whatever.vf"/>
    </transform>
    <transform xil_pn:end_ts="1444782071" xil_pn:in_ck="7650336507256037478" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8418105857413775301" xil_pn:start_ts="1444782071">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blockmemory16kx1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blockmemory16kx1.v"/>
    </transform>
    <transform xil_pn:end_ts="1444782105" xil_pn:in_ck="4921565992741800659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444782105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BlockMemoryContrl.v"/>
      <outfile xil_pn:name="blockmemory16kx1_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/blockmemory16kx1.v"/>
      <outfile xil_pn:name="testdrup.v"/>
      <outfile xil_pn:name="whatever.vf"/>
    </transform>
    <transform xil_pn:end_ts="1444841039" xil_pn:in_ck="4921565992741800659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7302258897900432030" xil_pn:start_ts="1444841037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whatever_whatever_sch_tb_beh.prj"/>
      <outfile xil_pn:name="whatever_whatever_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444841039" xil_pn:in_ck="-2876302233966223926" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2227763678014668571" xil_pn:start_ts="1444841039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="whatever_whatever_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1444696779" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444696779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444759149" xil_pn:in_ck="6178464407933311730" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8034311441096829224" xil_pn:start_ts="1444759148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="whatever.vf"/>
    </transform>
    <transform xil_pn:end_ts="1444758197" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8418105857413775301" xil_pn:start_ts="1444758197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444696780" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1897066494132529642" xil_pn:start_ts="1444696780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444759149" xil_pn:in_ck="-5793312292484479083" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1444759149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1444696780" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8085420101218951985" xil_pn:start_ts="1444696780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1444759156" xil_pn:in_ck="-8884497424710854244" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4899181647501167121" xil_pn:start_ts="1444759149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="whatever.jhd"/>
      <outfile xil_pn:name="whatever.lso"/>
      <outfile xil_pn:name="whatever.ngc"/>
      <outfile xil_pn:name="whatever.ngr"/>
      <outfile xil_pn:name="whatever.prj"/>
      <outfile xil_pn:name="whatever.stx"/>
      <outfile xil_pn:name="whatever.syr"/>
      <outfile xil_pn:name="whatever.xst"/>
      <outfile xil_pn:name="whatever_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1444696783" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894350615142824" xil_pn:start_ts="1444696783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
