// Seed: 212281064
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wor id_3;
  output wire id_2;
  inout wor id_1;
  logic id_5;
  ;
  assign id_3 = id_5 - 1;
  assign id_1 = id_3 ? 1 : id_3 ? id_5 : 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd60
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    output wire id_6,
    input tri0 _id_7,
    output wand id_8,
    input wor id_9,
    output tri0 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  ;
  logic id_15;
  ;
  wire id_16;
  logic [7:0] id_17;
  localparam id_18 = 1;
  wire id_19;
  assign id_6 = id_16 != -1;
  module_0 modCall_1 (
      id_16,
      id_19,
      id_18,
      id_19
  );
  assign id_17[id_7] = id_3;
  logic id_20;
  ;
endmodule
