--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml andN.twx andN.ncd -o andN.twr andN.pcf

Design file:              andN.ncd
Physical constraint file: andN.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ina<0>         |out<0>         |    6.094|
ina<1>         |out<1>         |    6.740|
ina<2>         |out<2>         |    7.012|
ina<3>         |out<3>         |    6.535|
ina<4>         |out<4>         |    6.698|
ina<5>         |out<5>         |    6.384|
ina<6>         |out<6>         |    6.572|
ina<7>         |out<7>         |    6.308|
inb<0>         |out<0>         |    6.050|
inb<1>         |out<1>         |    6.658|
inb<2>         |out<2>         |    6.337|
inb<3>         |out<3>         |    6.491|
inb<4>         |out<4>         |    6.339|
inb<5>         |out<5>         |    6.150|
inb<6>         |out<6>         |    6.150|
inb<7>         |out<7>         |    6.059|
---------------+---------------+---------+


Analysis completed Sun Sep 03 19:07:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



