
---------- Begin Simulation Statistics ----------
final_tick                                 7993239000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107510                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   190422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   279.04                       # Real time elapsed on the host
host_tick_rate                               28645176                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007993                       # Number of seconds simulated
sim_ticks                                  7993239000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12669107                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12034419                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.532883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.532883                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38280517                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21561287                       # number of floating regfile writes
system.cpu.idleCycles                          139629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3211639                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.354466                       # Inst execution rate
system.cpu.iew.exec_refs                      8179603                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1385307                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  205630                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6814955                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1787                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1399784                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54088984                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6794296                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27738                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53626095                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1358                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 45377                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18643                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 47345                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            168                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13355                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7595                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72296122                       # num instructions consuming a value
system.cpu.iew.wb_count                      53608227                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580461                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41965069                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.353348                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53615311                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52285978                       # number of integer regfile reads
system.cpu.int_regfile_writes                26775924                       # number of integer regfile writes
system.cpu.ipc                               1.876586                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.876586                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            917340      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28156606     52.48%     54.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2216      0.00%     54.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106677      0.20%     54.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1321855      2.46%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3011      0.01%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2644828      4.93%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7189      0.01%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640939      4.92%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2754      0.01%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390895      8.18%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196014      4.09%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074679      5.73%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1956606      3.65%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1378231      2.57%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4844919      9.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8815      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53653834                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22895444                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45790852                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22890028                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22980100                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      458038                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008537                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  454855     99.31%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     81      0.02%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     31      0.01%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   48      0.01%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1559      0.34%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   944      0.21%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               123      0.03%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              390      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30299088                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77825433                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30718199                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          32061888                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   54088953                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53653834                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          952853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3730                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1919417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15846850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.385773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.032780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              897163      5.66%      5.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2110988     13.32%     18.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3178998     20.06%     39.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2634629     16.63%     55.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2589979     16.34%     72.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1388026      8.76%     80.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1692511     10.68%     91.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1010597      6.38%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              343959      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15846850                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.356201                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              5090                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1917                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6814955                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1399784                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18106752                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15986479                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            528                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3330444                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1978464                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18964                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1005126                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  993861                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.879245                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  444522                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          448712                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             440928                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7784                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1196                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          928876                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17850                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15717587                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.380672                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.878936                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1656685     10.54%     10.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4616314     29.37%     39.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2245503     14.29%     54.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1364014      8.68%     62.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          455890      2.90%     65.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894014      5.69%     71.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          456090      2.90%     74.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326144      8.44%     82.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2702933     17.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15717587                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2702933                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7665917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7665917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7665917                       # number of overall hits
system.cpu.dcache.overall_hits::total         7665917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46265                       # number of overall misses
system.cpu.dcache.overall_misses::total         46265                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2958957490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2958957490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2958957490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2958957490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7712182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7712182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7712182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7712182                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63956.716524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63956.716524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63956.716524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63956.716524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19699                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               651                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.259601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30227                       # number of writebacks
system.cpu.dcache.writebacks::total             30227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12201                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12201                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12201                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34064                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2322574490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2322574490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2322574490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2322574490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004417                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68182.670561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68182.670561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68182.670561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68182.670561                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33552                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6328366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6328366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    817324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    817324000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6345093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6345093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48862.557542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48862.557542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4531                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    210691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    210691500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        46500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        46500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2141633490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2141633490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72504.349990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72504.349990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2111882990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2111882990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71509.260488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71509.260488                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.977553                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7699981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.044534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.977553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15458428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15458428                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1848607                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7144223                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2945251                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3890126                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18643                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               976159                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1650                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               54306580                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7845                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6793181                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1385374                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           631                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1343                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3729784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30602284                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3330444                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1879311                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12090540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   40480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  555                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5711                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3654274                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5080                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15846850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.448190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.555686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6651534     41.97%     41.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   786253      4.96%     46.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1122312      7.08%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   337775      2.13%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   671318      4.24%     60.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   345335      2.18%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   243798      1.54%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   784195      4.95%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4904330     30.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15846850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.208329                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.914260                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3650785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3650785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3650785                       # number of overall hits
system.cpu.icache.overall_hits::total         3650785                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3489                       # number of overall misses
system.cpu.icache.overall_misses::total          3489                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    204291000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    204291000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    204291000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    204291000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3654274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3654274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3654274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3654274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000955                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000955                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000955                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58552.880482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58552.880482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58552.880482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58552.880482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2166                       # number of writebacks
system.cpu.icache.writebacks::total              2166                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          811                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          811                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          811                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          811                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159178000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159178000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159178000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000733                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000733                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59439.133682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59439.133682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59439.133682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59439.133682                       # average overall mshr miss latency
system.cpu.icache.replacements                   2166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3650785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3650785                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3489                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    204291000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    204291000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3654274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3654274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58552.880482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58552.880482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159178000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59439.133682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59439.133682                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.955935                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3653463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1364.250560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.955935                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7311226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7311226                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3654913                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           869                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      447503                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   94894                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  104                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 168                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  32753                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   81                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7993239000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18643                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2979286                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  332640                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2959                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5696574                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6816748                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               54216540                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3212                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5567663                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    743                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 354380                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              13                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            61370390                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   123615198                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53764543                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38343231                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1579515                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15754413                       # count of insts added to the skid buffer
system.cpu.rob.reads                         67070928                       # The number of ROB reads
system.cpu.rob.writes                       108259665                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2270                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2784                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 514                       # number of overall hits
system.l2.overall_hits::.cpu.data                2270                       # number of overall hits
system.l2.overall_hits::total                    2784                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31794                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2162                       # number of overall misses
system.l2.overall_misses::.cpu.data             31794                       # number of overall misses
system.l2.overall_misses::total                 33956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149645500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2247152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2396797500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149645500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2247152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2396797500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34064                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36740                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34064                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36740                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.807922                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.933361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.924224                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.807922                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.933361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.924224                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69216.234968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70678.492797                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70585.389916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69216.234968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70678.492797                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70585.389916                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21103                       # number of writebacks
system.l2.writebacks::total                     21103                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1921976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2049530000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1921976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2049530000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.807922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.933361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.807922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.933361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58997.918594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60450.918412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60358.404995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58997.918594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60450.918412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60358.404995                       # average overall mshr miss latency
system.l2.replacements                          25774                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2163                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2063790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2063790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70718.928828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70718.928828                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1765277750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1765277750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60489.934208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60489.934208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.807922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.807922                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69216.234968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69216.234968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.807922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.807922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58997.918594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58997.918594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    183361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    183361500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.576252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70226.541555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70226.541555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156698750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156698750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60014.841057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60014.841057                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7773.738572                       # Cycle average of tags in use
system.l2.tags.total_refs                       72448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.132956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.142746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       464.291113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7307.304713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.056676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.892005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948943                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4452                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    613558                       # Number of tag accesses
system.l2.tags.data_accesses                   613558                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001036026500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90747                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21103                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21103                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.407531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.395716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.124881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1187     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.644351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.626703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              214     17.91%     17.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              978     81.84%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2173184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7993134500                       # Total gap between requests
system.mem_ctrls.avgGap                     145173.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       138368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2034432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1349440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 17310629.645879477262                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 254519100.454771876335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 168822676.264277875423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2162                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21103                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56207500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    872834500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 180160170250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25997.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27452.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8537182.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       138368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2173184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       138368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       138368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2162                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33956                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21103                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21103                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     17310630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    254567141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271877771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     17310630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17310630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    168966798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       168966798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    168966798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     17310630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    254567141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       440844569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33950                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21085                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               292479500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          929042000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8615.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27365.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29235                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18418                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   477.263586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   321.792797                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.517071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1099     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1626     22.04%     36.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          792     10.73%     47.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          602      8.16%     55.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          736      9.97%     65.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          347      4.70%     70.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          297      4.02%     74.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          663      8.98%     83.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1217     16.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2172800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1349440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.829730                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              168.822676                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26810700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14242635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122522400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55389420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2523990780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    943938240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4317514815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.145843                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2423297250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5303181750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25896780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13760670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119880600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54674280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2562714870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    911328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4318876320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.316175                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2337748500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    266760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5388730500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4773                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21103                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4144                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4773                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        93159                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        93159                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  93159                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3523776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3523776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3523776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33956                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35903750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42445000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7520                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101680                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       309888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4114624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4424512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25776                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092453                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61977     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    539      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62516                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7993239000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68623000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4017998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51096499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
