`timescale 1ns / 1ps
module testbench;
    reg clk;
    reg reset;
    wire [31:0] aluresout;
    wire [31:0] shift_resultout;
    wire [31:0] GP_DATA_INout;

    top_mips inst (
        .clk(clk),
        .reset(reset),
        .aluresout(aluresout),
        .shift_resultout(shift_resultout),
        .GP_DATA_INout(GP_DATA_INout)
    );

    always #5 clk = ~clk;
    initial begin
        $display("==== MIPS Processor Simulation Start ====");
        $dumpfile("waveform.vcd");   // For GTKWave or waveform viewer
        $dumpvars(0, testbench);

        clk = 0;
        reset = 1;

        #20 reset = 0; // Release reset after 2 cycles

        // Let the simulation run for some time
        #1000;

        $display("==== Simulation Finished ====");
        $finish;
    end
endmodule
