

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Wed Jun  5 19:43:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   26|   26|   22|   22| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     74|       0|   4010|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|      -|    1083|   1177|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    591|
|Register         |        -|      -|    2886|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|     74|    3969|   5778|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U   |pid_CTRL_s_axi   |       10|      0|  436|  390|
    |pid_OUT_r_m_axi_U  |pid_OUT_r_m_axi  |        2|      0|  537|  677|
    |pid_TEST_s_axi_U   |pid_TEST_s_axi   |        8|      0|  110|  110|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       20|      0| 1083| 1177|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_16_fu_1090_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_17_fu_1030_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_18_fu_1043_p2                |     *    |      3|  0|  20|          18|          32|
    |p_Val2_23_fu_1103_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_33_fu_1427_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_34_fu_1558_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_36_fu_1570_p2                |     *    |      3|  0|  20|          18|          32|
    |p_Val2_42_fu_1515_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_43_fu_1583_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_45_fu_1596_p2                |     *    |      3|  0|  20|          18|          32|
    |p_Val2_48_fu_1532_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_52_fu_1940_p2                |     *    |      4|  0|  23|          14|          34|
    |p_Val2_6_fu_964_p2                  |     *    |      3|  0|  20|          32|          32|
    |p_Val2_7_fu_892_p2                  |     *    |      3|  0|  20|          17|          32|
    |p_Val2_81_1_fu_1953_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_2_fu_1966_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_3_fu_1979_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_4_fu_2355_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_5_fu_2368_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_6_fu_2381_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_81_7_fu_2394_p2              |     *    |      4|  0|  23|          14|          34|
    |p_Val2_8_fu_905_p2                  |     *    |      3|  0|  20|          18|          32|
    |addconv2_fu_1891_p2                 |     +    |      0|  0|  41|          34|          34|
    |p_Val2_10_fu_1133_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_19_fu_1171_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_20_fu_1188_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_35_fu_1612_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_37_fu_1629_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_44_fu_1655_p2                |     +    |      0|  0|  72|          65|          65|
    |p_Val2_46_fu_1672_p2                |     +    |      0|  0|  73|          66|          66|
    |p_Val2_53_fu_2019_p2                |     +    |      0|  0|  59|          52|          52|
    |p_Val2_54_cast_fu_2025_p2           |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_1_cast_fu_2111_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_1_fu_2105_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_82_2_cast_fu_2193_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_2_fu_2187_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_82_3_cast_fu_2279_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_3_fu_2273_p2              |     +    |      0|  0|  59|          52|          52|
    |p_Val2_82_4_cast_fu_2416_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_4_fu_2411_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_82_5_cast_fu_2500_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_5_fu_2495_p2              |     +    |      0|  0|  60|          53|          53|
    |p_Val2_82_6_cast_fu_2580_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_6_fu_2575_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_82_7_cast_fu_2660_p2         |     +    |      0|  0|  54|          47|          47|
    |p_Val2_82_7_fu_2655_p2              |     +    |      0|  0|  58|          51|          51|
    |p_Val2_9_fu_1078_p2                 |     +    |      0|  0|  72|          65|          65|
    |r_V_2_4_fu_1913_p2                  |     +    |      0|  0|  41|          34|          34|
    |r_V_2_7_fu_1931_p2                  |     +    |      0|  0|  41|          34|          34|
    |ret_V_1_fu_738_p2                   |     +    |      0|  0|  12|           1|           3|
    |sum_fu_1875_p2                      |     +    |      0|  0|  40|          33|          33|
    |tmp_22_fu_977_p2                    |     +    |      0|  0|  39|          32|          32|
    |tmp_47_fu_1361_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_66_fu_1448_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_6_fu_839_p2                     |     +    |      0|  0|  39|          32|          32|
    |addconv3_fu_1897_p2                 |     -    |      0|  0|  40|          33|          33|
    |addconv4_fu_1925_p2                 |     -    |      0|  0|  41|          34|          34|
    |addconv_fu_1834_p2                  |     -    |      0|  0|  40|          33|          33|
    |p_Val2_13_fu_919_p2                 |     -    |      0|  0|  24|          17|          17|
    |p_Val2_30_fu_1307_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_39_fu_1324_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_3_fu_798_p2                  |     -    |      0|  0|  24|          17|          17|
    |p_Val2_51_fu_1855_p2                |     -    |      0|  0|  40|           1|          33|
    |r_V_1_fu_1341_p2                    |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_1885_p2                  |     -    |      0|  0|  41|          34|          34|
    |r_V_2_3_fu_1907_p2                  |     -    |      0|  0|  41|          34|          34|
    |r_V_2_5_fu_1919_p2                  |     -    |      0|  0|  41|          34|          34|
    |r_V_2_fu_1869_p2                    |     -    |      0|  0|  41|          34|          34|
    |r_V_fu_1057_p2                      |     -    |      0|  0|  24|          17|          17|
    |tmp_10_fu_816_p2                    |     -    |      0|  0|  25|          18|          18|
    |tmp_27_fu_937_p2                    |     -    |      0|  0|  25|          18|          18|
    |tmp_52_fu_1415_p2                   |     -    |      0|  0|  25|          18|          18|
    |tmp_71_fu_1502_p2                   |     -    |      0|  0|  25|          18|          18|
    |ap_block_state14_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2234                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2237                   |    and   |      0|  0|   2|           1|           1|
    |sel_tmp11_fu_2324_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp13_fu_2460_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp15_fu_2544_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_2624_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp19_fu_2704_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1721_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_2156_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_2070_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_1766_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_2238_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_110_1_fu_2134_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_2_fu_2216_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_3_fu_2302_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_4_fu_2438_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_5_fu_2522_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_6_fu_2602_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_110_7_fu_2682_p2                |   icmp   |      0|  0|  18|          19|          15|
    |tmp_16_fu_1149_p2                   |   icmp   |      0|  0|  18|          32|          15|
    |tmp_17_fu_1155_p2                   |   icmp   |      0|  0|  18|          32|          13|
    |tmp_1_fu_851_p2                     |   icmp   |      0|  0|  18|          32|          20|
    |tmp_23_fu_983_p2                    |   icmp   |      0|  0|  18|          32|          21|
    |tmp_24_fu_989_p2                    |   icmp   |      0|  0|  18|          32|          20|
    |tmp_33_fu_1240_p2                   |   icmp   |      0|  0|  18|          32|          15|
    |tmp_34_fu_1245_p2                   |   icmp   |      0|  0|  18|          32|          13|
    |tmp_48_fu_1367_p2                   |   icmp   |      0|  0|  18|          32|          21|
    |tmp_49_fu_1373_p2                   |   icmp   |      0|  0|  18|          32|          20|
    |tmp_58_fu_1688_p2                   |   icmp   |      0|  0|  18|          32|          15|
    |tmp_59_fu_1693_p2                   |   icmp   |      0|  0|  18|          32|          13|
    |tmp_5_fu_732_p2                     |   icmp   |      0|  0|  13|          13|           1|
    |tmp_67_fu_1454_p2                   |   icmp   |      0|  0|  18|          32|          21|
    |tmp_68_fu_1460_p2                   |   icmp   |      0|  0|  18|          32|          20|
    |tmp_77_fu_1733_p2                   |   icmp   |      0|  0|  18|          32|          15|
    |tmp_78_fu_1738_p2                   |   icmp   |      0|  0|  18|          32|          13|
    |tmp_7_fu_760_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_92_fu_2048_p2                   |   icmp   |      0|  0|  18|          19|          15|
    |tmp_s_fu_845_p2                     |   icmp   |      0|  0|  18|          32|          21|
    |tmp_100_fu_2252_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_103_fu_2338_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_105_fu_2474_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_107_fu_2558_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_109_fu_2638_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_111_fu_2718_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_25_fu_1003_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_40_fu_1222_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_1267_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_4_fu_865_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_50_fu_1387_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_61_fu_1727_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_69_fu_1474_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_80_fu_1772_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_93_fu_2084_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_97_fu_2170_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_752_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_Val2_26_fu_1282_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_27_fu_1288_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_28_fu_1294_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_54_fu_2090_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_1_fu_2176_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_2_fu_2258_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_3_fu_2344_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_4_fu_2480_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_5_fu_2564_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_6_fu_2644_p3              |  select  |      0|  0|  16|           1|          16|
    |p_Val2_83_7_fu_2724_p3              |  select  |      0|  0|  16|           1|          16|
    |p_s_fu_744_p3                       |  select  |      0|  0|   3|           1|           3|
    |p_tmp_1_cast_fu_995_p3              |  select  |      0|  0|  21|           1|          21|
    |p_tmp_3_cast_fu_1379_p3             |  select  |      0|  0|  21|           1|          21|
    |p_tmp_4_cast_fu_1466_p3             |  select  |      0|  0|  21|           1|          21|
    |p_tmp_6_cast_fu_857_p3              |  select  |      0|  0|  21|           1|          21|
    |phitmp5_fu_1228_p3                  |  select  |      0|  0|  16|           1|          16|
    |phitmp6_fu_1273_p3                  |  select  |      0|  0|  16|           1|          16|
    |sel_tmp12_cast_fu_2244_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp15_cast_fu_2330_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp18_cast_fu_2466_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp21_cast_fu_2550_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp24_cast_fu_2630_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp27_cast_fu_2710_p3           |  select  |      0|  0|  13|           1|          13|
    |sel_tmp5_cast_fu_2076_p3            |  select  |      0|  0|  13|           1|          13|
    |sel_tmp8_cast_fu_2162_p3            |  select  |      0|  0|  13|           1|          13|
    |tmp_26_fu_1009_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_2_fu_871_p3                     |  select  |      0|  0|  32|           1|          32|
    |tmp_39_cast_fu_1214_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_42_cast_fu_1259_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_51_fu_1393_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_70_fu_1480_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_85_cast_fu_1778_p3              |  select  |      0|  0|  17|           1|          17|
    |tmp_85_fu_1786_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_86_fu_1814_p3                   |  select  |      0|  0|  19|           1|          19|
    |tmp_87_cast_fu_1806_p3              |  select  |      0|  0|  17|           1|          17|
    |sel_tmp10_fu_2318_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp12_fu_2454_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp14_fu_2538_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_2618_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp18_fu_2698_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_2064_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_2232_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1760_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_2150_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1715_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     74|  0|4010|        3159|        3822|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_WDATA                           |   44|          9|   16|        144|
    |OUT_r_blk_n_AW                        |    9|          2|    1|          2|
    |OUT_r_blk_n_B                         |    9|          2|    1|          2|
    |OUT_r_blk_n_W                         |    9|          2|    1|          2|
    |ap_NS_iter0_fsm                       |  109|         23|   22|        506|
    |ap_NS_iter1_fsm                       |   38|          7|    6|         42|
    |ap_phi_mux_p_Val2_24_phi_fu_680_p4    |    9|          2|   16|         32|
    |ap_phi_mux_p_Val2_25_phi_fu_691_p4    |    9|          2|   16|         32|
    |ap_phi_mux_p_Val2_s_16_phi_fu_669_p4  |    9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY           |    9|          2|    1|          2|
    |cmdIn_V_address0                      |   38|          7|    3|         21|
    |integral_pos_V_0                      |    9|          2|   32|         64|
    |integral_pos_V_1                      |    9|          2|   32|         64|
    |kd_V_address0                         |   27|          5|    2|         10|
    |ki_V_address0                         |   27|          5|    2|         10|
    |kp_V_address0                         |   38|          7|    3|         21|
    |last_error_pos_V_0                    |    9|          2|   16|         32|
    |last_error_pos_V_1                    |    9|          2|   16|         32|
    |measured_V_address0                   |   38|          7|    3|         21|
    |test_V_address0                       |   62|         15|   12|        180|
    |test_V_d0                             |   62|         15|   32|        480|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  591|        124|  250|       1733|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |addconv2_reg_3239             |  19|   0|   34|         15|
    |addconv4_reg_3259             |  19|   0|   34|         15|
    |ap_CS_iter0_fsm               |  22|   0|   22|          0|
    |ap_CS_iter1_fsm               |   6|   0|    6|          0|
    |ap_reg_ioackin_OUT_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY   |   1|   0|    1|          0|
    |cmdIn_V_load_4_reg_3062       |  16|   0|   16|          0|
    |integral_pos_V_0              |  32|   0|   32|          0|
    |integral_pos_V_1              |  32|   0|   32|          0|
    |integral_rate_V_0             |  32|   0|   32|          0|
    |integral_rate_V_1             |  32|   0|   32|          0|
    |kd_V_load_2_reg_2837          |  32|   0|   32|          0|
    |ki_V_load_1_reg_2921          |  32|   0|   32|          0|
    |ki_V_load_2_reg_2832          |  32|   0|   32|          0|
    |kp_V_load_3_reg_2827          |  32|   0|   32|          0|
    |kp_V_load_5_reg_3088          |  32|   0|   32|          0|
    |last_error_pos_V_0            |  16|   0|   16|          0|
    |last_error_pos_V_1            |  16|   0|   16|          0|
    |last_error_rate_V_0           |  16|   0|   16|          0|
    |last_error_rate_V_1           |  16|   0|   16|          0|
    |p_Val2_11_reg_2884            |  16|   0|   16|          0|
    |p_Val2_13_reg_2910            |  17|   0|   17|          0|
    |p_Val2_16_reg_3027            |  64|   0|   64|          0|
    |p_Val2_17_reg_2977            |  49|   0|   49|          0|
    |p_Val2_18_reg_2982            |  50|   0|   50|          0|
    |p_Val2_1_reg_2842             |  16|   0|   16|          0|
    |p_Val2_20_reg_3067            |  66|   0|   66|          0|
    |p_Val2_21_reg_2961            |  16|   0|   16|          0|
    |p_Val2_29_reg_2822            |  16|   0|   16|          0|
    |p_Val2_30_reg_3103            |  17|   0|   17|          0|
    |p_Val2_33_reg_3152            |  49|   0|   49|          0|
    |p_Val2_34_reg_3187            |  64|   0|   64|          0|
    |p_Val2_36_reg_3192            |  50|   0|   50|          0|
    |p_Val2_37_reg_3207            |  66|   0|   66|          0|
    |p_Val2_38_reg_3037            |  16|   0|   16|          0|
    |p_Val2_39_reg_3115            |  17|   0|   17|          0|
    |p_Val2_3_reg_2853             |  17|   0|   17|          0|
    |p_Val2_42_reg_3167            |  49|   0|   49|          0|
    |p_Val2_43_reg_3197            |  64|   0|   64|          0|
    |p_Val2_45_reg_3202            |  50|   0|   50|          0|
    |p_Val2_46_reg_3218            |  66|   0|   66|          0|
    |p_Val2_47_reg_3083            |  16|   0|   16|          0|
    |p_Val2_49_reg_3002            |  16|   0|   16|          0|
    |p_Val2_52_reg_3269            |  34|   0|   49|         15|
    |p_Val2_54_reg_3329            |  16|   0|   16|          0|
    |p_Val2_6_reg_2967             |  64|   0|   64|          0|
    |p_Val2_7_reg_2900             |  49|   0|   49|          0|
    |p_Val2_81_1_reg_3279          |  34|   0|   49|         15|
    |p_Val2_81_2_reg_3289          |  34|   0|   49|         15|
    |p_Val2_81_3_reg_3299          |  34|   0|   49|         15|
    |p_Val2_81_4_reg_3353          |  34|   0|   49|         15|
    |p_Val2_81_5_reg_3363          |  34|   0|   49|         15|
    |p_Val2_81_6_reg_3373          |  34|   0|   49|         15|
    |p_Val2_81_7_reg_3383          |  34|   0|   49|         15|
    |p_Val2_83_1_reg_3335          |  16|   0|   16|          0|
    |p_Val2_83_2_reg_3341          |  16|   0|   16|          0|
    |p_Val2_83_3_reg_3347          |  16|   0|   16|          0|
    |p_Val2_83_4_reg_3403          |  16|   0|   16|          0|
    |p_Val2_83_5_reg_3409          |  16|   0|   16|          0|
    |p_Val2_83_6_reg_3415          |  16|   0|   16|          0|
    |p_Val2_83_7_reg_3421          |  16|   0|   16|          0|
    |p_Val2_8_reg_2905             |  50|   0|   50|          0|
    |p_Val2_9_reg_3022             |  65|   0|   65|          0|
    |p_Val2_s_reg_2810             |  16|   0|   16|          0|
    |phitmp5_reg_3078              |  16|   0|   16|          0|
    |phitmp_reg_3032               |  16|   0|   16|          0|
    |r_V_1_reg_3127                |  17|   0|   17|          0|
    |r_V_2_1_reg_3234              |  19|   0|   34|         15|
    |r_V_2_3_reg_3244              |  19|   0|   34|         15|
    |r_V_2_4_reg_3249              |  19|   0|   34|         15|
    |r_V_2_5_reg_3254              |  19|   0|   34|         15|
    |r_V_2_7_reg_3264              |  19|   0|   34|         15|
    |r_V_2_reg_3229                |  19|   0|   34|         15|
    |r_V_reg_2987                  |  17|   0|   17|          0|
    |reg_698                       |  32|   0|   32|          0|
    |reg_702                       |  32|   0|   32|          0|
    |reg_706                       |  32|   0|   32|          0|
    |tmp_101_reg_3304              |  32|   0|   47|         15|
    |tmp_104_reg_3358              |  32|   0|   47|         15|
    |tmp_108_reg_3368              |  32|   0|   47|         15|
    |tmp_10_reg_2859               |  18|   0|   18|          0|
    |tmp_112_reg_3378              |  32|   0|   47|         15|
    |tmp_114_reg_3388              |  32|   0|   47|         15|
    |tmp_26_reg_2972               |  32|   0|   32|          0|
    |tmp_27_reg_2916               |  18|   0|   18|          0|
    |tmp_2_reg_2895                |  32|   0|   32|          0|
    |tmp_32_reg_3072               |  32|   0|   32|          0|
    |tmp_51_reg_3142               |  32|   0|   32|          0|
    |tmp_52_reg_3147               |  18|   0|   18|          0|
    |tmp_57_reg_3212               |  32|   0|   32|          0|
    |tmp_62_reg_3110               |  16|   0|   16|          0|
    |tmp_70_reg_3157               |  32|   0|   32|          0|
    |tmp_71_reg_3162               |  18|   0|   18|          0|
    |tmp_76_reg_3223               |  32|   0|   32|          0|
    |tmp_7_reg_2815                |   1|   0|    1|          0|
    |tmp_81_reg_3122               |  16|   0|   16|          0|
    |tmp_84_reg_3172               |  17|   0|   17|          0|
    |tmp_88_reg_3274               |  32|   0|   47|         15|
    |tmp_89_reg_3321               |  17|   0|   47|         30|
    |tmp_93_cast_cast1_reg_3309    |  21|   0|   51|         30|
    |tmp_93_cast_cast2_reg_3316    |  23|   0|   53|         30|
    |tmp_95_reg_3284               |  32|   0|   47|         15|
    |tmp_98_reg_3294               |  32|   0|   47|         15|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2886|   0| 3336|        450|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

