// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_12_0_x2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_12_0_x252_dout,
        fifo_A_PE_12_0_x252_empty_n,
        fifo_A_PE_12_0_x252_read,
        fifo_A_PE_12_1_x253_din,
        fifo_A_PE_12_1_x253_full_n,
        fifo_A_PE_12_1_x253_write,
        fifo_B_PE_12_0_x267_dout,
        fifo_B_PE_12_0_x267_empty_n,
        fifo_B_PE_12_0_x267_read,
        fifo_B_PE_13_0_x268_din,
        fifo_B_PE_13_0_x268_full_n,
        fifo_B_PE_13_0_x268_write,
        fifo_C_drain_PE_12_0_x295_din,
        fifo_C_drain_PE_12_0_x295_full_n,
        fifo_C_drain_PE_12_0_x295_write
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_pp2_stage0 = 19'd1024;
parameter    ap_ST_fsm_pp2_stage1 = 19'd2048;
parameter    ap_ST_fsm_pp2_stage2 = 19'd4096;
parameter    ap_ST_fsm_pp2_stage3 = 19'd8192;
parameter    ap_ST_fsm_state22 = 19'd16384;
parameter    ap_ST_fsm_state23 = 19'd32768;
parameter    ap_ST_fsm_state24 = 19'd65536;
parameter    ap_ST_fsm_state25 = 19'd131072;
parameter    ap_ST_fsm_state26 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_12_0_x252_dout;
input   fifo_A_PE_12_0_x252_empty_n;
output   fifo_A_PE_12_0_x252_read;
output  [255:0] fifo_A_PE_12_1_x253_din;
input   fifo_A_PE_12_1_x253_full_n;
output   fifo_A_PE_12_1_x253_write;
input  [255:0] fifo_B_PE_12_0_x267_dout;
input   fifo_B_PE_12_0_x267_empty_n;
output   fifo_B_PE_12_0_x267_read;
output  [255:0] fifo_B_PE_13_0_x268_din;
input   fifo_B_PE_13_0_x268_full_n;
output   fifo_B_PE_13_0_x268_write;
output  [31:0] fifo_C_drain_PE_12_0_x295_din;
input   fifo_C_drain_PE_12_0_x295_full_n;
output   fifo_C_drain_PE_12_0_x295_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_12_0_x252_read;
reg fifo_A_PE_12_1_x253_write;
reg fifo_B_PE_12_0_x267_read;
reg fifo_B_PE_13_0_x268_write;
reg fifo_C_drain_PE_12_0_x295_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_12_0_x252_blk_n;
wire    ap_CS_fsm_state5;
reg    fifo_A_PE_12_1_x253_blk_n;
wire    ap_CS_fsm_state26;
reg    fifo_B_PE_12_0_x267_blk_n;
wire    ap_CS_fsm_state7;
reg    fifo_B_PE_13_0_x268_blk_n;
reg    fifo_C_drain_PE_12_0_x295_blk_n;
wire    ap_CS_fsm_state22;
reg   [0:0] select_ln13792_1_reg_1036;
reg   [3:0] c8_V_reg_478;
reg   [31:0] empty_reg_490;
wire   [31:0] local_A_0_q0;
reg   [31:0] reg_510;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state12_pp2_stage1_iter0;
wire    ap_block_state16_pp2_stage1_iter1;
wire    ap_block_state20_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] icmp_ln890_214_reg_1102;
wire   [31:0] local_A_0_q1;
wire    ap_CS_fsm_state23;
wire   [31:0] local_B_0_q0;
reg   [31:0] reg_516;
wire   [31:0] local_B_0_q1;
wire   [6:0] add_ln691_fu_522_p2;
reg   [6:0] add_ln691_reg_919;
wire    ap_CS_fsm_state2;
wire   [9:0] zext_ln890_fu_528_p1;
reg   [9:0] zext_ln890_reg_924;
wire   [0:0] icmp_ln890_fu_532_p2;
wire   [4:0] add_ln691_288_fu_538_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] add_ln890_96_fu_572_p2;
reg   [15:0] add_ln890_96_reg_1020;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln890_212_fu_590_p2;
reg   [0:0] icmp_ln890_212_reg_1028;
wire   [0:0] icmp_ln890_210_fu_578_p2;
wire   [0:0] select_ln13792_1_fu_608_p3;
wire   [5:0] select_ln890_fu_616_p3;
reg   [5:0] select_ln890_reg_1040;
wire   [4:0] select_ln890_248_fu_659_p3;
reg   [4:0] select_ln890_248_reg_1045;
wire   [6:0] select_ln890_249_fu_667_p3;
reg   [6:0] select_ln890_249_reg_1050;
reg   [9:0] local_C_addr_58_reg_1055;
wire   [3:0] add_ln691_291_fu_702_p2;
wire    ap_CS_fsm_state6;
wire   [255:0] zext_ln1497_fu_738_p1;
wire   [0:0] icmp_ln878_fu_708_p2;
wire   [3:0] add_ln691_292_fu_742_p2;
wire    ap_CS_fsm_state8;
wire   [255:0] zext_ln1497_20_fu_778_p1;
wire   [0:0] icmp_ln878_20_fu_748_p2;
wire   [31:0] local_C_q0;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln890_214_fu_782_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state15_pp2_stage0_iter1;
wire    ap_block_state19_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln890_214_reg_1102_pp2_iter1_reg;
reg   [0:0] icmp_ln890_214_reg_1102_pp2_iter2_reg;
wire   [3:0] add_ln691_293_fu_794_p2;
reg   [3:0] add_ln691_293_reg_1116;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state14_pp2_stage3_iter0;
wire    ap_block_state18_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire   [31:0] grp_fu_506_p2;
reg   [31:0] mul_reg_1121;
wire   [31:0] grp_fu_501_p2;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_state13_pp2_stage2_iter0;
wire    ap_block_state17_pp2_stage2_iter1;
wire    ap_block_state21_pp2_stage2_iter2;
wire    ap_block_pp2_stage2_11001;
wire   [4:0] add_ln691_294_fu_805_p2;
reg   [4:0] add_ln691_294_reg_1131;
wire   [11:0] select_ln890_250_fu_816_p3;
reg   [11:0] select_ln890_250_reg_1136;
reg   [31:0] u6_reg_1141;
reg   [31:0] u6_58_reg_1146;
reg   [31:0] u5_reg_1151;
wire    ap_CS_fsm_state24;
reg   [31:0] u4_reg_1156;
reg   [31:0] u5_58_reg_1161;
reg   [31:0] u4_58_reg_1166;
reg   [31:0] u3_reg_1171;
wire    ap_CS_fsm_state25;
reg   [31:0] u2_reg_1176;
reg   [31:0] u3_58_reg_1181;
reg   [31:0] u2_58_reg_1186;
wire    ap_block_pp2_stage3_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter1_state16;
reg   [2:0] local_A_0_address0;
reg    local_A_0_ce0;
reg    local_A_0_we0;
wire   [31:0] local_A_0_d0;
reg   [2:0] local_A_0_address1;
reg    local_A_0_ce1;
reg   [2:0] local_B_0_address0;
reg    local_B_0_ce0;
reg    local_B_0_we0;
wire   [31:0] local_B_0_d0;
reg   [2:0] local_B_0_address1;
reg    local_B_0_ce1;
reg    local_C_ce0;
reg   [9:0] local_C_address1;
reg    local_C_ce1;
reg    local_C_we1;
reg   [31:0] local_C_d1;
reg   [6:0] c6_V_reg_358;
wire   [0:0] icmp_ln890_211_fu_566_p2;
reg    ap_block_state1;
reg   [4:0] c7_V_reg_369;
reg   [15:0] indvar_flatten13_reg_380;
reg    ap_block_state26;
reg   [5:0] c5_V_reg_391;
reg   [11:0] indvar_flatten_reg_402;
reg   [6:0] c6_V_58_reg_414;
reg   [4:0] c7_V_58_reg_426;
reg   [3:0] n_V_reg_438;
reg   [255:0] p_Val2_s_reg_449;
reg   [3:0] n_V_20_reg_458;
reg   [255:0] p_Val2_20_reg_469;
reg   [3:0] ap_phi_mux_c8_V_phi_fu_482_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_empty_phi_fu_494_p4;
wire    ap_block_pp2_stage2;
wire   [63:0] zext_ln13787_fu_561_p1;
wire   [63:0] p_cast_fu_697_p1;
wire   [63:0] zext_ln878_fu_714_p1;
wire   [63:0] zext_ln878_20_fu_754_p1;
wire   [63:0] zext_ln890_40_fu_788_p1;
reg    ap_block_state22;
wire    ap_CS_fsm_state9;
wire   [3:0] trunc_ln13787_fu_544_p1;
wire   [9:0] tmp_156_cast_fu_548_p3;
wire   [9:0] add_ln13787_fu_556_p2;
wire   [5:0] add_ln691_289_fu_584_p2;
wire   [0:0] cmp_i_i_mid1_fu_596_p2;
wire   [0:0] cmp_i_i144_fu_602_p2;
wire   [0:0] icmp_ln890_213_fu_636_p2;
wire   [0:0] xor_ln13792_fu_631_p2;
wire   [6:0] select_ln13792_fu_624_p3;
wire   [0:0] and_ln13792_fu_642_p2;
wire   [0:0] or_ln890_fu_654_p2;
wire   [6:0] add_ln691_290_fu_648_p2;
wire   [3:0] empty_1435_fu_679_p1;
wire   [9:0] tmp_157_cast_fu_683_p3;
wire   [9:0] zext_ln890_39_fu_675_p1;
wire   [9:0] empty_1436_fu_691_p2;
wire   [31:0] u_fu_719_p1;
wire   [223:0] r_fu_728_p4;
wire   [31:0] u_20_fu_759_p1;
wire   [223:0] r_20_fu_768_p4;
wire    ap_block_pp2_stage3;
wire   [11:0] add_ln890_fu_810_p2;
wire   [31:0] v1_V_fu_823_p1;
wire   [31:0] v2_V_1034_fu_827_p1;
wire   [31:0] v2_V_1033_fu_830_p1;
wire   [31:0] v2_V_1032_fu_833_p1;
wire   [31:0] v2_V_1031_fu_836_p1;
wire   [31:0] v2_V_1030_fu_839_p1;
wire   [31:0] v2_V_1029_fu_842_p1;
wire   [31:0] v2_V_fu_846_p1;
wire   [31:0] v1_V_58_fu_871_p1;
wire   [31:0] v2_V_1041_fu_875_p1;
wire   [31:0] v2_V_1040_fu_878_p1;
wire   [31:0] v2_V_1039_fu_881_p1;
wire   [31:0] v2_V_1038_fu_884_p1;
wire   [31:0] v2_V_1037_fu_887_p1;
wire   [31:0] v2_V_1036_fu_890_p1;
wire   [31:0] v2_V_1035_fu_894_p1;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp2_stage0_subdone;
wire    ap_block_pp2_stage1_subdone;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
end

top_PE_wrapper_0_0_x2_local_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_0_address0),
    .ce0(local_A_0_ce0),
    .we0(local_A_0_we0),
    .d0(local_A_0_d0),
    .q0(local_A_0_q0),
    .address1(local_A_0_address1),
    .ce1(local_A_0_ce1),
    .q1(local_A_0_q1)
);

top_PE_wrapper_0_0_x2_local_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_0_address0),
    .ce0(local_B_0_ce0),
    .we0(local_B_0_we0),
    .d0(local_B_0_d0),
    .q0(local_B_0_q0),
    .address1(local_B_0_address1),
    .ce1(local_B_0_ce1),
    .q1(local_B_0_q1)
);

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_addr_58_reg_1055),
    .ce0(local_C_ce0),
    .q0(local_C_q0),
    .address1(local_C_address1),
    .ce1(local_C_ce1),
    .we1(local_C_we1),
    .d1(local_C_d1)
);

top_fadd_32ns_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_no_dsp_1_U1407(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_empty_phi_fu_494_p4),
    .din1(mul_reg_1121),
    .ce(1'b1),
    .dout(grp_fu_501_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1408(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_510),
    .din1(reg_516),
    .ce(1'b1),
    .dout(grp_fu_506_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_210_fu_578_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter1_state16) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter1_state16) & (((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone))))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter0;
        end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_subdone)))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        c5_V_reg_391 <= select_ln890_reg_1040;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
        c5_V_reg_391 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_58_reg_414 <= select_ln890_249_reg_1050;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
        c6_V_58_reg_414 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c6_V_reg_358 <= 7'd0;
    end else if (((icmp_ln890_211_fu_566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c6_V_reg_358 <= add_ln691_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_58_reg_426 <= add_ln691_294_reg_1131;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
        c7_V_58_reg_426 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd0))) begin
        c7_V_reg_369 <= 5'd0;
    end else if (((icmp_ln890_211_fu_566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c7_V_reg_369 <= add_ln691_288_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c8_V_reg_478 <= 4'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln890_214_reg_1102 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        c8_V_reg_478 <= add_ln691_293_reg_1116;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_reg_490 <= local_C_q0;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (icmp_ln890_214_reg_1102_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001))) begin
        empty_reg_490 <= grp_fu_501_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten13_reg_380 <= add_ln890_96_reg_1020;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
        indvar_flatten13_reg_380 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten_reg_402 <= select_ln890_250_reg_1136;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
        indvar_flatten_reg_402 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_B_PE_12_0_x267_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        n_V_20_reg_458 <= 4'd0;
    end else if (((icmp_ln878_20_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        n_V_20_reg_458 <= add_ln691_292_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_A_PE_12_0_x252_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        n_V_reg_438 <= 4'd0;
    end else if (((icmp_ln878_fu_708_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_438 <= add_ln691_291_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_B_PE_12_0_x267_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Val2_20_reg_469 <= fifo_B_PE_12_0_x267_dout;
    end else if (((icmp_ln878_20_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Val2_20_reg_469 <= zext_ln1497_20_fu_778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_A_PE_12_0_x252_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Val2_s_reg_449 <= fifo_A_PE_12_0_x252_dout;
    end else if (((icmp_ln878_fu_708_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_449 <= zext_ln1497_fu_738_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        reg_510 <= local_A_0_q1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln890_214_reg_1102 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        reg_510 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        reg_516 <= local_B_0_q1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln890_214_reg_1102 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        reg_516 <= local_B_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        add_ln691_293_reg_1116 <= add_ln691_293_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln691_294_reg_1131 <= add_ln691_294_fu_805_p2;
        select_ln890_250_reg_1136 <= select_ln890_250_fu_816_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_919 <= add_ln691_fu_522_p2;
        zext_ln890_reg_924[6 : 0] <= zext_ln890_fu_528_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln890_96_reg_1020 <= add_ln890_96_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_210_fu_578_p2 == 1'd0))) begin
        icmp_ln890_212_reg_1028 <= icmp_ln890_212_fu_590_p2;
        select_ln13792_1_reg_1036 <= select_ln13792_1_fu_608_p3;
        select_ln890_reg_1040 <= select_ln890_fu_616_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln890_214_reg_1102 <= icmp_ln890_214_fu_782_p2;
        icmp_ln890_214_reg_1102_pp2_iter1_reg <= icmp_ln890_214_reg_1102;
        icmp_ln890_214_reg_1102_pp2_iter2_reg <= icmp_ln890_214_reg_1102_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        local_C_addr_58_reg_1055 <= p_cast_fu_697_p1;
        select_ln890_248_reg_1045 <= select_ln890_248_fu_659_p3;
        select_ln890_249_reg_1050 <= select_ln890_249_fu_667_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_214_reg_1102_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        mul_reg_1121 <= grp_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        u2_58_reg_1186 <= local_A_0_q1;
        u2_reg_1176 <= local_B_0_q1;
        u3_58_reg_1181 <= local_A_0_q0;
        u3_reg_1171 <= local_B_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        u4_58_reg_1166 <= local_A_0_q1;
        u4_reg_1156 <= local_B_0_q1;
        u5_58_reg_1161 <= local_A_0_q0;
        u5_reg_1151 <= local_B_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        u6_58_reg_1146 <= local_A_0_q0;
        u6_reg_1141 <= local_B_0_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_condition_pp2_exit_iter1_state16 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter1_state16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln890_214_reg_1102 == 1'd1) & (1'b0 == ap_block_pp2_stage3_subdone))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_210_fu_578_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln890_214_reg_1102 == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_c8_V_phi_fu_482_p4 = add_ln691_293_reg_1116;
    end else begin
        ap_phi_mux_c8_V_phi_fu_482_p4 = c8_V_reg_478;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (icmp_ln890_214_reg_1102_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
        ap_phi_mux_empty_phi_fu_494_p4 = grp_fu_501_p2;
    end else begin
        ap_phi_mux_empty_phi_fu_494_p4 = empty_reg_490;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_210_fu_578_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fifo_A_PE_12_0_x252_blk_n = fifo_A_PE_12_0_x252_empty_n;
    end else begin
        fifo_A_PE_12_0_x252_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_A_PE_12_0_x252_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        fifo_A_PE_12_0_x252_read = 1'b1;
    end else begin
        fifo_A_PE_12_0_x252_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        fifo_A_PE_12_1_x253_blk_n = fifo_A_PE_12_1_x253_full_n;
    end else begin
        fifo_A_PE_12_1_x253_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        fifo_A_PE_12_1_x253_write = 1'b1;
    end else begin
        fifo_A_PE_12_1_x253_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifo_B_PE_12_0_x267_blk_n = fifo_B_PE_12_0_x267_empty_n;
    end else begin
        fifo_B_PE_12_0_x267_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_B_PE_12_0_x267_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_PE_12_0_x267_read = 1'b1;
    end else begin
        fifo_B_PE_12_0_x267_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        fifo_B_PE_13_0_x268_blk_n = fifo_B_PE_13_0_x268_full_n;
    end else begin
        fifo_B_PE_13_0_x268_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        fifo_B_PE_13_0_x268_write = 1'b1;
    end else begin
        fifo_B_PE_13_0_x268_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13792_1_reg_1036 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        fifo_C_drain_PE_12_0_x295_blk_n = fifo_C_drain_PE_12_0_x295_full_n;
    end else begin
        fifo_C_drain_PE_12_0_x295_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (select_ln13792_1_reg_1036 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        fifo_C_drain_PE_12_0_x295_write = 1'b1;
    end else begin
        fifo_C_drain_PE_12_0_x295_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        local_A_0_address0 = zext_ln890_40_fu_788_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_A_0_address0 = zext_ln878_fu_714_p1;
    end else begin
        local_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address1 = 64'd7;
    end else begin
        local_A_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state23) | (~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        local_A_0_ce0 = 1'b1;
    end else begin
        local_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_A_0_ce1 = 1'b1;
    end else begin
        local_A_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_708_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        local_A_0_we0 = 1'b1;
    end else begin
        local_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        local_B_0_address0 = zext_ln890_40_fu_788_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_0_address0 = zext_ln878_20_fu_754_p1;
    end else begin
        local_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address1 = 64'd7;
    end else begin
        local_B_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state23) | (~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        local_B_0_ce0 = 1'b1;
    end else begin
        local_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_B_0_ce1 = 1'b1;
    end else begin
        local_B_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_20_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        local_B_0_we0 = 1'b1;
    end else begin
        local_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_address1 = local_C_addr_58_reg_1055;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_address1 = zext_ln13787_fu_561_p1;
    end else begin
        local_C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_d1 = empty_reg_490;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_d1 = 32'd0;
    end else begin
        local_C_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln890_211_fu_566_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_532_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_211_fu_566_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln890_210_fu_578_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((fifo_A_PE_12_0_x252_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln878_fu_708_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((fifo_B_PE_12_0_x267_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln878_20_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b1 == ap_condition_pp2_exit_iter1_state16) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((1'b1 == ap_condition_pp2_exit_iter1_state16) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_state22 : begin
            if ((~((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if ((~((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13787_fu_556_p2 = (tmp_156_cast_fu_548_p3 + zext_ln890_reg_924);

assign add_ln691_288_fu_538_p2 = (c7_V_reg_369 + 5'd1);

assign add_ln691_289_fu_584_p2 = (c5_V_reg_391 + 6'd1);

assign add_ln691_290_fu_648_p2 = (select_ln13792_fu_624_p3 + 7'd1);

assign add_ln691_291_fu_702_p2 = (n_V_reg_438 + 4'd1);

assign add_ln691_292_fu_742_p2 = (n_V_20_reg_458 + 4'd1);

assign add_ln691_293_fu_794_p2 = (c8_V_reg_478 + 4'd1);

assign add_ln691_294_fu_805_p2 = (select_ln890_248_reg_1045 + 5'd1);

assign add_ln691_fu_522_p2 = (c6_V_reg_358 + 7'd1);

assign add_ln890_96_fu_572_p2 = (indvar_flatten13_reg_380 + 16'd1);

assign add_ln890_fu_810_p2 = (indvar_flatten_reg_402 + 12'd1);

assign and_ln13792_fu_642_p2 = (xor_ln13792_fu_631_p2 & icmp_ln890_213_fu_636_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22 = ((select_ln13792_1_reg_1036 == 1'd1) & (fifo_C_drain_PE_12_0_x295_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state26 = ((fifo_B_PE_13_0_x268_full_n == 1'b0) | (fifo_A_PE_12_1_x253_full_n == 1'b0));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign cmp_i_i144_fu_602_p2 = ((c5_V_reg_391 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_596_p2 = ((add_ln691_289_fu_584_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_1435_fu_679_p1 = select_ln890_248_fu_659_p3[3:0];

assign empty_1436_fu_691_p2 = (tmp_157_cast_fu_683_p3 + zext_ln890_39_fu_675_p1);

assign fifo_A_PE_12_1_x253_din = {{{{{{{{v1_V_58_fu_871_p1}, {v2_V_1041_fu_875_p1}}, {v2_V_1040_fu_878_p1}}, {v2_V_1039_fu_881_p1}}, {v2_V_1038_fu_884_p1}}, {v2_V_1037_fu_887_p1}}, {v2_V_1036_fu_890_p1}}, {v2_V_1035_fu_894_p1}};

assign fifo_B_PE_13_0_x268_din = {{{{{{{{v1_V_fu_823_p1}, {v2_V_1034_fu_827_p1}}, {v2_V_1033_fu_830_p1}}, {v2_V_1032_fu_833_p1}}, {v2_V_1031_fu_836_p1}}, {v2_V_1030_fu_839_p1}}, {v2_V_1029_fu_842_p1}}, {v2_V_fu_846_p1}};

assign fifo_C_drain_PE_12_0_x295_din = empty_reg_490;

assign icmp_ln878_20_fu_748_p2 = ((n_V_20_reg_458 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_708_p2 = ((n_V_reg_438 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_210_fu_578_p2 = ((indvar_flatten13_reg_380 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln890_211_fu_566_p2 = ((c7_V_reg_369 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_212_fu_590_p2 = ((indvar_flatten_reg_402 == 12'd1024) ? 1'b1 : 1'b0);

assign icmp_ln890_213_fu_636_p2 = ((c7_V_58_reg_426 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_214_fu_782_p2 = ((ap_phi_mux_c8_V_phi_fu_482_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_532_p2 = ((c6_V_reg_358 == 7'd64) ? 1'b1 : 1'b0);

assign local_A_0_d0 = u_fu_719_p1;

assign local_B_0_d0 = u_20_fu_759_p1;

assign or_ln890_fu_654_p2 = (icmp_ln890_212_reg_1028 | and_ln13792_fu_642_p2);

assign p_cast_fu_697_p1 = empty_1436_fu_691_p2;

assign r_20_fu_768_p4 = {{p_Val2_20_reg_469[255:32]}};

assign r_fu_728_p4 = {{p_Val2_s_reg_449[255:32]}};

assign select_ln13792_1_fu_608_p3 = ((icmp_ln890_212_fu_590_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_596_p2 : cmp_i_i144_fu_602_p2);

assign select_ln13792_fu_624_p3 = ((icmp_ln890_212_reg_1028[0:0] == 1'b1) ? 7'd0 : c6_V_58_reg_414);

assign select_ln890_248_fu_659_p3 = ((or_ln890_fu_654_p2[0:0] == 1'b1) ? 5'd0 : c7_V_58_reg_426);

assign select_ln890_249_fu_667_p3 = ((and_ln13792_fu_642_p2[0:0] == 1'b1) ? add_ln691_290_fu_648_p2 : select_ln13792_fu_624_p3);

assign select_ln890_250_fu_816_p3 = ((icmp_ln890_212_reg_1028[0:0] == 1'b1) ? 12'd1 : add_ln890_fu_810_p2);

assign select_ln890_fu_616_p3 = ((icmp_ln890_212_fu_590_p2[0:0] == 1'b1) ? add_ln691_289_fu_584_p2 : c5_V_reg_391);

assign tmp_156_cast_fu_548_p3 = {{trunc_ln13787_fu_544_p1}, {6'd0}};

assign tmp_157_cast_fu_683_p3 = {{empty_1435_fu_679_p1}, {6'd0}};

assign trunc_ln13787_fu_544_p1 = c7_V_reg_369[3:0];

assign u_20_fu_759_p1 = p_Val2_20_reg_469[31:0];

assign u_fu_719_p1 = p_Val2_s_reg_449[31:0];

assign v1_V_58_fu_871_p1 = reg_510;

assign v1_V_fu_823_p1 = reg_516;

assign v2_V_1029_fu_842_p1 = local_B_0_q0;

assign v2_V_1030_fu_839_p1 = u2_reg_1176;

assign v2_V_1031_fu_836_p1 = u3_reg_1171;

assign v2_V_1032_fu_833_p1 = u4_reg_1156;

assign v2_V_1033_fu_830_p1 = u5_reg_1151;

assign v2_V_1034_fu_827_p1 = u6_reg_1141;

assign v2_V_1035_fu_894_p1 = local_A_0_q1;

assign v2_V_1036_fu_890_p1 = local_A_0_q0;

assign v2_V_1037_fu_887_p1 = u2_58_reg_1186;

assign v2_V_1038_fu_884_p1 = u3_58_reg_1181;

assign v2_V_1039_fu_881_p1 = u4_58_reg_1166;

assign v2_V_1040_fu_878_p1 = u5_58_reg_1161;

assign v2_V_1041_fu_875_p1 = u6_58_reg_1146;

assign v2_V_fu_846_p1 = local_B_0_q1;

assign xor_ln13792_fu_631_p2 = (icmp_ln890_212_reg_1028 ^ 1'd1);

assign zext_ln13787_fu_561_p1 = add_ln13787_fu_556_p2;

assign zext_ln1497_20_fu_778_p1 = r_20_fu_768_p4;

assign zext_ln1497_fu_738_p1 = r_fu_728_p4;

assign zext_ln878_20_fu_754_p1 = n_V_20_reg_458;

assign zext_ln878_fu_714_p1 = n_V_reg_438;

assign zext_ln890_39_fu_675_p1 = select_ln890_249_fu_667_p3;

assign zext_ln890_40_fu_788_p1 = ap_phi_mux_c8_V_phi_fu_482_p4;

assign zext_ln890_fu_528_p1 = c6_V_reg_358;

always @ (posedge ap_clk) begin
    zext_ln890_reg_924[9:7] <= 3'b000;
end

endmodule //top_PE_wrapper_12_0_x2
