#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  3 08:45:07 2020
# Process ID: 492
# Current directory: D:/Ex5_CPU/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2128 D:\Ex5_CPU\CPU\project_1.xpr
# Log file: D:/Ex5_CPU/CPU/vivado.log
# Journal file: D:/Ex5_CPU/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Ex5_CPU/CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_PC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_Registers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 807.777 ; gain = 176.824
open_bd_design {D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:user:ALU_control:1.0 - ALU_control_0
Adding cell -- xilinx.com:user:control:1.0 - control_0
Adding cell -- xilinx.com:user:ALU:1.0 - ALU_0
Adding cell -- xilinx.com:user:Registers:1.0 - Registers_0
Adding cell -- xilinx.com:user:instruction_memory:1.0 - instruction_memory_0
Adding cell -- xilinx.com:user:PC:1.0 - PC_0
Successfully read diagram <design_1> from BD file <D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets instruction_memory_0_sign_extend]
connect_bd_net [get_bd_pins instruction_memory_0/sign_extend] [get_bd_pins ALU_0/sign_extend_data]
connect_bd_net [get_bd_pins instruction_memory_0/func] [get_bd_pins ALU_control_0/func]
save_bd_design
Wrote  : <D:\Ex5_CPU\CPU\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-927] Following properties on pin /control_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_0 
WARNING: [BD 41-927] Following properties on pin /Registers_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_0 
WARNING: [BD 41-927] Following properties on pin /instruction_memory_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_0 
WARNING: [BD 41-927] Following properties on pin /PC_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_0 
Wrote  : <D:\Ex5_CPU\CPU\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block instruction_memory_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
Exporting to file D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Sep  3 08:46:28 2020] Launched synth_1...
Run output will be captured here: D:/Ex5_CPU/CPU/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ex5_CPU/CPU/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado18.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Ex5_CPU/CPU/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'desgin_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ex5_CPU/CPU/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj desgin_1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ex5_CPU/CPU/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado18.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fe4e3591bd3d4e46983d76f53b5a9130 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot desgin_1_tb_behav xil_defaultlib.desgin_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ex5_CPU/CPU/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "desgin_1_tb_behav -key {Behavioral:sim_1:Functional:desgin_1_tb} -tclbatch {desgin_1_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source desgin_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'desgin_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  3 08:48:33 2020...
