Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p052.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.10-p004_1 (32bit) 12/02/2009 20:50 (Linux 2.6)
@(#)CDS: NanoRoute v09.10-p020 NR091118-1115/USR62-UB (database version 2.30, 86.1.1) {superthreading v1.13}
@(#)CDS: CeltIC v09.10-p001_1 (32bit) 11/20/2009 16:06:17 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.10-p003_1 (32bit) Dec  2 2009 16:44:23 (Linux 2.6.9-78.ELsmp)
@(#)CDS: CPE v09.10-p005
--- Starting "Encounter v09.10-p004_1" on Fri Oct 16 15:23:28 2020 (mem=57.4M) ---
--- Running on work-eda (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Wed Dec 2 20:50:10 PST 2009.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig chip_top.conf 0
Reading config file - chip_top.conf
<CMD_INTERNAL> setUIVar rda_Input ui_netlist {chip_top_dp.enc.dat/chip_top.v.gz ../syn_work/output/chip_top.v}
<CMD> commitConfig
**ERROR: (ENCSYT-16038):	'chip_top_dp.enc.dat/chip_top.v.gz' not found.

Loading Lef file ../soc/milky/std_cell/tmp/smic18_6lm.lef...
Set DBUPerIGU to M2 pitch 660.
Initializing default via types and wire widths ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file ../soc/milky/std_cell/tmp/smic18_6lm.lef at line 64991.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement on LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file ../soc/milky/std_cell/tmp/smic18_6lm.lef at line 64991.

Loading Lef file ../soc/milky/pll/tmp/S018PLLGS_500.lef...

Loading Lef file ../soc/milky/sram/single/tmp/RA1SHD.vclef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../soc/milky/sram/single/tmp/RA1SHD.vclef at line 12.

Loading Lef file ../soc/milky/sram/dual_fix/tmp/dpram.vclef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../soc/milky/sram/dual_fix/tmp/dpram.vclef at line 12.

Loading Lef file ../soc/milky/io/tmp/SP018N_V1p0_6MT.lef...
**ERROR: (ENCLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.001 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology lef file.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Oct 16 15:23:57 2020
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
viaInitial ends at Fri Oct 16 15:23:57 2020
**ERROR: (ENCSYT-16038):	'chip_top_dp.enc.dat/chip_top.v.gz' not found.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn_work/output/chip_top.v'

*** Memory Usage v0.159.4.2 (Current mem = 295.602M, initial mem = 57.359M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=295.6M) ***
Set top cell to chip_top.
Reading common timing library '../soc/db/std_cell/typical.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'S' of cell 'ADDFHX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'S' of cell 'ADDFHX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'CO' of cell 'ADDFHX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'CO' of cell 'ADDFHX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'S' of cell 'ADDFHX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'S' of cell 'ADDFHX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'CO' of cell 'ADDFHX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'CO' of cell 'ADDFHX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'S' of cell 'ADDFHX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'S' of cell 'ADDFHX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'CO' of cell 'ADDFHX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'CO' of cell 'ADDFHX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'S' of cell 'ADDFHXL' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'S' of cell 'ADDFHXL' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'CO' of cell 'ADDFHXL' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'CO' of cell 'ADDFHXL' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'S' of cell 'ADDFX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'S' of cell 'ADDFX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'CO' of cell 'ADDFX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on output/inout pin 'CO' of cell 'ADDFX1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'typical' 
Reading common timing library '../soc/db/sram/single/RA1SHD_typical_syn.lib' ...
 read 1 cells in library 'USERLIB' 
Reading common timing library '../soc/db/sram/dual_fix/dpram_typical_syn.lib' ...
 read 1 cells in library 'DPRAM' 
Reading common timing library '../soc/db/pll/SMIC_PLL_18.lib' ...
 read 1 cells in library 'SMIC_PLL_18' 
Reading common timing library '../soc/db/io/SP018N_V1p0_typ.lib' ...
No function defined for cell 'PVSS5APN'. The cell will only be used for analysis.
No function defined for cell 'PVSS4APN'. The cell will only be used for analysis.
No function defined for cell 'PVSS2APN'. The cell will only be used for analysis.
No function defined for cell 'PVSS2N'. The cell will only be used for analysis.
No function defined for cell 'PVDD5APN'. The cell will only be used for analysis.
No function defined for cell 'PVDD4APN'. The cell will only be used for analysis.
No function defined for cell 'PVDD2APN'. The cell will only be used for analysis.
No function defined for cell 'PVDD2N'. The cell will only be used for analysis.
No function defined for cell 'PDIODE8N'. The cell will only be used for analysis.
No function defined for cell 'PDIODEN'. The cell will only be used for analysis.
No function defined for cell 'PANA4APN'. The cell will only be used for analysis.
No function defined for cell 'PANA2AP1N'. The cell will only be used for analysis.
No function defined for cell 'PANA2APN'. The cell will only be used for analysis.
No function defined for cell 'PANA1AP1N'. The cell will only be used for analysis.
No function defined for cell 'PANA1APN'. The cell will only be used for analysis.
 read 148 cells in library 'SP018N_V1p0_typ' 
*** End library_loading (cpu=0.04min, mem=8.1M, fe_cpu=0.18min, fe_mem=303.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell chip_top ...
*** Netlist is unique.
** info: there are 652 modules.
** info: there are 14185 stdCell insts.
** info: there are 36 Pad insts.
** info: there are 10 macros.

*** Memory Usage v0.159.4.2 (Current mem = 311.645M, initial mem = 57.359M) ***
CTE reading timing constraint file '../syn_work/output/chip_top.sdc' ...
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 9 of File ../syn_work/output/chip_top.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=319.7M) ***
Total number of combinational cells: 265
Total number of sequential cells: 186
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "../pad.ioc" ...
Horizontal Layer M1 offset = 280 (derived)
Vertical Layer M2 offset = 330 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Reading Capacitance Table File ../soc/work/STD_PLL_IO/ict_captbl/018cap_table_basic/smic_logic018_6lm_typ.CapTbl ...
**WARN: (ENCEXT-2730):	Cap Table generated using Encounter 03.20-p005_1. may cause some accuracy degradation.
It is highly recommended to regenerate the Cap Table using Encounter 4.1 or newer.
To regenerate a Cap Table, use the standalone generateCapTbl utility, with following syntax:
 generateCapTbl -ict <process.ict> -output <process.CapTbl>.
Process name: smic_logic018_6lm_typ.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.036 will be used.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 3 Ohms will be used.
Set CTS cells: BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL
Pre-connect netlist-defined P/G connections...
**WARN: (ENCDB-1256):	Power pin AVDD of instance PLL_inst is connected to non-p/g net avdd.  Mark the net as power net and create associated snet.
**WARN: (ENCDB-1257):	Ground pin AVSS of instance PLL_inst is connected to non-p/g net avss.  Mark the net as ground net and create associated snet.
  Updated 3 instances.
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site smic18site -r 0.997200204468 0.673281 80.62 80.2 80.0 80.0
Adjusting Core to Left to: 81.1400. Core to Bottom to: 80.2800.
Horizontal Layer M1 offset = 280 (derived)
Vertical Layer M2 offset = 330 (derived)
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addHaloToBlock 40 40 40 40 -allBlock
Adding Block Halo to all blocks (left: 40, bottom: 40, right: 40, top: 40)
<CMD> setPlanDesignMode -groupHardMacro true -boundaryPlace true -congAware true
<CMD> planDesign
Check pre-placed instances....
Design Statistics :
Fixed StdCells: 0, Fixed HMs: 0, IO Cells: 36
TimingAware mode for refinement of seed placement, hardmacro placement
*** Starting automatic seed selection ...
Original seed selection method used.
*** Done seed selection (HIER), (cpu = 0:00:00.0, mem = 322.5M, mem_delta = 0.0M) ***
*** Starting netlist partitioning ...
Detect 0 HInst fences.
Total 36 preplaced instances.
Total 0 non-fix I/O instances.
Total 14195 non-placed instances.
Total 10514 seed instances (11 seeds).
Total 3681 instances sorted into 1 bins.
	bin[0]: 3681 instances (area=25447.0).
==== Seed Area ====
	Seed:        66846
	Seed:        45925
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:        82544
	Seed:       170192
Medium seed area: 82544
Total Seed Area 943315, Non-seed Area 25447, Total 968762
Target Area = 90798.40
Partition Bin 0 (3681 inst) (area 25447.0) ...
	Group  0:     1440 instances        12724.
	Group  1:     2241 instances        12723.
*** Done Clustering, (cpu = 0:00:00.0, mem = 324.0M, mem_delta = 0.1M) ***
Make seed create 2 instance group seeds
*** End netlist partitioning (cpu=0:00:00.0) ***
*** Done seed selection (PART), (cpu = 0:00:00.0, mem = 324.0M, mem_delta = 1.4M) ***
*** Done automatic seed selection, (cpu = 0:00:00.0, mem = 324.0M, mem_delta = 1.4M) ***
****** Masterplan Data Statistics for Design Cell Instances ******
Hardmacros : 10 (Fixed : 0)
HM Area : 90.42% DesignArea, 60.60% CoreArea 
Considered Standard Cell Instances : 14221 (Fixed IO : 36 and Fixed non-IO : 0)
Free HM and Free non-IO Standard Cell Intances : 14195
Standard Cell Instances Ignored by MP : 12 (Physical Instances : 12)

MP Seeds Statistics:
HM Seeds : 10
Instance Seeds : 36
HInst Seeds : 1
Add Group seed PartInstGrp_0 to Masterplan DB.
Add Group seed PartInstGrp_1 to Masterplan DB.
Group Seeds : 2
CTE reading timing constraint file '../syn_work/output/chip_top.sdc' ...
*** Read timing constraints (cpu=0:00:00.0 mem=322.8M) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 334.1M)
Number of Loop : 0
Start delay calculation (mem=334.062M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=339.266M 0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 339.3M) ***
clk domain : pllClk, id = 0, master xin 1
root : Inst Pin PLL_inst/CLK_OUT 1
   Period  : 10 ns, rising : 0, falling : 5
clk domain : xin, id = 1
root : xin 1
   Period  : 80 ns, rising : 0, falling : 40
   non-critical
Total CPU time for marking seeds and HMs boundaries : 0:00:00.0.
Total CPU time for tracing timing paths related to seeds and HMs boundaries : 0:00:00.0.
Number of seeds = 49
*** Number of timing constraints created between free seeds = 13.
*** There are totally 27 timing constraints on harmacro terminals.
HM-HM 0, HM - ownSeed 0, HM - otherSeed 27, HM - fixed TM 0
Total CPU time for building timing constraints related to seeds and HMs boundaries : 0:00:00.0.
Built datapaths on 18 HM terms, with 0 connections to fixed, 
20 connections to seeds, 48 connections to other HMs.
Total CPU time for building HM datapaths : 0:00:00.0.
*** Done Seed Creation, (cpu = 0:00:02.9, mem = 339.3M, mem_delta = 15.3M) ***
Total free seeds = 13 in top cell.
*** Done initial seed placement, (cpu = 0:00:00.0, mem = 323.6M, mem_delta = 0.0M) ***
refineSeed command options :
minAspectRatio=  0.20, maxAspectRatio=  5.00, seedUtilMargin=  0.15, timing-aware, boundaryPlace
*** Start guide refinement (mem=323.6M)
Refining seed guides in top cell.

Set seed size to 8.000000
Set seed size to 4.000000
Set seed size to 2.000000
Set seed size to 1.330000
Set seed size to 1.000000
Place Hardmacro PLL_inst with orientation dbcMY, width = 630620, height = 352780, haloX = 40000, haloY = 40000 at (1753202, 2139780, 2383822, 2492560)
Place Hardmacro u0_uAHB2MEM_u_asic_rom_u3 with orientation dbcR0, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (1634682, 1385581, 2068182, 2238016)
Place Hardmacro u0_uAHB2MEM_u_asic_rom_u2 with orientation dbcMX, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (1597650, 320320, 2031150, 1172755)
Place Hardmacro u0_uAHB2MEM_u_asic_rom_u1 with orientation dbcR0, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (2073977, 369449, 2507477, 1221884)
Place Hardmacro u0_uAHB2MEM_u_asic_rom_u0 with orientation dbcMX, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (1121323, 320320, 1554823, 1172755)
Place Hardmacro u0_uRAM_u_asic_rom_u3 with orientation dbcMY, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (319202, 1559451, 752702, 2411886)
Place Hardmacro u0_uRAM_u_asic_rom_u2 with orientation dbcMY, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (755764, 1559451, 1189264, 2411886)
Place Hardmacro u0_uRAM_u_asic_rom_u1 with orientation dbcR0, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (2073977, 1276053, 2507477, 2128488)
Place Hardmacro u0_uRAM_u_asic_rom_u0 with orientation dbcR0, width = 433500, height = 852435, haloX = 40000, haloY = 40000 at (1195388, 1559451, 1628888, 2411886)
Place Hardmacro u0_uAHB2VGA_u_gen_iloveu with orientation dbcR180, width = 718210, height = 963945, haloX = 40000, haloY = 40000 at (316800, 320320, 1035010, 1284265)
Create guide for HInst u0_u_CORTEXM0INTEGRATION_u_logic at (1035010, 1218162, 2073977, 1432178)
Create guide for Group PartInstGrp_0 at (1324478, 1149456, 1784508, 1241461)
Create guide for Group PartInstGrp_1 at (466715, 1284265, 884435, 1385581)

*** Successfully refining guides (cpu = 0:00:02.2, mem = 323.6M, mem_delta = 0.0M) ***
*** Generate new data for Block Placer. ***
MP: Process group Guide PartInstGrp_0
MP: Process group Guide PartInstGrp_1
*** Done Block Placer data generation, (cpu = 0:00:00.0, mem = 323.6M, mem_delta = 0.0M) ***
MacroPlacer: Options: -congAware -boundaryPlace -timingAware -pathConnWeight 1.000000 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 10
MacroPlacer: total number of seeds:                13
MacroPlacer: total number of macros:               10
MacroPlacer: total number of clusters:             2
MacroPlacer: total number of ios:                  48
MacroPlacer: total number of nets:                 151
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of guides:               2
MacroPlacer: total number of timing pathes:        27
MacroPlacer: total number of blackBlob seeds:      10
MacroPlacer: total number of fixed macros:         0
MacroPlacer:            111 2-pins nets
MacroPlacer:              0 3-pins nets
MacroPlacer:              0 4-pins nets
MacroPlacer:             40 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 44
MacroPlacer: Finished data reading for Block Placer
MacroPlacer: Start Packing Blocks
MacroPlacer: Finished Placing Block Packs
MacroPlacer: Start Refine Block Placement.
MacroPlacer: Finished Refine Block Placement.
MacroPlacer: Start final alignment.
MacroPlacer: End final alignment.
MacroPlacer: fixing overlap at ( 1508.7230 1710.5200 ).
MacroPlacer: Start Search and Repair.  Iteration:1
MacroPlacer:  number of overlaps: 2
.......
MacroPlacer: End Search and Repair.
MacroPlacer: fixing overlap at ( 1508.7230 1709.1420 ).
MacroPlacer: Start Search and Repair.  Iteration:2
MacroPlacer:  number of overlaps: 2
........
MacroPlacer: End Search and Repair.
MacroPlacer: Start final net length optimize.
MacroPlacer: Finished final net length optimize.
MacroPlacer:  weightedSeedWireLength: 206411844
MacroPlacer: Design has no overlapping PLACED macro.
MacroPlacer: Program completes.
*** Done Block Placer, (cpu = 0:00:00.5, mem = 347.8M, mem_delta = 24.2M) ***
Master Plan fast floor plan placer ...
fastPlace clustering ... 
Creating directory mp_data1/soce_clu.
*** Starting netlist clustering ...
cluRatio = 30
... No Drc file written since there is no markers found.
Minimum Cluster Cell Area = 4, Maximum Cluster Cell Area = 468, # Cluster Cell = 93.
.
Clustering hinst u0_u_CORTEXM0INTEGRATION_u_logic (10504)....
Generating clustered netlist (#insts = 610, #nets = 7195, #terms = 20856)
Average cluster size = 23.25
spCheckDesign
	Checking IO
	Checking Inst
	Checking Net
	Checking SNet
	Checking BNet
	Checking Tree Inst
	Checking Tree HInst
	Checking Tree Net
*** End netlistClustering (cpu=0:00:00.6, mem=350.7M, mem_delta=2.9M) ***
ModulePlan placer activated
Iteration  1: Total net bbox = 4.263e+05 (2.38e+05 1.88e+05)
              Est.  stn bbox = 4.263e+05 (2.38e+05 1.88e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 352.5M
Iteration  2: Total net bbox = 4.263e+05 (2.38e+05 1.88e+05)
              Est.  stn bbox = 4.263e+05 (2.38e+05 1.88e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 352.5M
Iteration  3: Total net bbox = 5.135e+05 (2.56e+05 2.57e+05)
              Est.  stn bbox = 5.135e+05 (2.56e+05 2.57e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 352.6M
Iteration  4: Total net bbox = 3.682e+05 (1.89e+05 1.79e+05)
              Est.  stn bbox = 3.682e+05 (1.89e+05 1.79e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 352.6M
Iteration  5: Total net bbox = 6.000e+05 (3.72e+05 2.28e+05)
              Est.  stn bbox = 6.000e+05 (3.72e+05 2.28e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 352.6M
*** cluster place finished (cpu=0:00:02.9, mem=352.0M, mem_delta=1.3M) ***
*** Done fastPlace, (cpu = 0:00:03.5, mem = 352.0M, mem_delta = 4.2M) ***
Reset to color id 0 for u0_u_CORTEXM0INTEGRATION_u_logic (cortexm0ds_logic) and all their descendants.
Reset to color id 0 for u0_uAHB2VGA_u_gen_font_unit (font_rom) and all their descendants.
congEst:Starting congestion estimation.
congEst:Display top 5% of congestion

Options:  -noPinGuide

congEst: ***trial global route CPU time: 0:00:00.3 ***

congEst:Total number of gCells: 4096

congEst: Number of congested gcells 20 / 4096
congEst: average number of tracks per gCell is 521
congEst: Overflow: (0.00% H) + (0.00% V)
congEst: ******** CPU time: 0:00:00.3 ***
**WARN: (EMS-42):	Message (ENCPARA-382) has been suppressed from output.
**WARN: (ENCPARA-926):	Net avss does not exist.
*** Done congEst, (cpu = 0:00:00.4, mem = 352.0M, mem_delta = 0.0M) ***
*** Starting netlist unclustering ...
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell chip_top ...
*** Netlist is unique.
** info: there are 652 modules.
** info: there are 14185 stdCell insts.
** info: there are 36 Pad insts.
** info: there are 10 macros.

*** Memory Usage v0.159.4.2 (Current mem = 352.020M, initial mem = 57.359M) ***
Reading floorplan file - mp_data1/soce_clu/chip_top.clu.fp (mem = 352.0M).
Pre-connect netlist-defined P/G connections...
**WARN: (ENCDB-1256):	Power pin AVDD of instance PLL_inst is connected to non-p/g net avdd.  Mark the net as power net and create associated snet.
**WARN: (ENCDB-1257):	Ground pin AVSS of instance PLL_inst is connected to non-p/g net avss.  Mark the net as ground net and create associated snet.
  Updated 3 instances.
Set FPlanBox to (0 0 2823137 2812600)
Horizontal Layer M1 offset = 280 (derived)
Vertical Layer M2 offset = 330 (derived)
There are 48 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 352.0M) ***
*** End netlist unclustering ***
spCheckDesign
	Checking IO
	Checking Inst
	Checking Net
	Checking SNet
	Checking BNet
	Checking Tree Inst
	Checking Tree HInst
	Checking Tree Net
*** End netlistUnclustering (cpu=0:00:00.2, mem=352.0M, mem_delta=0.0M) ***
congEst:Reload congestion map.
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement ..
*** End Box Place (cpu=0:00:00.1, mem=352.0M, mem_delta=0.0M) ***
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement ..
*** End Box Place (cpu=0:00:00.1, mem=352.0M, mem_delta=0.0M) ***
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement ...
*** End Box Place (cpu=0:00:00.1, mem=352.0M, mem_delta=0.0M) ***
congEst:Reload congestion map.
*** fastPlace finished, so far total mp::runCongAware cpu=0:00:04.3 ***
Mark Masterplan seeds again after netlistUnclustering..
CTE reading timing constraint file '../syn_work/output/chip_top.sdc' ...
*** Read timing constraints (cpu=0:00:00.0 mem=357.8M) ***
Completed planDesign (cpu = 0:0:10, real = 0:0:10, mem = 357.81M, memory increment = 35.27M)
<CMD> setDrawView place
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 3 instances.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VDD -type net -net VDD -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VSS -type net -net VSS -module {}
Warning: term I of inst rgb_pad_out_0 is not connect to global special net.
Warning: term I of inst rgb_pad_out_1 is not connect to global special net.
Warning: term I of inst rgb_pad_out_2 is not connect to global special net.
Warning: term I of inst TDO_SWO_pad_out is not connect to global special net.
Warning: term RESET of inst PLL_inst is not connect to global special net.
Warning: term PLL_TST[1] of inst PLL_inst is not connect to global special net.
Warning: term PLL_TST[0] of inst PLL_inst is not connect to global special net.
Warning: term PLL_PD of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[6] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[5] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[4] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[3] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[2] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[1] of inst PLL_inst is not connect to global special net.
Warning: term PLL_N[0] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[7] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[6] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[5] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[4] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[3] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[2] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[1] of inst PLL_inst is not connect to global special net.
Warning: term PLL_M[0] of inst PLL_inst is not connect to global special net.
Warning: term PLL_K of inst PLL_inst is not connect to global special net.
Warning: term D of inst u0_u_CORTEXM0INTEGRATION_u_logic/Jxgax6_reg is not connect to global special net.
Warning: term D of inst u0_u_CORTEXM0INTEGRATION_u_logic/Evhpw6_reg is not connect to global special net.
Warning: term S0 of inst u0_u_CORTEXM0INTEGRATION_u_logic/U7738 is not connect to global special net.
Warning: term OEN of inst u0_uAHB2MEM_u_asic_rom_u3 is not connect to global special net.
Warning: term CEN of inst u0_uAHB2MEM_u_asic_rom_u3 is not connect to global special net.
Warning: term OEN of inst u0_uAHB2MEM_u_asic_rom_u2 is not connect to global special net.
Warning: term CEN of inst u0_uAHB2MEM_u_asic_rom_u2 is not connect to global special net.
Warning: term OEN of inst u0_uAHB2MEM_u_asic_rom_u1 is not connect to global special net.
Warning: term CEN of inst u0_uAHB2MEM_u_asic_rom_u1 is not connect to global special net.
Warning: term OEN of inst u0_uAHB2MEM_u_asic_rom_u0 is not connect to global special net.
Warning: term CEN of inst u0_uAHB2MEM_u_asic_rom_u0 is not connect to global special net.
Warning: term OEN of inst u0_uRAM_u_asic_rom_u3 is not connect to global special net.
Warning: term CEN of inst u0_uRAM_u_asic_rom_u3 is not connect to global special net.
Warning: term OEN of inst u0_uRAM_u_asic_rom_u2 is not connect to global special net.
Warning: term CEN of inst u0_uRAM_u_asic_rom_u2 is not connect to global special net.
Warning: term OEN of inst u0_uRAM_u_asic_rom_u1 is not connect to global special net.
Warning: term CEN of inst u0_uRAM_u_asic_rom_u1 is not connect to global special net.
Warning: term OEN of inst u0_uRAM_u_asic_rom_u0 is not connect to global special net.
Warning: term CEN of inst u0_uRAM_u_asic_rom_u0 is not connect to global special net.
Warning: term WENB of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term OENB of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term OENA of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[6] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[5] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[4] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[3] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[2] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[1] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term DB[0] of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term CENB of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term CENA of inst u0_uAHB2VGA_u_gen_iloveu is not connect to global special net.
Warning: term D of inst u0_reset_sync_reg_reg_0_ is not connect to global special net.
<CMD> selectInst PLL_inst
<CMD> deselectAll
<CMD> selectInst PLL_inst
<CMD> deselectAll
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -modulePlan 1 -doCongOpt 0 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 370.3M)
Number of Loop : 0
Start delay calculation (mem=370.254M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=371.402M 0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 371.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 6 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:03.7) ***
Some Marcos are marked as preplaced.
*** Starting "NanoPlace(TM) placement v0.892.4.4 (mem=371.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.2 mem=377.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.9 mem=384.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=14179 #block=10 (0 floating + 10 preplaced) #ioInst=48 #net=14812 #term=55964 #term/net=3.78, #fixedIo=48, #floatIo=0, #fixedPin=0, #floatPin=35
stdCell: 14179 single + 0 double + 0 multi
Total standard cell length = 60.9002 (mm), area = 0.3069 (mm^2)
Average module density = 0.310.
Density for the design = 0.310.
       = stdcell_area 92273 (306937 um^2) / alloc_area 297715 (990318 um^2).
Pin Density = 0.044.
            = total # of pins 55964 / total Instance area 1258202.
Iteration  1: Total net bbox = 4.764e+05 (2.82e+05 1.94e+05)
              Est.  stn bbox = 4.764e+05 (2.82e+05 1.94e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 412.6M
Iteration  2: Total net bbox = 4.764e+05 (2.82e+05 1.94e+05)
              Est.  stn bbox = 4.764e+05 (2.82e+05 1.94e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.6M
Iteration  3: Total net bbox = 5.153e+05 (2.73e+05 2.43e+05)
              Est.  stn bbox = 5.153e+05 (2.73e+05 2.43e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 412.6M
Iteration  4: Total net bbox = 4.297e+05 (2.20e+05 2.10e+05)
              Est.  stn bbox = 4.297e+05 (2.20e+05 2.10e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 412.6M
Iteration  5: Total net bbox = 9.294e+05 (5.07e+05 4.22e+05)
              Est.  stn bbox = 9.294e+05 (5.07e+05 4.22e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 412.6M
Iteration  6: Total net bbox = 9.801e+05 (4.76e+05 5.04e+05)
              Est.  stn bbox = 9.801e+05 (4.76e+05 5.04e+05)
              cpu = 0:00:07.2 real = 0:00:08.0 mem = 412.7M
Iteration  7: Total net bbox = 9.970e+05 (4.91e+05 5.06e+05)
              Est.  stn bbox = 1.203e+06 (5.94e+05 6.08e+05)
              cpu = 0:00:22.1 real = 0:00:23.0 mem = 395.7M
Iteration  8: Total net bbox = 9.970e+05 (4.91e+05 5.06e+05)
              Est.  stn bbox = 1.203e+06 (5.94e+05 6.08e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 394.0M
Iteration  9: Total net bbox = 1.091e+06 (5.36e+05 5.55e+05)
              Est.  stn bbox = 1.334e+06 (6.53e+05 6.81e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 396.1M
Iteration 10: Total net bbox = 1.091e+06 (5.36e+05 5.55e+05)
              Est.  stn bbox = 1.334e+06 (6.53e+05 6.81e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 394.3M
Iteration 11: Total net bbox = 1.202e+06 (5.94e+05 6.09e+05)
              Est.  stn bbox = 1.479e+06 (7.28e+05 7.50e+05)
              cpu = 0:00:17.3 real = 0:00:18.0 mem = 397.8M
Iteration 12: Total net bbox = 1.202e+06 (5.94e+05 6.09e+05)
              Est.  stn bbox = 1.479e+06 (7.28e+05 7.50e+05)
              cpu = 0:00:04.2 real = 0:00:05.0 mem = 396.6M
Iteration 13: Total net bbox = 1.215e+06 (5.98e+05 6.18e+05)
              Est.  stn bbox = 1.498e+06 (7.34e+05 7.65e+05)
              cpu = 0:00:19.8 real = 0:00:20.0 mem = 399.0M
Iteration 14: Total net bbox = 1.215e+06 (5.98e+05 6.18e+05)
              Est.  stn bbox = 1.498e+06 (7.34e+05 7.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 399.0M
Iteration 15: Total net bbox = 1.207e+06 (5.98e+05 6.08e+05)
              Est.  stn bbox = 1.485e+06 (7.33e+05 7.52e+05)
              cpu = 0:00:15.0 real = 0:00:16.0 mem = 404.5M
Iteration 16: Total net bbox = 1.207e+06 (5.98e+05 6.08e+05)
              Est.  stn bbox = 1.485e+06 (7.33e+05 7.52e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 405.5M
Iteration 17: Total net bbox = 1.219e+06 (6.02e+05 6.18e+05)
              Est.  stn bbox = 1.493e+06 (7.34e+05 7.59e+05)
              cpu = 0:00:14.5 real = 0:00:15.0 mem = 411.9M
Iteration 18: Total net bbox = 1.241e+06 (6.21e+05 6.19e+05)
              Est.  stn bbox = 1.516e+06 (7.55e+05 7.61e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 411.9M
*** cost = 1.241e+06 (6.21e+05 6.19e+05) (cpu for global=0:01:54) real=0:01:58***
Core Placement runtime cpu: 0:01:36 real: 0:01:41
Starting refinePlace ...
Placement tweakage begins.
wire length = 1.241e+06 = 6.216e+05 H + 6.198e+05 V
wire length = 1.209e+06 = 5.906e+05 H + 6.182e+05 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       186.12 um
  inst (u0_uAHBGPIO_gpio_dir_reg_13_) with max move: (1651.32, 1862.56) -> (1671.12, 2028.88)
  mean    (X+Y) =         8.52 um
Total instances flipped for WireLenOpt: 442
Total instances flipped, including legalization: 6865
Total instances moved : 4430
*** cpu=0:00:01.6   mem=410.0M  mem(used)=0.0M***
Total net length = 1.209e+06 (5.907e+05 6.186e+05) (ext = 1.409e+02)
*** End of Placement (cpu=0:02:07, real=0:02:11, mem=410.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1936 )
*** Free Virtual Timing Model ...(mem=406.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 390.6M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=390.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	34 nets connect a pad term to a fterm without geometry and will not be routed.
**WARN: (ENCTR-7102):	There are 1 unplaced pins and there will be no connection to these pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 34
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1540, multi-gpins=3177, moved blk term=34/34

Phase 1a route (0:00:00.4 399.9M):
Est net length = 1.425e+06um = 6.996e+05H + 7.259e+05V
Usage: (4.3%H 4.8%V) = (7.702e+05um 9.646e+05um) = (232773 191326)
Obstruct: 55364 = 27685 (6.8%H) + 27679 (6.8%V)
Overflow: 999 = 897 (0.24% H) + 103 (0.03% V)

Phase 1b route (0:00:00.2 399.9M):
Usage: (4.2%H 4.8%V) = (7.685e+05um 9.646e+05um) = (232280 191325)
Overflow: 826 = 771 (0.20% H) + 54 (0.01% V)

Phase 1c route (0:00:00.1 399.9M):
Usage: (4.2%H 4.8%V) = (7.671e+05um 9.642e+05um) = (231835 191258)
Overflow: 765 = 713 (0.19% H) + 53 (0.01% V)

Phase 1d route (0:00:00.2 399.9M):
Usage: (4.2%H 4.8%V) = (7.673e+05um 9.646e+05um) = (231904 191324)
Overflow: 718 = 698 (0.18% H) + 20 (0.01% V)

Phase 1e route (0:00:00.2 399.9M):
Usage: (4.2%H 4.8%V) = (7.673e+05um 9.647e+05um) = (231915 191361)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1f route (0:00:00.1 399.9M):
Usage: (4.2%H 4.8%V) = (7.673e+05um 9.647e+05um) = (231915 191362)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	53	 0.01%	20	 0.01%
  1:	70	 0.02%	194	 0.05%
  2:	168	 0.04%	2797	 0.74%
  3:	43	 0.01%	110364	29.20%
  4:	325	 0.09%	49909	13.21%
  5:	436	 0.12%	2427	 0.64%
  6:	1317	 0.35%	3070	 0.81%
  7:	2023	 0.54%	4535	 1.20%
  8:	7615	 2.01%	7755	 2.05%
  9:	156123	41.31%	7448	 1.97%
 10:	2952	 0.78%	7842	 2.07%
 11:	3957	 1.05%	7536	 1.99%
 12:	6068	 1.61%	8462	 2.24%
 13:	6150	 1.63%	88103	23.31%
 14:	6795	 1.80%	41513	10.98%
 15:	8607	 2.28%	3	 0.00%
 16:	7802	 2.06%	118	 0.03%
 17:	9188	 2.43%	1	 0.00%
 18:	91741	24.27%	1	 0.00%
 19:	147	 0.04%	9	 0.00%
 20:	66356	17.56%	35835	 9.48%


Global route (cpu=1.1s real=1.0s 399.9M)
Phase 1l route (0:00:01.5 390.6M):


*** After '-updateRemainTrks' operation: 

Usage: (4.4%H 5.0%V) = (7.894e+05um 1.001e+06um) = (238577 198479)
Overflow: 20 = 3 (0.00% H) + 17 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.00%
 -1:	3	 0.00%	11	 0.00%
--------------------------------------
  0:	54	 0.01%	78	 0.02%
  1:	73	 0.02%	302	 0.08%
  2:	167	 0.04%	3065	 0.81%
  3:	74	 0.02%	110660	29.28%
  4:	348	 0.09%	50105	13.26%
  5:	488	 0.13%	2517	 0.67%
  6:	1379	 0.36%	3117	 0.82%
  7:	2108	 0.56%	4444	 1.18%
  8:	7715	 2.04%	7539	 1.99%
  9:	156262	41.35%	7173	 1.90%
 10:	3073	 0.81%	7590	 2.01%
 11:	4131	 1.09%	7438	 1.97%
 12:	6186	 1.64%	8366	 2.21%
 13:	6138	 1.62%	88053	23.30%
 14:	6737	 1.78%	41508	10.98%
 15:	8398	 2.22%	3	 0.00%
 16:	7504	 1.99%	118	 0.03%
 17:	8964	 2.37%	0	 0.00%
 18:	91635	24.25%	2	 0.00%
 19:	143	 0.04%	10	 0.00%
 20:	66356	17.56%	35839	 9.48%



*** Completed Phase 1 route (0:00:03.1 390.6M) ***


Total length: 1.451e+06um, number of vias: 123207
M1(H) length: 1.322e+01um, number of vias: 55579
M2(V) length: 3.263e+05um, number of vias: 51190
M3(H) length: 4.841e+05um, number of vias: 12272
M4(V) length: 3.046e+05um, number of vias: 2864
M5(H) length: 2.137e+05um, number of vias: 1302
M6(V) length: 1.222e+05um
*** Completed Phase 2 route (0:00:02.4 390.6M) ***

*** Finished all Phases (cpu=0:00:05.6 mem=390.6M) ***
**WARN: (ENCTR-7103):	There were 1 unplaced pins and there is no connection to these pins.
Peak Memory Usage was 399.9M 
*** Finished trialRoute (cpu=0:00:05.8 mem=390.6M) ***

Extraction called for design 'chip_top' of instances=14237 and nets=15460 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 390.648M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 396.4M)
Number of Loop : 0
Start delay calculation (mem=396.410M)...
Delay calculation completed. (cpu=0:00:02.8 real=0:00:03.0 mem=396.410M 0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 396.4M) ***
*info: Start fixing DRV (Mem = 396.41M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (396.4M)
*info: 35 io nets excluded
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 641 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=396.4M) ***
*info: 17 multi-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.305210
Start fixing design rules ... (0:00:00.5 401.3M)
Done fixing design rule (0:00:12.1 404.7M)

Summary:
41 buffers added on 41 nets (with 266 drivers resized)

Density after buffering = 0.306080
*** Completed dpFixDRCViolation (0:00:12.8 404.7M)

Re-routed 323 nets
Extraction called for design 'chip_top' of instances=14278 and nets=15501 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 404.676M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 400.5M)
Number of Loop : 0
Start delay calculation (mem=400.523M)...
Delay calculation completed. (cpu=0:00:02.8 real=0:00:03.0 mem=400.523M 0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 400.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   4
*info:   Prev Max cap violations:    160
*info:   Prev Max tran violations:   2585
*info:
*info: Completed fixing DRV (CPU Time = 0:00:18, Mem = 400.52M).
**optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 400.5M **
*** Starting optFanout (400.5M)
*info: 35 io nets excluded
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 641 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=400.5M) ***
*info: 17 multi-driver nets excluded.
Start fixing timing ... (0:00:00.5 404.3M)

Start clock batches slack = -4.311ns
End batches slack = -0.800ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:21.4 408.1M)

Summary:
547 buffers added on 487 nets (with 271 drivers resized)

26 nets rebuffered with 26 inst removed and 61 inst added
Density after buffering = 0.322986
*** Completed optFanout (0:00:22.2 408.1M)

Re-routed 0 nets
Extraction called for design 'chip_top' of instances=14799 and nets=16022 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 408.133M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 406.2M)
Number of Loop : 0
Start delay calculation (mem=406.250M)...
Delay calculation completed. (cpu=0:00:02.7 real=0:00:03.0 mem=406.250M 0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 406.2M) ***
**optDesign ... cpu = 0:00:56, real = 0:00:59, mem = 406.2M **
*** Timing NOT met, worst failing slack is -0.962
*** Check timing (0:00:00.5)
************ Recovering area ***************
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
Info: 35 io nets excluded
Info: 4 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 32.264% **

*** starting 1-st reclaim pass: 12991 instances 
*** starting 2-nd reclaim pass: 12861 instances 
*** starting 3-rd reclaim pass: 5460 instances 
*** starting 4-th reclaim pass: 2548 instances 
*** starting 5-th reclaim pass: 650 instances 
*** starting 6-th reclaim pass: 20 instances 


** Area Reclaim Summary: Buffer Deletion = 81 Declone = 17 Downsize = 1131 **
** Density Change = 0.904% **
** Density after area reclaim = 31.361% **
*** Finished Area Reclaim (0:00:14.5) ***
*** Starting sequential cell resizing ***
density before resizing = 31.361%
*summary:      0 instances changed cell type
density after resizing = 31.361%
*** Finish sequential cell resizing (cpu=0:00:01.5 mem=408.8M) ***
density before resizing = 31.361%
* summary of transition time violation fixes:
*summary:     13 instances changed cell type
density after resizing = 31.369%
*** Starting trialRoute (mem=408.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 46
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1647, multi-gpins=3403, moved blk term=34/34

Phase 1a route (0:00:00.4 422.7M):
Est net length = 1.424e+06um = 6.999e+05H + 7.241e+05V
Usage: (4.3%H 4.8%V) = (7.707e+05um 9.673e+05um) = (232942 191868)
Obstruct: 55364 = 27685 (6.8%H) + 27679 (6.8%V)
Overflow: 1168 = 947 (0.25% H) + 221 (0.06% V)

Phase 1b route (0:00:00.2 422.7M):
Usage: (4.3%H 4.8%V) = (7.690e+05um 9.673e+05um) = (232428 191866)
Overflow: 1076 = 891 (0.24% H) + 186 (0.05% V)

Phase 1c route (0:00:00.2 422.7M):
Usage: (4.2%H 4.8%V) = (7.676e+05um 9.670e+05um) = (232003 191815)
Overflow: 1051 = 867 (0.23% H) + 184 (0.05% V)

Phase 1d route (0:00:00.2 422.7M):
Usage: (4.2%H 4.8%V) = (7.678e+05um 9.673e+05um) = (232064 191871)
Overflow: 1012 = 862 (0.23% H) + 149 (0.04% V)

Phase 1e route (0:00:00.1 422.7M):
Usage: (4.2%H 4.8%V) = (7.680e+05um 9.676e+05um) = (232107 191935)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.1 422.7M):
Usage: (4.2%H 4.8%V) = (7.680e+05um 9.676e+05um) = (232109 191937)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	100	 0.03%	79	 0.02%
  1:	91	 0.02%	220	 0.06%
  2:	171	 0.05%	2531	 0.67%
  3:	61	 0.02%	110557	29.25%
  4:	359	 0.09%	50029	13.24%
  5:	269	 0.07%	2305	 0.61%
  6:	1485	 0.39%	3267	 0.86%
  7:	1763	 0.47%	4432	 1.17%
  8:	6848	 1.81%	7934	 2.10%
  9:	157288	41.62%	7398	 1.96%
 10:	3039	 0.80%	7604	 2.01%
 11:	3683	 0.97%	7508	 1.99%
 12:	6175	 1.63%	8346	 2.21%
 13:	6166	 1.63%	88068	23.30%
 14:	6714	 1.78%	41697	11.03%
 15:	8564	 2.27%	5	 0.00%
 16:	7650	 2.02%	116	 0.03%
 17:	8842	 2.34%	1	 0.00%
 18:	92165	24.39%	1	 0.00%
 19:	147	 0.04%	9	 0.00%
 20:	66356	17.56%	35835	 9.48%


Global route (cpu=1.0s real=2.0s 422.7M)
Phase 1l route (0:00:01.1 413.5M):


*** After '-updateRemainTrks' operation: 

Usage: (4.4%H 5.0%V) = (7.909e+05um 1.003e+06um) = (239015 198919)
Overflow: 24 = 9 (0.00% H) + 15 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	9	 0.00%	12	 0.00%
--------------------------------------
  0:	100	 0.03%	144	 0.04%
  1:	89	 0.02%	350	 0.09%
  2:	176	 0.05%	2819	 0.75%
  3:	90	 0.02%	110809	29.32%
  4:	380	 0.10%	50187	13.28%
  5:	310	 0.08%	2420	 0.64%
  6:	1575	 0.42%	3260	 0.86%
  7:	1843	 0.49%	4358	 1.15%
  8:	6969	 1.84%	7730	 2.05%
  9:	157404	41.65%	7130	 1.89%
 10:	3201	 0.85%	7387	 1.95%
 11:	3809	 1.01%	7391	 1.96%
 12:	6342	 1.68%	8262	 2.19%
 13:	6114	 1.62%	88017	23.29%
 14:	6633	 1.76%	41692	11.03%
 15:	8333	 2.20%	5	 0.00%
 16:	7420	 1.96%	116	 0.03%
 17:	8608	 2.28%	0	 0.00%
 18:	92032	24.35%	2	 0.00%
 19:	143	 0.04%	10	 0.00%
 20:	66356	17.56%	35839	 9.48%



*** Completed Phase 1 route (0:00:02.7 413.5M) ***


Total length: 1.451e+06um, number of vias: 124716
M1(H) length: 1.322e+01um, number of vias: 56472
M2(V) length: 3.206e+05um, number of vias: 51309
M3(H) length: 4.845e+05um, number of vias: 12429
M4(V) length: 3.036e+05um, number of vias: 3055
M5(H) length: 2.140e+05um, number of vias: 1451
M6(V) length: 1.279e+05um
*** Completed Phase 2 route (0:00:01.7 408.8M) ***

*** Finished all Phases (cpu=0:00:04.4 mem=408.8M) ***
Peak Memory Usage was 426.8M 
*** Finished trialRoute (cpu=0:00:04.6 mem=408.8M) ***

Extraction called for design 'chip_top' of instances=14701 and nets=15927 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 408.816M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 408.8M)
Number of Loop : 0
Start delay calculation (mem=408.816M)...
Delay calculation completed. (cpu=0:00:02.3 real=0:00:02.0 mem=408.816M 0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 408.8M) ***
**optDesign ... cpu = 0:01:22, real = 0:01:44, mem = 408.8M **
*info: Start fixing DRV (Mem = 408.82M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (408.8M)
*info: 35 io nets excluded
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 644 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=408.8M) ***
*info: 17 multi-driver nets excluded.
Start fixing design rules ... (0:00:00.5 408.8M)
Done fixing design rule (0:00:01.3 408.8M)

Summary:
0 buffer added on 0 net (with 12 drivers resized)

Density after buffering = 0.313718
*** Completed dpFixDRCViolation (0:00:02.0 408.8M)

Re-routed 25 nets
Extraction called for design 'chip_top' of instances=14701 and nets=15927 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 408.816M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 408.8M)
Number of Loop : 0
Start delay calculation (mem=408.816M)...
Delay calculation completed. (cpu=0:00:02.5 real=0:00:05.0 mem=408.816M 0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:08.0  mem= 408.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   4
*info:   Prev Max cap violations:    0
*info:   Prev Max tran violations:   4
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (408.8M)
*info: 35 io nets excluded
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 644 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=408.8M) ***
*info: 17 multi-driver nets excluded.
Start fixing design rules ... (0:00:00.5 408.8M)
Done fixing design rule (0:00:01.5 408.8M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.313814
*** Completed dpFixDRCViolation (0:00:02.1 408.8M)

Re-routed 4 nets
Extraction called for design 'chip_top' of instances=14703 and nets=15929 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 408.816M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 408.8M)
Number of Loop : 0
Start delay calculation (mem=408.816M)...
Delay calculation completed. (cpu=0:00:02.6 real=0:00:03.0 mem=408.816M 0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 408.8M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    0
*info:   Prev Max tran violations:   4
*info:
*info: Completed fixing DRV (CPU Time = 0:00:13, Mem = 408.82M).
**optDesign ... cpu = 0:01:35, real = 0:02:03, mem = 408.8M **
*** Timing Is met
*** Check timing (0:00:00.5)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:01.3)
*** Starting trialRoute (mem=408.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 46
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1652, multi-gpins=3414, moved blk term=34/34

Phase 1a route (0:00:00.4 422.7M):
Est net length = 1.424e+06um = 6.999e+05H + 7.241e+05V
Usage: (4.3%H 4.8%V) = (7.707e+05um 9.673e+05um) = (232933 191873)
Obstruct: 55364 = 27685 (6.8%H) + 27679 (6.8%V)
Overflow: 1162 = 945 (0.25% H) + 217 (0.06% V)

Phase 1b route (0:00:00.2 422.7M):
Usage: (4.3%H 4.8%V) = (7.690e+05um 9.673e+05um) = (232417 191871)
Overflow: 1073 = 889 (0.24% H) + 184 (0.05% V)

Phase 1c route (0:00:00.2 422.7M):
Usage: (4.2%H 4.8%V) = (7.676e+05um 9.670e+05um) = (231995 191818)
Overflow: 1048 = 865 (0.23% H) + 184 (0.05% V)

Phase 1d route (0:00:00.2 422.7M):
Usage: (4.2%H 4.8%V) = (7.678e+05um 9.673e+05um) = (232056 191875)
Overflow: 1009 = 860 (0.23% H) + 149 (0.04% V)

Phase 1e route (0:00:00.1 422.7M):
Usage: (4.2%H 4.8%V) = (7.679e+05um 9.676e+05um) = (232098 191937)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.1 422.7M):
Usage: (4.2%H 4.8%V) = (7.679e+05um 9.677e+05um) = (232100 191939)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	113	 0.03%	83	 0.02%
  1:	94	 0.02%	208	 0.06%
  2:	159	 0.04%	2535	 0.67%
  3:	71	 0.02%	110545	29.25%
  4:	349	 0.09%	50025	13.24%
  5:	263	 0.07%	2312	 0.61%
  6:	1537	 0.41%	3232	 0.86%
  7:	1947	 0.52%	4529	 1.20%
  8:	6562	 1.74%	7874	 2.08%
  9:	157337	41.63%	7421	 1.96%
 10:	3054	 0.81%	7610	 2.01%
 11:	3694	 0.98%	7511	 1.99%
 12:	6126	 1.62%	8344	 2.21%
 13:	6177	 1.63%	88048	23.30%
 14:	6704	 1.77%	41698	11.03%
 15:	8449	 2.24%	5	 0.00%
 16:	7700	 2.04%	116	 0.03%
 17:	8906	 2.36%	1	 0.00%
 18:	92191	24.39%	1	 0.00%
 19:	147	 0.04%	9	 0.00%
 20:	66356	17.56%	35835	 9.48%


Global route (cpu=1.3s real=1.0s 422.7M)
Phase 1l route (0:00:01.7 413.5M):


*** After '-updateRemainTrks' operation: 

Usage: (4.4%H 5.0%V) = (7.908e+05um 1.003e+06um) = (238968 198881)
Overflow: 25 = 10 (0.00% H) + 15 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	10	 0.00%	10	 0.00%
--------------------------------------
  0:	112	 0.03%	142	 0.04%
  1:	90	 0.02%	343	 0.09%
  2:	166	 0.04%	2798	 0.74%
  3:	100	 0.03%	110823	29.32%
  4:	366	 0.10%	50181	13.28%
  5:	310	 0.08%	2430	 0.64%
  6:	1619	 0.43%	3227	 0.85%
  7:	2032	 0.54%	4456	 1.18%
  8:	6677	 1.77%	7658	 2.03%
  9:	157462	41.66%	7164	 1.90%
 10:	3209	 0.85%	7397	 1.96%
 11:	3829	 1.01%	7388	 1.95%
 12:	6271	 1.66%	8255	 2.18%
 13:	6124	 1.62%	88002	23.28%
 14:	6646	 1.76%	41693	11.03%
 15:	8223	 2.18%	5	 0.00%
 16:	7463	 1.97%	116	 0.03%
 17:	8670	 2.29%	0	 0.00%
 18:	92058	24.36%	2	 0.00%
 19:	143	 0.04%	10	 0.00%
 20:	66356	17.56%	35839	 9.48%



*** Completed Phase 1 route (0:00:03.5 413.5M) ***


Total length: 1.451e+06um, number of vias: 124631
M1(H) length: 1.322e+01um, number of vias: 56476
M2(V) length: 3.212e+05um, number of vias: 51310
M3(H) length: 4.859e+05um, number of vias: 12415
M4(V) length: 3.034e+05um, number of vias: 3014
M5(H) length: 2.125e+05um, number of vias: 1416
M6(V) length: 1.275e+05um
*** Completed Phase 2 route (0:00:02.4 408.8M) ***

*** Finished all Phases (cpu=0:00:06.0 mem=408.8M) ***
Peak Memory Usage was 426.8M 
*** Finished trialRoute (cpu=0:00:06.2 mem=408.8M) ***

Extraction called for design 'chip_top' of instances=14703 and nets=15929 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 408.816M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 408.8M)
Number of Loop : 0
Start delay calculation (mem=408.816M)...
Delay calculation completed. (cpu=0:00:02.7 real=0:00:03.0 mem=408.816M 0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 408.8M) ***
*** Timing Is met
*** Check timing (0:00:05.2)
**optDesign ... cpu = 0:01:50, real = 0:02:18, mem = 408.8M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.4.4 (mem=408.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.2 mem=408.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.8 mem=408.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=14645 #block=10 (0 floating + 10 preplaced) #ioInst=48 #net=15278 #term=56896 #term/net=3.72, #fixedIo=48, #floatIo=0, #fixedPin=0, #floatPin=35
stdCell: 14645 single + 0 double + 0 multi
Total standard cell length = 62.6168 (mm), area = 0.3156 (mm^2)
Average module density = 0.319.
Density for the design = 0.319.
       = stdcell_area 94874 (315589 um^2) / alloc_area 297715 (990318 um^2).
Pin Density = 0.045.
            = total # of pins 56896 / total Instance area 1260803.
Iteration 18: Total net bbox = 1.232e+06 (6.14e+05 6.18e+05)
              Est.  stn bbox = 1.502e+06 (7.44e+05 7.57e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 408.8M
Iteration 19: Total net bbox = 1.283e+06 (6.17e+05 6.66e+05)
              Est.  stn bbox = 1.572e+06 (7.52e+05 8.20e+05)
              cpu = 0:00:16.9 real = 0:00:18.0 mem = 410.2M
Iteration 20: Total net bbox = 1.283e+06 (6.17e+05 6.66e+05)
              Est.  stn bbox = 1.572e+06 (7.52e+05 8.20e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 410.2M
Iteration 21: Total net bbox = 1.224e+06 (6.06e+05 6.18e+05)
              Est.  stn bbox = 1.501e+06 (7.40e+05 7.61e+05)
              cpu = 0:00:20.8 real = 0:00:22.0 mem = 411.4M
Iteration 22: Total net bbox = 1.224e+06 (6.06e+05 6.18e+05)
              Est.  stn bbox = 1.501e+06 (7.40e+05 7.61e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 411.4M
Iteration 23: Total net bbox = 1.213e+06 (6.03e+05 6.10e+05)
              Est.  stn bbox = 1.486e+06 (7.35e+05 7.50e+05)
              cpu = 0:00:14.2 real = 0:00:14.0 mem = 416.8M
Iteration 24: Total net bbox = 1.213e+06 (6.03e+05 6.10e+05)
              Est.  stn bbox = 1.486e+06 (7.35e+05 7.50e+05)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 417.7M
Iteration 25: Total net bbox = 1.223e+06 (6.06e+05 6.18e+05)
              Est.  stn bbox = 1.490e+06 (7.35e+05 7.54e+05)
              cpu = 0:00:11.6 real = 0:00:13.0 mem = 424.3M
Iteration 26: Total net bbox = 1.245e+06 (6.26e+05 6.19e+05)
              Est.  stn bbox = 1.512e+06 (7.57e+05 7.55e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 422.0M
*** cost = 1.245e+06 (6.26e+05 6.19e+05) (cpu for global=0:01:16) real=0:01:19***
Core Placement runtime cpu: 0:01:02 real: 0:01:04
Starting refinePlace ...
Placement tweakage begins.
wire length = 1.245e+06 = 6.262e+05 H + 6.186e+05 V
wire length = 1.212e+06 = 5.947e+05 H + 6.169e+05 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       143.34 um
  inst (u0_uAHBGPIO_gpio_dataout_reg_13_) with max move: (1651.32, 1892.8) -> (1658.58, 2028.88)
  mean    (X+Y) =         8.36 um
Total instances flipped for WireLenOpt: 412
Total instances flipped, including legalization: 7075
Total instances moved : 4732
*** cpu=0:00:00.6   mem=417.8M  mem(used)=0.0M***
Total net length = 1.212e+06 (5.947e+05 6.175e+05) (ext = 1.409e+02)
*** End of Placement (cpu=0:01:31, real=0:01:35, mem=417.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1936 )
*** Free Virtual Timing Model ...(mem=416.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 5:32, real = 0: 6: 9, mem = 416.7M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> fit
<CMD> saveDesign chip_top_fp.enc
Writing Netlist "chip_top_fp.enc.dat/chip_top.v.gz" ...
Saving configuration ...
Saving preference file chip_top_fp.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=416.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=416.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> addRing -use_wire_group_bits 6 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -around core -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 48 wires.

<CMD> fit
<CMD> fit
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u3
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u1
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u2
<CMD> addRing -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -around shared_cluster -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6

**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2079.67, 953.34) (2080.27, 954.82)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2077.55, 953.34) (2078.15, 954.82)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2077.55, 953.34) (2078.15, 954.82)
**WARN: (ENCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2078.61, 953.94) (2079.21, 954.22)
**WARN: (ENCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2078.61, 953.94) (2079.21, 954.22)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL6, area (2079.67, 953.34) (2080.27, 954.82)

The power planner created 36 wires.
**WARN: (ENCPP-582):	6 wires violate design rules.

<CMD> deselectAll
<CMD> undo
<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1696.367 347.104 1696.367 709.979 2487.304 709.979 2487.304 347.104} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 16 wires.

<CMD> undo
<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2486.505 344.946 2486.505 718.587 1692.125 718.587 1692.125 344.946} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> selectInst u0_uAHB2VGA_u_gen_iloveu
<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1255.331 348.755 1255.331 996.279 344.885 996.279 344.885 348.755} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2486.915 789.869 2486.915 1563.748 2111.981 1563.748 2111.981 789.869} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> undo
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u1
<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2490.547 1554.011 2490.547 771.766 2110.289 771.766 2110.289 1554.011} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> deselectAll
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u3
<CMD> deselectAll
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u1
<CMD> undo
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2490.547 1564.875 2490.547 771.766 2110.289 771.766 2110.289 1564.875} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2055.967 1567.048 2055.967 1191.136 1254.166 1191.136 1254.166 1567.048} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {2485.626 1999.841 2485.626 1617.41 1688.171 1617.41 1688.171 1999.841} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1642.66 2466.361 1642.66 1676.447 1256.651 1676.447 1256.651 2466.361} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1162.066 2471.474 1162.066 1673.891 773.5 1673.891 773.5 2471.474} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {719.515 2471.324 719.515 1676.298 341.175 1676.298 341.175 2471.324} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst u0_uAHB2MEM_u_asic_rom_u0
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1138.757 1617.502 1138.757 1234.048 338.618 1234.048 338.618 1617.502} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> fit
<CMD> uiSetTool select
<CMD> addRing -use_wire_group_bits 4 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1741.656 2479.575 2336.38 2479.575 2336.38 2158.203 1741.656 2158.203} -around user_defined -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -type block_rings -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {avss avdd} -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 32 wires.

<CMD> fit
<CMD> addRing -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1741.656 2479.575 2336.38 2479.575 2336.38 2158.203 1741.656 2158.203} -around core -jog_distance 0.66 -offset_bottom 0.66 -layer_top METAL5 -threshold 0.66 -offset_left 0.66 -spacing_right 0.46 -spacing_left 0.46 -offset_right 0.66 -offset_top 0.66 -layer_right METAL6 -nets {avss avdd} -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 16 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> deselectAll
<CMD> undo
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 416.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.4  MEM: 6.6M)

<CMD> fit
<CMD> addRing -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1741.656 2479.575 2336.38 2479.575 2336.38 2158.203 1741.656 2158.203} -around core -jog_distance 0.66 -layer_top METAL5 -threshold 0.66 -spacing_right 0.46 -spacing_left 0.46 -layer_right METAL6 -nets {avss avdd} -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 16 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> fit
<CMD> undo
<CMD> addRing -use_wire_group_bits 2 -spacing_bottom 0.28 -width_left 0.6 -width_bottom 0.6 -width_top 0.6 -use_interleaving_wire_group 1 -spacing_top 0.28 -layer_bottom METAL5 -stacked_via_top_layer METAL6 -width_right 0.6 -use_wire_group 1 -user_defined_region {1741.656 2479.575 2336.38 2479.575 2336.38 2158.203 1741.656 2158.203} -around core -jog_distance 0.66 -offset_bottom 5 -layer_top METAL5 -threshold 0.66 -offset_left 5 -spacing_right 0.46 -spacing_left 0.46 -offset_right 5 -offset_top 5 -layer_right METAL6 -nets {avss avdd} -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 16 wires.

<CMD> selectWire 307.3600 307.0400 2516.7800 307.6400 5 avdd
<CMD> deselectAll
<CMD> selectWire 308.4200 309.6800 2515.7200 310.2800 5 avss
<CMD> deselectAll
<CMD> fit
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1 METAL6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL6 -crossoverViaTopLayer METAL6 -targetViaBottomLayer METAL1 -nets { VSS VDD avss avdd }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 16 15:48:30 2020 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/work/encounter_work/soc_v3
SPECIAL ROUTE ran on machine: work-eda (Linux 2.6.32-431.el6.x86_64 x86_64 3.80Ghz)

Begin option processing ...
(from .sroute_12942.conf) srouteConnectPowerBump set to false
(from .sroute_12942.conf) routeSelectNet set to "VSS VDD avss avdd"
(from .sroute_12942.conf) routeSpecial set to true
(from .sroute_12942.conf) srouteConnectBlockPin set to false
(from .sroute_12942.conf) srouteConnectCorePin set to false
(from .sroute_12942.conf) srouteConnectStripe set to false
(from .sroute_12942.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_12942.conf) srouteFollowCorePinEnd set to 3
(from .sroute_12942.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_12942.conf) sroutePadPinAllPorts set to true
(from .sroute_12942.conf) sroutePreserveExistingRoutes set to true
(from .sroute_12942.conf) srouteTopLayerLimit set to 6
(from .sroute_12942.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 626.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 649 macros, 158 used
Read in 199 components
  141 core components: 0 unplaced, 141 placed, 0 fixed
  44 pad components: 0 unplaced, 0 placed, 44 fixed
  10 block/ring components: 0 unplaced, 0 placed, 10 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 35 logical pins
Read in 11 blockages
Read in 35 nets
Read in 4 special nets, 4 routed
Read in 306 terminals
4 nets selected.

Begin power routing ...
  Number of IO ports routed: 4
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 626.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 via definition ...

sroute post-processing starts at Fri Oct 16 15:48:31 2020
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Oct 16 15:48:31 2020

sroute post-processing starts at Fri Oct 16 15:48:31 2020
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Oct 16 15:48:31 2020

sroute post-processing starts at Fri Oct 16 15:48:31 2020
The viaGen is rebuilding shadow vias for net avss.
sroute post-processing ends at Fri Oct 16 15:48:31 2020

sroute post-processing starts at Fri Oct 16 15:48:31 2020
The viaGen is rebuilding shadow vias for net avdd.
sroute post-processing ends at Fri Oct 16 15:48:31 2020


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 416.69 megs
<CMD> selectWire 2542.9980 420.8760 2592.9170 446.4160 5 VDD
<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> saveDesign chip_top_pp_0.enc
Writing Netlist "chip_top_pp_0.enc.dat/chip_top.v.gz" ...
Saving configuration ...
Saving preference file chip_top_pp_0.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=416.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=416.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> selectWire 2550.4180 270.8800 2551.0180 2541.8600 6 VSS
<CMD> addStripe -use_wire_group_bits 4 -block_ring_top_layer_limit METAL6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL5 -number_of_sets 10 -split_vias 1 -break_at_selected_blocks 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL6 -use_wire_group 1 -padcore_ring_top_layer_limit METAL6 -spacing 0.46 -merge_stripes_value 0.66 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 0.6 -nets {VSS VDD  } -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2123.14, 1553.47) (2123.74, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2469.44, 1553.47) (2470.04, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 1692.96) (792.45, 1694.96).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (700.54, 2458.20) (701.14, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (354.24, 2458.20) (354.84, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 2458.20) (792.45, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1138.15, 2458.20) (1138.74, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1273.49, 2458.20) (1274.09, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1619.79, 2458.20) (1620.39, 2460.20).
Stripe generation is complete.
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (354.24, 2458.20) (354.84, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 1692.96) (792.45, 1694.96).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 2458.20) (792.45, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2123.14, 1553.47) (2123.74, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2469.44, 1553.47) (2470.04, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (700.54, 2458.20) (701.14, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1138.15, 2458.20) (1138.74, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1273.49, 2458.20) (1274.09, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1619.79, 2458.20) (1620.39, 2460.20).
The power planner cannot find target for the antenna segment at 1773.78 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1773.18 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1775.90 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1775.30 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1778.02 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1777.42 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1780.14 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1779.54 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2016.45 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2015.85 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2018.57 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2017.97 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2020.69 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2020.09 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2022.81 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2022.21 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2259.11 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2258.51 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2261.23 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2260.63 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2263.35 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2262.75 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2265.47 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2264.87 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1772.72 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1772.12 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1774.84 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1774.24 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1776.96 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1776.36 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1779.08 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1778.48 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2015.39 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2014.79 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2017.51 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2016.91 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2019.63 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2019.03 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2021.75 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2021.15 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2258.05 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2257.45 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2260.17 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2259.57 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2262.29 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2261.69 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2264.41 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2263.81 2455.74. Please use sroute to connect them.
*** Begin Point to Point Power Routing **************
*** Point to Point Power Routing Summary ************
    Number of connections routed: 0  open: 4
*****************************************************
*** Point to Point Routing Complete *****************

The power planner created 350 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> deselectAll
<CMD> selectInst u0_u_CORTEXM0INTEGRATION_u_logic/U6152
<CMD> deselectAll
<CMD> selectInst u0_u_CORTEXM0INTEGRATION_u_logic/Smjax6_reg
<CMD> fit
<CMD> fit
<CMD> deselectAll
<CMD> undo
<CMD> fit
<CMD> fit
<CMD> addStripe -use_wire_group_bits 4 -block_ring_top_layer_limit METAL6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL5 -number_of_sets 8 -split_vias 1 -break_at_selected_blocks 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL6 -use_wire_group 1 -padcore_ring_top_layer_limit METAL6 -spacing 0.46 -merge_stripes_value 0.66 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 0.6 -nets {VSS VDD  } -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2123.14, 1553.47) (2123.74, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (700.54, 2458.20) (701.14, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 2458.20) (792.45, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1138.15, 2458.20) (1138.74, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1619.79, 2458.20) (1620.39, 2460.20).
**WARN: (ENCPP-353):	Your design contains unconnected stripe ends. To avoid shorts and spacing violations, use the sroute command to create final connections.
Stripe generation is complete.
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2123.14, 1553.47) (2123.74, 1555.47).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1619.79, 2458.20) (1620.39, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1138.15, 2458.20) (1138.74, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (791.84, 2458.20) (792.45, 2460.20).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (700.54, 2458.20) (701.14, 2460.20).
The power planner cannot find target for the antenna segment at 1877.78 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1877.18 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1879.90 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1879.30 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1882.02 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1881.42 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1884.14 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1883.54 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2189.78 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2189.18 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2191.90 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2191.30 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2194.02 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2193.42 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2196.14 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2195.54 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1876.72 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1876.12 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1878.84 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1878.24 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1880.96 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1880.36 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1883.08 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1882.48 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2188.72 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2188.12 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2190.84 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2190.24 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2192.96 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2192.36 2455.74. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2195.08 2181.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2194.48 2455.74. Please use sroute to connect them.
*** Begin Point to Point Power Routing **************
*** Point to Point Power Routing Summary ************
    Number of connections routed: 0  open: 2
*****************************************************
*** Point to Point Routing Complete *****************

The power planner created 292 wires.
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

<CMD> fit
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 416.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.6  MEM: 11.2M)

<CMD> fit
<CMD> addStripe -use_wire_group_bits 4 -block_ring_top_layer_limit METAL6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL4 -number_of_sets 8 -split_vias 1 -break_at_selected_blocks 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL6 -use_wire_group 1 -padcore_ring_top_layer_limit METAL6 -spacing 0.28 -merge_stripes_value 0.66 -direction horizontal -layer METAL5 -block_ring_bottom_layer_limit METAL4 -width 0.6 -nets {VSS VDD  } -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

Stripe generation is complete.
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 938.63) (1240.34, 939.23)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 631.35) (1702.90, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (356.40, 631.35) (358.40, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (2471.34, 1872.77) (2473.34, 1873.37)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 938.63) (1240.34, 939.23)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 631.35) (1702.90, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (356.40, 631.35) (358.40, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (2471.34, 1872.77) (2473.34, 1873.37)
The power planner cannot find target for the antenna segment at 1763.80 2183.28. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2182.68. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2185.04. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2184.44. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2186.80. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2186.20. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2182.40. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2181.80. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2184.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2183.56. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2185.92. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2185.32. Please use sroute to connect them.
*** Begin Point to Point Power Routing **************
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
*** Point to Point Power Routing Summary ************
    Number of connections routed: 4  open: 11
*****************************************************
*** Point to Point Routing Complete *****************

The power planner created 244 wires.
**WARN: (ENCPP-582):	8 wires violate design rules.

<CMD> fit
<CMD> fit
<CMD> undo
<CMD> addStripe -use_wire_group_bits 4 -block_ring_top_layer_limit METAL6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL4 -number_of_sets 8 -split_vias 1 -break_at_selected_blocks 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL6 -use_wire_group 1 -padcore_ring_top_layer_limit METAL6 -spacing 0.28 -merge_stripes_value 0.66 -direction horizontal -layer METAL5 -block_ring_bottom_layer_limit METAL4 -width 0.6 -nets {VSS VDD  } -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

Stripe generation is complete.
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (2471.34, 1872.77) (2473.34, 1873.37)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 938.63) (1240.34, 939.23)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 631.35) (1702.90, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (356.40, 631.35) (358.40, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (2471.34, 1872.77) (2473.34, 1873.37)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 938.63) (1240.34, 939.23)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 631.35) (1702.90, 631.95)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (356.40, 631.35) (358.40, 631.95)
The power planner cannot find target for the antenna segment at 1763.80 2183.28. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2182.68. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2185.04. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2184.44. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2186.80. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2186.20. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2182.40. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2181.80. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2184.16. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2183.56. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2185.92. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2185.32. Please use sroute to connect them.
*** Begin Point to Point Power Routing **************
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2120.44, 1556.07) (2121.04, 1558.07).
*** Point to Point Power Routing Summary ************
    Number of connections routed: 4  open: 11
*****************************************************
*** Point to Point Routing Complete *****************

The power planner created 244 wires.
**WARN: (ENCPP-582):	8 wires violate design rules.

<CMD> fit
<CMD> undo
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 416.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.6  MEM: 11.9M)

<CMD> saveDesign chip_top_pp_1.enc
Writing Netlist "chip_top_pp_1.enc.dat/chip_top.v.gz" ...
Saving configuration ...
Saving preference file chip_top_pp_1.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=416.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=416.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> addStripe -use_wire_group_bits 4 -block_ring_top_layer_limit METAL6 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL4 -number_of_sets 8 -split_vias 1 -break_at_selected_blocks 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL6 -use_wire_group 1 -padcore_ring_top_layer_limit METAL6 -start_from top -spacing 0.28 -merge_stripes_value 0.66 -direction horizontal -layer METAL5 -block_ring_bottom_layer_limit METAL4 -width 1 -nets {VSS VDD  } -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-1):	IntraSet spacing 0.280 is less than required 0.460 to create M56 via.
  Therefore, there will be missing vias if switching to layer 6.

**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1266.60, 1556.63) (1268.60, 1557.63).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2037.04, 1556.63) (2039.04, 1557.63).
**WARN: (ENCPP-613):	The intersection area is insufficient to fit any cut, so no via was created.
	layer: METAL4 & METAL5, size: 2.00 x 0.17 at (351.94, 1254.89)
**WARN: (ENCPP-613):	The intersection area is insufficient to fit any cut, so no via was created.
	layer: METAL4 & METAL5, size: 2.00 x 0.17 at (1122.37, 1254.89)
**WARN: (ENCPP-353):	Your design contains unconnected stripe ends. To avoid shorts and spacing violations, use the sroute command to create final connections.
Stripe generation is complete.
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 1875.93) (1702.90, 1876.93)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1121.37, 1563.03) (1123.37, 1564.03)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1121.37, 1557.91) (1123.37, 1558.91)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 937.23) (1240.34, 938.23)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1700.90, 1875.93) (1702.90, 1876.93)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1121.37, 1563.03) (1123.37, 1564.03)
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2037.04, 1556.63) (2039.04, 1557.63).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (1266.60, 1556.63) (1268.60, 1557.63).
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1121.37, 1557.91) (1123.37, 1558.91)
**WARN: (ENCPP-613):	The intersection area is insufficient to fit any cut, so no via was created.
	layer: METAL4 & METAL5, size: 1.00 x 0.17 at (1122.87, 1254.89)
**WARN: (ENCPP-613):	The intersection area is insufficient to fit any cut, so no via was created.
	layer: METAL4 & METAL5, size: 1.00 x 0.17 at (351.44, 1254.89)
**WARN: (ENCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer METAL5, area (1238.34, 937.23) (1240.34, 938.23)
The power planner cannot find target for the antenna segment at 1763.80 2183.42. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2182.42. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2185.98. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2184.98. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2182.14. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2181.14. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2184.70. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2183.70. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 1763.80 2187.26. Please use sroute to connect them.
The power planner cannot find target for the antenna segment at 2316.22 2186.26. Please use sroute to connect them.
*** Begin Point to Point Power Routing **************
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2119.84, 1556.07) (2120.84, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2119.84, 1556.07) (2120.84, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2119.84, 1556.07) (2120.84, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2119.84, 1556.07) (2120.84, 1558.07).
**WARN: (ENCPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (2119.84, 1556.07) (2120.84, 1558.07).
*** Point to Point Power Routing Summary ************
    Number of connections routed: 12  open: 12
*****************************************************
*** Point to Point Routing Complete *****************

The power planner created 262 wires.
**WARN: (ENCPP-582):	8 wires violate design rules.

<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 416.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  3 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 3 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 4
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.0  MEM: 12.8M)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> violationBrowser -all -no_display_false
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 1699.902 1874.926 1703.902 1877.926
<CMD> zoomBox 1699.902 1874.926 1703.902 1877.926
<CMD> selectWire 1619.0880 1875.9260 1705.5020 1876.9260 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 1874.6460 1700.9020 1875.6460 5 VDD
<CMD> deselectAll
<CMD> selectWire 1619.0880 1875.9260 1705.5020 1876.9260 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 1874.6460 1700.9020 1875.6460 5 VDD
<CMD> deselectAll
<CMD> selectMarker 1700.9020 1875.9260 1702.9020 1876.9260 5 1 6
<CMD> deselectAll
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> deselectAll
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> deselectAll
<CMD> selectMarker 1700.9020 1875.9260 1702.9020 1876.9260 5 1 6
<CMD> deselectAll
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1701.425 -y1 1875.044 -x2 1701.425 -y2 1875.044
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> uiSetTool addWire
<CMD> uiSetTool select
<CMD> editTrim
<CMD> editTrim
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> editTrim
<CMD> selectWire 1621.6880 1874.6460 1700.9020 1875.6460 5 VDD
<CMD> editTrim
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 1619.0880 1868.2460 1700.0020 1869.2460 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 1866.9660 1700.9020 1867.9660 5 VDD
<CMD> deselectAll
<CMD> selectWire 1621.6880 1869.5260 1702.9020 1870.5260 5 VDD
<CMD> deselectAll
<CMD> selectWire 1621.6880 1866.9660 1700.9020 1867.9660 5 VDD
<CMD> deselectAll
<CMD> selectWire 1619.0880 1868.2460 1700.0020 1869.2460 5 VSS
<CMD> deselectAll
<CMD> selectWire 1619.0880 1875.9260 1705.5020 1876.9260 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 1874.6460 1700.9020 1875.6460 5 VDD
<CMD> deselectAll
<CMD> selectWire 1619.0880 1873.3660 1703.5020 1874.3660 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 1872.0860 1700.9020 1873.0860 5 VDD
<CMD> deselectAll
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1700.91 -y1 1874.534 -x2 1700.91 -y2 1877.005
<CMD> uiSetTool move
<CMD> selectWire 1700.9020 1874.6460 1702.9020 1878.2060 5 VDD
<CMD> editMove -1.824 2.587
<CMD> deselectAll
<CMD> selectVia 1700.9020 1877.2060 1702.9020 1878.2060 5 VDD
<CMD> editMove 0.585 1.035
<CMD> deselectAll
<CMD> selectVia 1700.9020 1875.7150 1702.9020 1878.2050 4 VDD
<CMD> editMove -4.937 1.502
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1699.0780 1877.2330 1701.0780 1880.7930 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectVia 1701.4870 1878.2410 1703.4870 1879.2410 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1700.9100 1875.9260 1705.5020 1876.9260 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool select
<CMD> fit
<CMD> selectWire 1240.3440 935.9550 2121.8370 936.9550 5 VDD
<CMD> deselectAll
<CMD> selectWire 1237.7440 937.2350 2124.4370 938.2350 5 VSS
<CMD> deselectAll
<CMD> selectWire 1240.3440 935.9550 2121.8370 936.9550 5 VDD
<CMD> deselectAll
<CMD> selectWire 1237.7440 937.2350 2124.4370 938.2350 5 VSS
<CMD> deselectAll
<CMD> selectWire 1240.3440 935.9550 2121.8370 936.9550 5 VDD
<CMD> deselectAll
<CMD> selectMarker 1238.3440 937.2350 1240.3440 938.2350 5 1 6
<CMD> uiSetTool move
<CMD> editMove 0.0 -1.463
<CMD> selectWire 1238.3440 935.9550 1240.3440 939.5150 5 VDD
<CMD> editMove -2.146 -3.531
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool select
<CMD> selectWire 1237.7440 937.2350 2124.4370 938.2350 5 VSS
<CMD> deselectAll
<CMD> selectWire 1240.3440 935.9550 2121.8370 936.9550 5 VDD
<CMD> fit
<CMD> fit
<CMD> windowSelect 1119.044 1569.751 1132.759 1551.357
<CMD> deselectAll
<CMD> selectWire 1123.3740 1556.6290 1268.6020 1557.6290 5 VDD
<CMD> uiSetTool addWire
<CMD> uiSetTool select
<CMD> editTrim
<CMD> editTrim
<CMD> editTrim
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1130.208 -y1 1555.382 -x2 1130.208 -y2 1567.571
<CMD> uiSetTool move
<CMD> selectWire 1123.3740 1556.6290 1130.2080 1557.6290 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1121.3740 1556.6290 1123.3740 1560.1890 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectVia 1121.3740 1557.2650 1123.3740 1560.1890 4 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1118.7740 1557.9090 1130.2080 1558.9090 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1118.7740 1563.0290 1120.7740 1566.5890 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1118.7740 1563.0290 1130.2080 1564.0290 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1121.3740 1561.7490 1123.3740 1565.3090 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectVia 1121.3740 1561.7490 1123.3740 1564.2050 4 VDD
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1121.3740 1561.7490 1130.2080 1562.7490 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1118.7740 1559.2850 1120.7740 1561.4690 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1121.3740 1559.1890 1130.2080 1560.1890 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1120.7740 1560.4690 1130.2080 1561.4690 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1120.7740 1565.5890 1130.2080 1566.5890 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1123.3740 1564.3090 1130.2080 1565.3090 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1250.352 -y1 934.045 -x2 1250.352 -y2 948.434
<CMD> uiSetTool select
<CMD> uiSetTool move
<CMD> uiSetTool select
<CMD> windowSelect 1235.605 947.360 1248.204 932.255
<CMD> deselectAll
<CMD> selectWire 1240.3440 935.9550 1250.3520 936.9550 5 VDD
<CMD> windowSelect 1235.748 947.575 1250.280 933.902
<CMD> windowSelect 1250.710 933.687 1244.052 949.007
<CMD> windowSelect 1239.184 949.508 1250.925 931.539
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1237.7440 937.2350 1250.3520 938.2350 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1235.7440 937.2350 1237.7440 938.6810 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1238.3440 938.5150 1240.3440 942.8950 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1238.3440 941.0750 1240.3440 942.8950 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1238.3440 943.6350 1250.3520 944.6350 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1237.7440 944.9150 1250.3520 945.9150 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1235.7440 944.9150 1237.7440 945.9810 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> windowSelect 1699.788 1880.986 1704.474 1876.604
<CMD> deselectAll
<CMD> deleteSelectedFromFPlan
**ERROR: (ENCSYT-6000):	No Object Selected.
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1689.259 -y1 1864.799 -x2 1689.259 -y2 1879.16
<CMD> uiSetTool select
<CMD> windowSelect 1688.590 1878.734 1705.020 1864.555
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 1699.604 1881.838 1705.811 1867.537
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 1699.0020 1870.8060 1705.5020 1871.8060 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> uiSetTool cutWire
<CMD> editCutWire -x1 1138.081 -y1 1554.992 -x2 1138.081 -y2 1567.284
<CMD> uiSetTool select
<CMD> windowSelect 1129.136 1567.345 1138.872 1554.810
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 426.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.6  MEM: 15.3M)

<CMD> selectInst u0_uAHB2VGA_u_gen_iloveu
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> deselectAll
<CMD> selectInst u0_uAHBGPIO_gpio_dataout_reg_2_
<CMD> deselectAll
<CMD> selectInst u0_uAHBGPIO_gpio_dataout_reg_1_
<CMD> deselectAll
<CMD> selectInst U2320
<CMD> deselectAll
<CMD> fit
<CMD> saveDesign chip_top_pp_fin.enc
Writing Netlist "chip_top_pp_fin.enc.dat/chip_top.v.gz" ...
Saving configuration ...
Saving preference file chip_top_pp_fin.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=426.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=426.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> sroute -connect { floatingStripe } -layerChangeRange { METAL1 METAL6 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL6 -crossoverViaTopLayer METAL6 -targetViaBottomLayer METAL1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 16 16:11:30 2020 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/work/encounter_work/soc_v3
SPECIAL ROUTE ran on machine: work-eda (Linux 2.6.32-431.el6.x86_64 x86_64 3.80Ghz)

Begin option processing ...
(from .sroute_12942.conf) srouteConnectPowerBump set to false
(from .sroute_12942.conf) routeSelectNet set to "VSS VDD"
(from .sroute_12942.conf) routeSpecial set to true
(from .sroute_12942.conf) srouteConnectBlockPin set to false
(from .sroute_12942.conf) srouteConnectCorePin set to false
(from .sroute_12942.conf) srouteConnectPadPin set to false
(from .sroute_12942.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_12942.conf) srouteFollowCorePinEnd set to 3
(from .sroute_12942.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_12942.conf) sroutePadPinAllPorts set to true
(from .sroute_12942.conf) sroutePreserveExistingRoutes set to true
(from .sroute_12942.conf) srouteTopLayerLimit set to 6
(from .sroute_12942.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 636.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 649 macros, 158 used
Read in 199 components
  141 core components: 0 unplaced, 141 placed, 0 fixed
  44 pad components: 0 unplaced, 0 placed, 44 fixed
  10 block/ring components: 0 unplaced, 0 placed, 10 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 35 logical pins
Read in 11 blockages
Read in 35 nets
Read in 4 special nets, 4 routed
Read in 306 terminals
2 nets selected.

Begin power routing ...
  Number of Stripe ports routed: 69  open: 16
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 636.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 121 via definition ...

sroute post-processing starts at Fri Oct 16 16:11:33 2020
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Oct 16 16:11:33 2020

sroute post-processing starts at Fri Oct 16 16:11:33 2020
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Oct 16 16:11:33 2020

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:3
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 426.46 megs
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 426.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 5.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.3  MEM: 15.3M)

<CMD> selectMarker 2192.6060 2180.8140 2192.7060 2180.9140 6 3 7
<CMD> deselectAll
<CMD> selectMarker 2192.6060 2180.8140 2192.7060 2180.9140 6 3 7
<CMD> deselectAll
<CMD> selectWire 2192.3560 1987.7750 2192.9560 2181.1640 6 VSS
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 1621.6880 2179.8630 2554.1980 2180.8630 5 VDD
<CMD> deselectAll
<CMD> selectWire 1619.0880 2178.5830 2553.1380 2179.5830 5 VSS
<CMD> deselectAll
<CMD> selectWire 1621.6880 2177.3030 2554.1980 2178.3030 5 VDD
<CMD> deselectAll
<CMD> selectWire 1878.2400 1987.7750 1878.8400 2181.1640 6 VSS
<CMD> deselectAll
<CMD> selectMarker 1878.4900 2180.8140 1878.5900 2180.9140 6 3 7
<CMD> deselectAll
<CMD> fit
<CMD> sroute -connect { floatingStripe } -layerChangeRange { METAL1 METAL6 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL6 -crossoverViaTopLayer METAL6 -targetViaBottomLayer METAL1 -nets { avss avdd }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 16 16:13:38 2020 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/work/encounter_work/soc_v3
SPECIAL ROUTE ran on machine: work-eda (Linux 2.6.32-431.el6.x86_64 x86_64 3.80Ghz)

Begin option processing ...
(from .sroute_12942.conf) srouteConnectPowerBump set to false
(from .sroute_12942.conf) routeSelectNet set to "avss avdd"
(from .sroute_12942.conf) routeSpecial set to true
(from .sroute_12942.conf) srouteConnectBlockPin set to false
(from .sroute_12942.conf) srouteConnectCorePin set to false
(from .sroute_12942.conf) srouteConnectPadPin set to false
(from .sroute_12942.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_12942.conf) srouteFollowCorePinEnd set to 3
(from .sroute_12942.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_12942.conf) sroutePadPinAllPorts set to true
(from .sroute_12942.conf) sroutePreserveExistingRoutes set to true
(from .sroute_12942.conf) srouteTopLayerLimit set to 6
(from .sroute_12942.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 636.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 649 macros, 158 used
Read in 199 components
  141 core components: 0 unplaced, 141 placed, 0 fixed
  44 pad components: 0 unplaced, 0 placed, 44 fixed
  10 block/ring components: 0 unplaced, 0 placed, 10 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 35 logical pins
Read in 11 blockages
Read in 35 nets
Read in 4 special nets, 4 routed
Read in 306 terminals
2 nets selected.

Begin power routing ...
  Number of Stripe ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 636.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 111 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 426.46 megs
<CMD> fit
<CMD> selectWire 358.9990 634.0000 1235.7440 635.5780 5 VSS
<CMD> deselectAll
<CMD> selectInst u0_uAHB2VGA_u_gen_iloveu
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 358.9990 634.0000 1235.7440 635.5780 5 VSS
<CMD> fit
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 426.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.7  MEM: 16.7M)

<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> selectWire 2194.4760 1987.7750 2195.0760 2181.1640 6 VSS
<CMD> fit
<CMD> deselectAll
<CMD> saveDesign chip_top_pp_final.enc
Writing Netlist "chip_top_pp_final.enc.dat/chip_top.v.gz" ...
Saving configuration ...
Saving preference file chip_top_pp_final.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 16 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=426.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=426.5M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> fit
<CMD> selectObject Pin u0_uAHB2VGA_u_gen_iloveu/CENA
<CMD> deselectAll
<CMD> selectObject Pin u0_uAHB2VGA_u_gen_iloveu/WENA
<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> addCTSCellList {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL}
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL 
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=424.5M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: xin
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=424.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
**WARN: (ENCCK-3179):	Clock xin does not have sync pin.
**WARN: (ENCCK-3184):	The status of the clock xin is not changed.
*** End changeClockStatus (cpu=0:00:00.3, real=0:00:00.0, mem=424.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock xin.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 424.473M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=424.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 424.473M)

Start to trace clock trees ...
*** Begin Tracer (mem=424.5M) ***
Tracing Clock xin ...
*** End Tracer (mem=424.5M) ***
**ERROR: (ENCCK-723):	No sync pins are in clock xin. Please remove it from clock spec file.

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

No help is available for '::ckSynthesis'.
      You might have typed the command name incorrectly
      (command names are case sensitive), or this is an
      unknown or unsupported command.

**ERROR: (ENCSYC-194):	Incorrect usage for command '::ckSynthesis'.
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=424.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	34 nets connect a pad term to a fterm without geometry and will not be routed.
**WARN: (ENCTR-7102):	There are 1 unplaced pins and there will be no connection to these pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 34
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1698, multi-gpins=3501, moved blk term=35/35

Phase 1a route (0:00:00.4 433.8M):
Est net length = 1.422e+06um = 7.015e+05H + 7.209e+05V
Usage: (4.4%H 4.8%V) = (7.733e+05um 9.643e+05um) = (233711 191270)
Obstruct: 55414 = 27692 (6.8%H) + 27722 (6.8%V)
Overflow: 947 = 739 (0.20% H) + 208 (0.06% V)

Phase 1b route (0:00:00.2 433.8M):
Usage: (4.4%H 4.8%V) = (7.716e+05um 9.643e+05um) = (233190 191270)
Overflow: 842 = 708 (0.19% H) + 134 (0.04% V)

Phase 1c route (0:00:00.1 433.8M):
Usage: (4.4%H 4.8%V) = (7.703e+05um 9.643e+05um) = (232804 191276)
Overflow: 796 = 673 (0.18% H) + 123 (0.03% V)

Phase 1d route (0:00:00.2 433.8M):
Usage: (4.4%H 4.8%V) = (7.705e+05um 9.645e+05um) = (232856 191318)
Overflow: 791 = 670 (0.18% H) + 122 (0.03% V)

Phase 1e route (0:00:00.1 433.8M):
Usage: (4.4%H 4.8%V) = (7.707e+05um 9.649e+05um) = (232905 191387)
Overflow: 4 = 3 (0.00% H) + 1 (0.00% V)

Phase 1f route (0:00:00.1 433.8M):
Usage: (4.4%H 4.8%V) = (7.707e+05um 9.649e+05um) = (232909 191394)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	37	 0.01%	46	 0.01%
  1:	50	 0.01%	378	 0.10%
  2:	265	 0.07%	3320	 0.88%
  3:	227	 0.06%	108416	28.69%
  4:	922	 0.24%	51450	13.61%
  5:	689	 0.18%	2490	 0.66%
  6:	1831	 0.48%	3385	 0.90%
  7:	2006	 0.53%	4482	 1.19%
  8:	6385	 1.69%	7902	 2.09%
  9:	162946	43.12%	7664	 2.03%
 10:	6965	 1.84%	15495	 4.10%
 11:	6237	 1.65%	10235	 2.71%
 12:	7346	 1.94%	9755	 2.58%
 13:	7253	 1.92%	79766	21.11%
 14:	6830	 1.81%	37156	 9.83%
 15:	9588	 2.54%	17	 0.00%
 16:	8061	 2.13%	99	 0.03%
 17:	9655	 2.55%	1	 0.00%
 18:	79555	21.05%	1	 0.00%
 19:	104	 0.03%	13	 0.00%
 20:	60977	16.13%	35827	 9.48%


Global route (cpu=1.2s real=2.0s 433.8M)
Phase 1l route (0:00:01.8 424.5M):


*** After '-updateRemainTrks' operation: 

Usage: (4.5%H 5.0%V) = (7.941e+05um 1.003e+06um) = (239971 198897)
Overflow: 27 = 3 (0.00% H) + 24 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	3	 0.00%	18	 0.00%
--------------------------------------
  0:	35	 0.01%	128	 0.03%
  1:	63	 0.02%	484	 0.13%
  2:	295	 0.08%	3626	 0.96%
  3:	259	 0.07%	108726	28.77%
  4:	965	 0.26%	51543	13.64%
  5:	731	 0.19%	2573	 0.68%
  6:	1909	 0.51%	3458	 0.92%
  7:	2073	 0.55%	4450	 1.18%
  8:	6523	 1.73%	7656	 2.03%
  9:	163007	43.13%	7391	 1.96%
 10:	7154	 1.89%	15297	 4.05%
 11:	6298	 1.67%	10095	 2.67%
 12:	7434	 1.97%	9630	 2.55%
 13:	7276	 1.93%	79705	21.09%
 14:	6809	 1.80%	37150	 9.83%
 15:	9378	 2.48%	17	 0.00%
 16:	7801	 2.06%	101	 0.03%
 17:	9412	 2.49%	0	 0.00%
 18:	79426	21.02%	5	 0.00%
 19:	103	 0.03%	13	 0.00%
 20:	60975	16.13%	35829	 9.48%



*** Completed Phase 1 route (0:00:03.4 424.5M) ***


Total length: 1.449e+06um, number of vias: 125818
M1(H) length: 5.043e+00um, number of vias: 56511
M2(V) length: 3.218e+05um, number of vias: 52066
M3(H) length: 4.879e+05um, number of vias: 12764
M4(V) length: 3.008e+05um, number of vias: 3068
M5(H) length: 2.121e+05um, number of vias: 1409
M6(V) length: 1.265e+05um
*** Completed Phase 2 route (0:00:02.4 424.5M) ***

*** Finished all Phases (cpu=0:00:05.9 mem=424.5M) ***
**WARN: (ENCTR-7103):	There were 1 unplaced pins and there is no connection to these pins.
Peak Memory Usage was 437.8M 
*** Finished trialRoute (cpu=0:00:06.0 mem=424.5M) ***

Extraction called for design 'chip_top' of instances=14703 and nets=15929 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 424.473M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.548  | -0.548  |  7.259  |  0.083  |  8.272  |   N/A   |
|           TNS (ns):| -39.267 | -39.267 |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|   242   |   242   |    0    |    0    |    0    |   N/A   |
|          All Paths:|  2971   |  2939   |   31    |   24    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.381%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 13.82 sec
Total Real time: 14.0 sec
Total Memory Usage: 427.480469 Mbytes
<CMD> selectInst u0_u_CORTEXM0INTEGRATION_u_logic/H8gax6_reg
<CMD> deselectAll
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 431.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  54 Viols.
  VERIFY GEOMETRY ...... Wiring         :  69 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 123 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 54
  Wiring      : 6
  Antenna     : 0
  Short       : 940
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.2  MEM: 77.1M)

<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for u0_u_CORTEXM0INTEGRATION_u_logic (cortexm0ds_logic) and all their descendants.
Reset to color id 0 for u0_uAHB2VGA_u_gen_font_unit (font_rom) and all their descendants.
Free PSO.
EOS_INFO: EOS cleanup started. (MEM=473.8M)
EOS_INFO: EOS cleanup completed. (MEM=473.8M)
Reading config file - chip_top_pp_final.enc.dat/chip_top.conf
**ERROR: (ENCLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.001 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology lef file.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
*** End library_loading (cpu=0.04min, mem=0.0M, fe_cpu=13.07min, fe_mem=442.6M) ***
**WARN: (ENCEXT-2730):	Cap Table generated using Encounter 03.20-p005_1. may cause some accuracy degradation.
It is highly recommended to regenerate the Cap Table using Encounter 4.1 or newer.
To regenerate a Cap Table, use the standalone generateCapTbl utility, with following syntax:
 generateCapTbl -ict <process.ict> -output <process.CapTbl>.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.036 will be used.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 3 Ohms will be used.
Set CTS cells: BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL
**WARN: (ENCDB-1256):	Power pin AVDD of instance PLL_inst is connected to non-p/g net avdd.  Mark the net as power net and create associated snet.
**WARN: (ENCDB-1257):	Ground pin AVSS of instance PLL_inst is connected to non-p/g net avss.  Mark the net as ground net and create associated snet.
Loading preference file chip_top_pp_final.enc.dat/enc.pref.tcl ...
Loading mode file chip_top_pp_final.enc.dat/chip_top.mode ...
**WARN: (ENCSP-506):	Options '-congEffort' and '-fp' are mutually exclusive, using last option specified - '-congEffort'.
loading place ...
loading route ...
<CMD> setDrawView place
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 442.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=442.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1698, multi-gpins=3501, moved blk term=35/35

Phase 1a route (0:00:00.2 442.6M):
Est net length = 1.422e+06um = 7.015e+05H + 7.209e+05V
Usage: (4.4%H 4.8%V) = (7.733e+05um 9.643e+05um) = (233711 191270)
Obstruct: 55414 = 27692 (6.8%H) + 27722 (6.8%V)
Overflow: 947 = 739 (0.20% H) + 208 (0.06% V)

Phase 1b route (0:00:00.1 442.6M):
Usage: (4.4%H 4.8%V) = (7.716e+05um 9.643e+05um) = (233190 191270)
Overflow: 842 = 708 (0.19% H) + 134 (0.04% V)

Phase 1c route (0:00:00.2 442.6M):
Usage: (4.4%H 4.8%V) = (7.703e+05um 9.643e+05um) = (232804 191276)
Overflow: 796 = 673 (0.18% H) + 123 (0.03% V)

Phase 1d route (0:00:00.1 442.6M):
Usage: (4.4%H 4.8%V) = (7.705e+05um 9.645e+05um) = (232856 191318)
Overflow: 791 = 670 (0.18% H) + 122 (0.03% V)

Phase 1e route (0:00:00.1 442.6M):
Usage: (4.4%H 4.8%V) = (7.707e+05um 9.649e+05um) = (232905 191387)
Overflow: 4 = 3 (0.00% H) + 1 (0.00% V)

Phase 1f route (0:00:00.1 442.6M):
Usage: (4.4%H 4.8%V) = (7.707e+05um 9.649e+05um) = (232909 191394)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	37	 0.01%	46	 0.01%
  1:	50	 0.01%	378	 0.10%
  2:	265	 0.07%	3320	 0.88%
  3:	227	 0.06%	108416	28.69%
  4:	922	 0.24%	51450	13.61%
  5:	689	 0.18%	2490	 0.66%
  6:	1831	 0.48%	3385	 0.90%
  7:	2006	 0.53%	4482	 1.19%
  8:	6385	 1.69%	7902	 2.09%
  9:	162946	43.12%	7664	 2.03%
 10:	6965	 1.84%	15495	 4.10%
 11:	6237	 1.65%	10235	 2.71%
 12:	7346	 1.94%	9755	 2.58%
 13:	7253	 1.92%	79766	21.11%
 14:	6830	 1.81%	37156	 9.83%
 15:	9588	 2.54%	17	 0.00%
 16:	8061	 2.13%	99	 0.03%
 17:	9655	 2.55%	1	 0.00%
 18:	79555	21.05%	1	 0.00%
 19:	104	 0.03%	13	 0.00%
 20:	60977	16.13%	35827	 9.48%


Global route (cpu=1.0s real=1.0s 442.6M)
Phase 1l route (0:00:01.3 442.6M):


*** After '-updateRemainTrks' operation: 

Usage: (4.5%H 5.0%V) = (7.941e+05um 1.003e+06um) = (239971 198897)
Overflow: 27 = 3 (0.00% H) + 24 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	3	 0.00%	18	 0.00%
--------------------------------------
  0:	35	 0.01%	128	 0.03%
  1:	63	 0.02%	484	 0.13%
  2:	295	 0.08%	3626	 0.96%
  3:	259	 0.07%	108726	28.77%
  4:	965	 0.26%	51543	13.64%
  5:	731	 0.19%	2573	 0.68%
  6:	1909	 0.51%	3458	 0.92%
  7:	2073	 0.55%	4450	 1.18%
  8:	6523	 1.73%	7656	 2.03%
  9:	163007	43.13%	7391	 1.96%
 10:	7154	 1.89%	15297	 4.05%
 11:	6298	 1.67%	10095	 2.67%
 12:	7434	 1.97%	9630	 2.55%
 13:	7276	 1.93%	79705	21.09%
 14:	6809	 1.80%	37150	 9.83%
 15:	9378	 2.48%	17	 0.00%
 16:	7801	 2.06%	101	 0.03%
 17:	9412	 2.49%	0	 0.00%
 18:	79426	21.02%	5	 0.00%
 19:	103	 0.03%	13	 0.00%
 20:	60975	16.13%	35829	 9.48%



*** Completed Phase 1 route (0:00:02.6 442.6M) ***


Total length: 1.449e+06um, number of vias: 125818
M1(H) length: 5.043e+00um, number of vias: 56511
M2(V) length: 3.218e+05um, number of vias: 52066
M3(H) length: 4.879e+05um, number of vias: 12764
M4(V) length: 3.008e+05um, number of vias: 3068
M5(H) length: 2.121e+05um, number of vias: 1409
M6(V) length: 1.265e+05um
*** Completed Phase 2 route (0:00:01.9 442.6M) ***

*** Finished all Phases (cpu=0:00:04.6 mem=442.6M) ***
Peak Memory Usage was 442.6M 
*** Finished trialRoute (cpu=0:00:04.8 mem=442.6M) ***

Extraction called for design 'chip_top' of instances=14703 and nets=15929 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 442.555M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.548  |
|           TNS (ns):| -39.267 |
|    Violating Paths:|   242   |
|          All Paths:|  2968   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.381%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 442.6M **
*** Starting optFanout (442.6M)
*info: 35 io nets excluded
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 644 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.4, MEM=442.6M) ***
*info: 17 multi-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.313814
Start fixing timing ... (0:00:00.4 442.6M)

Start clock batches slack = -0.548ns
End batches slack = 0.000ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:10.4 442.6M)

Summary:
84 buffers added on 75 nets (with 170 drivers resized)

Density after buffering = 0.318897
default core: bins with density >  0.75 =    0 % ( 0 / 1936 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.52 um
  inst (FE_OFC669_u0_uRAM_SRAMADDR_4_) with max move: (1189.32, 1686.16) -> (1203.84, 1686.16)
  mean    (X+Y) =         2.14 um
Total instances moved : 317
*** cpu=0:00:00.1   mem=442.6M  mem(used)=0.0M***
Ripped up 624 affected routes.
*** Completed optFanout (0:00:11.5 442.6M)

Re-routed 625 nets
Extraction called for design 'chip_top' of instances=14787 and nets=16013 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 442.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 442.6M)
Number of Loop : 0
Start delay calculation (mem=442.555M)...
Delay calculation completed. (cpu=0:00:01.8 real=0:00:02.0 mem=442.555M 0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 442.6M) ***

------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=442.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.195  |
|           TNS (ns):| -7.094  |
|    Violating Paths:|   89    |
|          All Paths:|  2968   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.890%
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 442.6M **
*** Timing NOT met, worst failing slack is -0.195
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 17 top-level, potential tri-state nets excluded from IPO operation.
Info: 35 io nets excluded
Info: 4 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 31.890% **

*** starting 1-st reclaim pass: 12979 instances 
*** starting 2-nd reclaim pass: 12899 instances 
*** starting 3-rd reclaim pass: 3053 instances 
*** starting 4-th reclaim pass: 518 instances 
*** starting 5-th reclaim pass: 3 instances 


** Area Reclaim Summary: Buffer Deletion = 70 Declone = 8 Downsize = 344 **
** Density Change = 0.507% **
** Density after area reclaim = 31.382% **
*** Finished Area Reclaim (0:00:05.8) ***
*** Starting sequential cell resizing ***
density before resizing = 31.382%
*summary:      2 instances changed cell type
density after resizing = 31.384%
*** Finish sequential cell resizing (cpu=0:00:01.4 mem=442.6M) ***
density before resizing = 31.384%
* summary of transition time violation fixes:
*summary:     15 instances changed cell type
density after resizing = 31.391%
default core: bins with density >  0.75 =    0 % ( 0 / 1936 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.66 um
  inst (u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC166_n1151) with max move: (1812.36, 920.08) -> (1813.02, 920.08)
  mean    (X+Y) =         0.66 um
Total instances moved : 6
*** cpu=0:00:00.0   mem=442.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=442.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 35
routingBox: (330 280) (2822820 2812040)
coreBox:    (316140 315280) (2508137 2497600)
Number of multi-gpin terms=1704, multi-gpins=3513, moved blk term=35/35

Phase 1a route (0:00:00.1 451.8M):
Est net length = 1.423e+06um = 7.017e+05H + 7.210e+05V
Usage: (4.4%H 4.8%V) = (7.735e+05um 9.646e+05um) = (233782 191343)
Obstruct: 55414 = 27692 (6.8%H) + 27722 (6.8%V)
Overflow: 849 = 642 (0.17% H) + 207 (0.05% V)

Phase 1b route (0:00:00.1 451.8M):
Usage: (4.4%H 4.8%V) = (7.718e+05um 9.646e+05um) = (233265 191343)
Overflow: 748 = 612 (0.16% H) + 136 (0.04% V)

Phase 1c route (0:00:00.1 451.8M):
Usage: (4.4%H 4.8%V) = (7.706e+05um 9.647e+05um) = (232897 191354)
Overflow: 707 = 584 (0.15% H) + 123 (0.03% V)

Phase 1d route (0:00:00.1 451.8M):
Usage: (4.4%H 4.8%V) = (7.708e+05um 9.649e+05um) = (232949 191402)
Overflow: 701 = 579 (0.15% H) + 122 (0.03% V)

Phase 1e route (0:00:00.0 451.8M):
Usage: (4.4%H 4.8%V) = (7.709e+05um 9.653e+05um) = (232993 191466)
Overflow: 4 = 3 (0.00% H) + 1 (0.00% V)

Phase 1f route (0:00:00.0 451.8M):
Usage: (4.4%H 4.8%V) = (7.710e+05um 9.653e+05um) = (232997 191473)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	70	 0.02%	48	 0.01%
  1:	28	 0.01%	423	 0.11%
  2:	295	 0.08%	2949	 0.78%
  3:	228	 0.06%	109061	28.86%
  4:	879	 0.23%	51121	13.53%
  5:	650	 0.17%	2532	 0.67%
  6:	1818	 0.48%	3282	 0.87%
  7:	2051	 0.54%	4608	 1.22%
  8:	6615	 1.75%	7835	 2.07%
  9:	162837	43.09%	7784	 2.06%
 10:	6781	 1.79%	15544	 4.11%
 11:	6196	 1.64%	9995	 2.64%
 12:	7098	 1.88%	9698	 2.57%
 13:	7558	 2.00%	79885	21.14%
 14:	7014	 1.86%	37174	 9.84%
 15:	9459	 2.50%	17	 0.00%
 16:	8174	 2.16%	100	 0.03%
 17:	9626	 2.55%	1	 0.00%
 18:	79471	21.03%	1	 0.00%
 19:	104	 0.03%	13	 0.00%
 20:	60977	16.13%	35827	 9.48%


Global route (cpu=0.5s real=0.0s 451.8M)
Phase 1l route (0:00:00.9 442.6M):


*** After '-updateRemainTrks' operation: 

Usage: (4.5%H 5.0%V) = (7.945e+05um 1.003e+06um) = (240090 198953)
Overflow: 29 = 4 (0.00% H) + 25 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	4	 0.00%	20	 0.01%
--------------------------------------
  0:	67	 0.02%	125	 0.03%
  1:	35	 0.01%	531	 0.14%
  2:	327	 0.09%	3240	 0.86%
  3:	269	 0.07%	109380	28.94%
  4:	927	 0.25%	51228	13.56%
  5:	692	 0.18%	2649	 0.70%
  6:	1878	 0.50%	3315	 0.88%
  7:	2137	 0.57%	4534	 1.20%
  8:	6723	 1.78%	7630	 2.02%
  9:	162949	43.12%	7511	 1.99%
 10:	6902	 1.83%	15354	 4.06%
 11:	6336	 1.68%	9842	 2.60%
 12:	7161	 1.89%	9583	 2.54%
 13:	7568	 2.00%	79821	21.12%
 14:	6956	 1.84%	37167	 9.84%
 15:	9286	 2.46%	17	 0.00%
 16:	7903	 2.09%	102	 0.03%
 17:	9391	 2.48%	0	 0.00%
 18:	79340	20.99%	5	 0.00%
 19:	103	 0.03%	13	 0.00%
 20:	60975	16.13%	35829	 9.48%



*** Completed Phase 1 route (0:00:01.7 442.6M) ***


Total length: 1.449e+06um, number of vias: 125943
M1(H) length: 5.043e+00um, number of vias: 56523
M2(V) length: 3.224e+05um, number of vias: 52153
M3(H) length: 4.866e+05um, number of vias: 12695
M4(V) length: 3.016e+05um, number of vias: 3142
M5(H) length: 2.134e+05um, number of vias: 1430
M6(V) length: 1.253e+05um
*** Completed Phase 2 route (0:00:01.1 442.6M) ***

*** Finished all Phases (cpu=0:00:02.8 mem=442.6M) ***
Peak Memory Usage was 455.8M 
*** Finished trialRoute (cpu=0:00:02.9 mem=442.6M) ***

Extraction called for design 'chip_top' of instances=14709 and nets=15935 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design chip_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 442.555M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 442.6M)
Number of Loop : 0
Start delay calculation (mem=442.555M)...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:01.0 mem=442.555M 0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 442.6M) ***

------------------------------------------------------------
     Summary (cpu=0.23min real=0.22min mem=442.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.078  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2968   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.391%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 442.6M **
*** Timing NOT met, worst failing slack is 0.078
*** Check timing (0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=442.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.078  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2968   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.391%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 442.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.8)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 442.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.078  |  0.078  |  7.260  |  0.309  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|  2968   |  2939   |   29    |   24    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.391%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 442.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: xin
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=442.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
**WARN: (ENCCK-3179):	Clock xin does not have sync pin.
**WARN: (ENCCK-3184):	The status of the clock xin is not changed.
*** End changeClockStatus (cpu=0:00:00.3, real=0:00:00.0, mem=442.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock xin.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 442.555M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=442.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 442.555M)

Start to trace clock trees ...
*** Begin Tracer (mem=442.6M) ***
Tracing Clock xin ...
*** End Tracer (mem=442.6M) ***
**ERROR: (ENCCK-723):	No sync pins are in clock xin. Please remove it from clock spec file.

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

Usage: ckSynthesis
    ckSynthesis
    [-clk <clkName>]
    [-report <reportName>]
    [-rguide <fileName>]
    [-macromodel <fileName>]
    [-check]
    [-forceReconvergent]
    [-dontFixAddedBuffers]
    [-breakLoop | -ignoreLoopDetect]
    [-addOriginalNet]
   
**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckSynthesis'.
**ERROR: (ENCCK-9000):	<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for u0_u_CORTEXM0INTEGRATION_u_logic (cortexm0ds_logic) and all their descendants.
Reset to color id 0 for u0_uAHB2VGA_u_gen_font_unit (font_rom) and all their descendants.
Free PSO.
EOS_INFO: EOS cleanup started. (MEM=442.6M)
EOS_INFO: EOS cleanup completed. (MEM=442.6M)
Reading config file - chip_top_pp_final.enc.dat/chip_top.conf
**ERROR: (ENCLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.001 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology lef file.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
*** End library_loading (cpu=0.03min, mem=0.0M, fe_cpu=14.21min, fe_mem=442.6M) ***
**WARN: (ENCEXT-2730):	Cap Table generated using Encounter 03.20-p005_1. may cause some accuracy degradation.
It is highly recommended to regenerate the Cap Table using Encounter 4.1 or newer.
To regenerate a Cap Table, use the standalone generateCapTbl utility, with following syntax:
 generateCapTbl -ict <process.ict> -output <process.CapTbl>.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.078 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.036 will be used.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 3 Ohms will be used.
Set CTS cells: BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL
**WARN: (ENCDB-1256):	Power pin AVDD of instance PLL_inst is connected to non-p/g net avdd.  Mark the net as power net and create associated snet.
**WARN: (ENCDB-1257):	Ground pin AVSS of instance PLL_inst is connected to non-p/g net avss.  Mark the net as ground net and create associated snet.
Loading preference file chip_top_pp_final.enc.dat/enc.pref.tcl ...
Loading mode file chip_top_pp_final.enc.dat/chip_top.mode ...
**WARN: (ENCSP-506):	Options '-congEffort' and '-fp' are mutually exclusive, using last option specified - '-congEffort'.
loading place ...
loading route ...
<CMD> setDrawView place
<CMD> addCTSCellList {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL}
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL 
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=442.6M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.129707(V=0.127814 H=0.1316) (ff/um) [0.000129707]
Est. Res                : 0.278571(V=0.278571 H=0.278571)(ohm/um) [0.000278571]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.123704(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.139(ff/um) res=0.339(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.104956(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.132(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.128(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.123704(ff)
M5(H) w=0.28(um) s=0.28(um) p=1.12(um) es=1.96(um) cap=0.115(ff/um) res=0.279(ohm/um) viaRes=5(ohm) viaCap=0.122602(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.32(um) es=2.2(um) cap=0.119(ff/um) res=0.0818(ohm/um) viaRes=3(ohm) viaCap=0.139433(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: xin
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=442.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
**WARN: (ENCCK-3179):	Clock xin does not have sync pin.
**WARN: (ENCCK-3184):	The status of the clock xin is not changed.
*** End changeClockStatus (cpu=0:00:00.5, real=0:00:00.0, mem=442.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock xin.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 442.555M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=442.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 442.555M)

Start to trace clock trees ...
*** Begin Tracer (mem=442.6M) ***
Tracing Clock xin ...
*** End Tracer (mem=442.6M) ***
**ERROR: (ENCCK-723):	No sync pins are in clock xin. Please remove it from clock spec file.

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

Usage: ckSynthesis
    ckSynthesis
    [-clk <clkName>]
    [-report <reportName>]
    [-rguide <fileName>]
    [-macromodel <fileName>]
    [-check]
    [-forceReconvergent]
    [-dontFixAddedBuffers]
    [-breakLoop | -ignoreLoopDetect]
    [-addOriginalNet]
   
**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckSynthesis'.
**ERROR: (ENCCK-9000):	
*** Memory Usage v0.159.4.2 (Current mem = 442.555M, initial mem = 57.359M) ***
--- Ending "Encounter" (totcpu=0:14:20, real=1:04:21, mem=442.6M) ---
