// Seed: 949601202
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input logic id_9
);
  assign id_2 = "" & 1;
endmodule
