Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Wed Oct 30 12:00:18 2019
| Host             : virtualbox running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file compute_tile_dm_nexys4_power_routed.rpt -pb compute_tile_dm_nexys4_power_summary_routed.pb -rpx compute_tile_dm_nexys4_power_routed.rpx
| Design           : compute_tile_dm_nexys4
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.293        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.180        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.1         |
| Junction Temperature (C) | 30.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |       44 |       --- |             --- |
| Slice Logic              |     0.046 |   115132 |       --- |             --- |
|   LUT as Logic           |     0.041 |    43667 |     63400 |           68.88 |
|   Register               |     0.002 |    57438 |    126800 |           45.30 |
|   CARRY4                 |     0.001 |     1126 |     15850 |            7.10 |
|   F7/F8 Muxes            |    <0.001 |     6916 |     63400 |           10.91 |
|   LUT as Distributed RAM |    <0.001 |      596 |     19000 |            3.14 |
|   LUT as Shift Register  |    <0.001 |      380 |     19000 |            2.00 |
|   Others                 |    <0.001 |      789 |       --- |             --- |
| Signals                  |     0.135 |    88139 |       --- |             --- |
| Block RAM                |     0.044 |       96 |       135 |           71.11 |
| MMCM                     |     0.222 |        2 |         6 |           33.33 |
| PLL                      |     0.090 |        1 |         6 |           16.67 |
| DSPs                     |     0.006 |       12 |       240 |            5.00 |
| I/O                      |     0.509 |       52 |       210 |           24.76 |
| PHASER                   |     0.070 |       14 |       --- |             --- |
| Static Power             |     0.114 |          |           |                 |
| Total                    |     1.293 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.330 |       0.309 |      0.021 |
| Vccaux    |       1.800 |     0.269 |       0.250 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.236 |       0.232 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                     | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                                                                                         | clk                                                                                                                                                                                                        |            10.0 |
| clk_ddr_sys_clk_gen_ddr                                                                                                                                     | u_board/u_clk_gen_ddr/inst/clk_ddr_sys_clk_gen_ddr                                                                                                                                                         |             5.0 |
| clk_ddr_sys_clk_gen_ddr_1                                                                                                                                   | u_board/u_clk_gen_ddr/inst/clk_ddr_sys_clk_gen_ddr                                                                                                                                                         |             5.0 |
| clk_pll_i                                                                                                                                                   | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            20.0 |
| clk_pll_i_1                                                                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            20.0 |
| clkfbout_clk_gen_ddr                                                                                                                                        | u_board/u_clk_gen_ddr/inst/clkfbout_clk_gen_ddr                                                                                                                                                            |            10.0 |
| clkfbout_clk_gen_ddr_1                                                                                                                                      | u_board/u_clk_gen_ddr/inst/clkfbout_clk_gen_ddr                                                                                                                                                            |            10.0 |
| freq_refclk                                                                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             2.5 |
| freq_refclk_1                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             2.5 |
| iserdes_clkdiv                                                                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_1                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_2                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            20.0 |
| iserdes_clkdiv_3                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            20.0 |
| mem_refclk                                                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             5.0 |
| mem_refclk_1                                                                                                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             5.0 |
| oserdes_clk                                                                                                                                                 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             5.0 |
| oserdes_clk_1                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             5.0 |
| oserdes_clk_2                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             5.0 |
| oserdes_clk_3                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             5.0 |
| oserdes_clk_4                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             5.0 |
| oserdes_clk_5                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             5.0 |
| oserdes_clk_6                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             5.0 |
| oserdes_clk_7                                                                                                                                               | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             5.0 |
| oserdes_clkdiv                                                                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_1                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_2                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_3                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_4                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            20.0 |
| oserdes_clkdiv_6                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_7                                                                                                                                            | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            20.0 |
| pll_clk3_out                                                                                                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            20.0 |
| pll_clk3_out_1                                                                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            20.0 |
| pll_clkfbout                                                                                                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| pll_clkfbout_1                                                                                                                                              | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                  | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            80.0 |
| sync_pulse_1                                                                                                                                                | u_board/u_mig_7series/u_mig_7series_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            80.0 |
| sys_clk_pin                                                                                                                                                 | clk                                                                                                                                                                                                        |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | u_board/u_mig_7series/u_mig_7series_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             5.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| compute_tile_dm_nexys4                  |     1.180 |
|   u_board                               |     0.907 |
|     u_clk_gen_ddr                       |     0.107 |
|       inst                              |     0.107 |
|     u_mig_7series                       |     0.800 |
|       u_mig_7series_mig                 |     0.800 |
|   u_compute_tile                        |     0.259 |
|     gen_cores[0].gen_ctm_stm.u_ctm      |     0.003 |
|       u_ctm                             |     0.003 |
|     gen_cores[0].gen_ctm_stm.u_stm      |     0.004 |
|       u_stm                             |     0.004 |
|     gen_cores[0].u_core                 |     0.060 |
|       u_cpu                             |     0.060 |
|     gen_cores[1].gen_ctm_stm.u_ctm      |     0.003 |
|       u_ctm                             |     0.003 |
|     gen_cores[1].gen_ctm_stm.u_stm      |     0.004 |
|       u_stm                             |     0.004 |
|     gen_cores[1].u_core                 |     0.052 |
|       u_cpu                             |     0.052 |
|     gen_cores[2].gen_ctm_stm.u_ctm      |     0.004 |
|       u_ctm                             |     0.004 |
|     gen_cores[2].gen_ctm_stm.u_stm      |     0.004 |
|       u_stm                             |     0.004 |
|     gen_cores[2].u_core                 |     0.053 |
|       u_cpu                             |     0.053 |
|     gen_cores[3].gen_ctm_stm.u_ctm      |     0.004 |
|       u_ctm                             |     0.004 |
|     gen_cores[3].gen_ctm_stm.u_stm      |     0.004 |
|       u_stm                             |     0.004 |
|     gen_cores[3].u_core                 |     0.054 |
|       u_cpu                             |     0.054 |
|     gen_debug_ring.u_debug_ring_segment |     0.003 |
|     gen_mam_dm_wb.u_mam_dm_wb           |     0.001 |
|     u_bus                               |     0.003 |
|       u_mux                             |     0.003 |
|     u_na                                |     0.002 |
|       u_dma                             |     0.002 |
|   u_debuginterface                      |     0.002 |
|   u_glip                                |     0.011 |
|     u_egress_cdc                        |     0.009 |
|       u_fifo                            |     0.009 |
+-----------------------------------------+-----------+


