Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\transmitter.v" into library work
Parsing module <transmitter>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\reciever.v" into library work
Parsing module <receiver>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\receiver_sampler.v" into library work
Parsing module <receiver_sampler>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" into library work
Parsing module <PLL_9_6M>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\MEM.v" into library work
Parsing module <MEM>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_send.v" into library work
Parsing module <Data_send>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_Process.v" into library work
Parsing module <Data_Process>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_collect.v" into library work
Parsing module <Data_collect>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\clk_divide.v" into library work
Parsing module <clk_divide>.
Analyzing Verilog file "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <Data_Process>.

Elaborating module <Data_collect(NUM_DATA=10000)>.

Elaborating module <Data_send(NUM_DATA=10000)>.

Elaborating module <MEM(NUM_DATA=10000)>.

Elaborating module <receiver_sampler>.

Elaborating module <receiver>.

Elaborating module <transmitter>.

Elaborating module <clk_divide(CLK_RATE=9600000,BAUD_RATE=9600,SAMPLE_RATE=10)>.

Elaborating module <PLL_9_6M>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=5,CLKFBOUT_MULT=24,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=50,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 116: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 117: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 118: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 119: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 120: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v" Line 122: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\top.v".
        NUM_DATA = 10000
        CLK_RATE = 9600000
        BAUD_RATE = 9600
        SAMPLE_RATE = 10
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Data_Process>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_Process.v".
    Found 1-bit register for signal <data_send_run>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Data_Process> synthesized.

Synthesizing Unit <Data_collect>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_collect.v".
        NUM_DATA = 10000
    Found 1-bit register for signal <prev_data_ready>.
    Found 14-bit register for signal <MEM_write_addr>.
    Found 1-bit register for signal <MEM_write_enable>.
    Found 14-bit register for signal <delayed_write_addr>.
    Found 8-bit register for signal <MEM_write_data>.
    Found 1-bit register for signal <collect_finish_display>.
    Found 14-bit adder for signal <delayed_write_addr[13]_GND_3_o_add_6_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <Data_collect> synthesized.

Synthesizing Unit <Data_send>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\Data_send.v".
        NUM_DATA = 10000
    Found 1-bit register for signal <prev_send_start>.
    Found 14-bit register for signal <MEM_read_sel>.
    Found 1-bit register for signal <transmitter_start>.
    Found 1-bit register for signal <prev_tx_ready>.
    Found 14-bit adder for signal <MEM_read_sel[13]_GND_4_o_add_6_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Data_send> synthesized.

Synthesizing Unit <MEM>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\MEM.v".
        NUM_DATA = 10000
WARNING:Xst:3035 - Index value(s) does not match array range for signal <Data>, simulation mismatch.
    Found 10001x8-bit dual-port RAM <Mram_Data> for signal <Data>.
    Found 1-bit tristate buffer for signal <read_data<7>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<6>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<5>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<4>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<3>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<2>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<1>> created at line 18
    Found 1-bit tristate buffer for signal <read_data<0>> created at line 18
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <MEM> synthesized.

Synthesizing Unit <receiver_sampler>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\receiver_sampler.v".
    Found 4-bit register for signal <zero_counter>.
    Found 4-bit register for signal <one_counter>.
    Found 1-bit register for signal <data_bit>.
    Found 1-bit register for signal <prev_rx_clk>.
    Found 4-bit adder for signal <one_counter[3]_GND_14_o_add_4_OUT> created at line 30.
    Found 4-bit adder for signal <zero_counter[3]_GND_14_o_add_5_OUT> created at line 32.
    Found 4-bit comparator greater for signal <one_counter[3]_INV_14_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <receiver_sampler> synthesized.

Synthesizing Unit <receiver>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\reciever.v".
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <shift>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <sig>.
    Found 4-bit adder for signal <state[3]_GND_15_o_add_8_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <receiver> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\transmitter.v".
    Found 1-bit register for signal <available>.
    Found 4-bit register for signal <state>.
    Found 11-bit register for signal <shift>.
    Found 4-bit adder for signal <state[3]_GND_16_o_add_8_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <transmitter> synthesized.

Synthesizing Unit <clk_divide>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\clk_divide.v".
        CLK_RATE = 9600000
        BAUD_RATE = 9600
        SAMPLE_RATE = 10
    Found 1-bit register for signal <clk_uart_internal>.
    Found 17-bit register for signal <counter_sampling>.
    Found 1-bit register for signal <clk_sampling_internal>.
    Found 17-bit register for signal <counter_uart>.
    Found 17-bit adder for signal <counter_uart[16]_GND_18_o_add_5_OUT> created at line 64.
    Found 17-bit adder for signal <counter_sampling[16]_GND_18_o_add_12_OUT> created at line 85.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <clk_divide> synthesized.

Synthesizing Unit <PLL_9_6M>.
    Related source file is "\\ad\eng\users\c\y\cyang90\Desktop\20151104_UART\UART\PLL_9_6M.v".
    Summary:
	no macro.
Unit <PLL_9_6M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10001x8-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 8
 14-bit adder                                          : 2
 17-bit adder                                          : 2
 4-bit adder                                           : 4
# Registers                                            : 26
 1-bit register                                        : 13
 11-bit register                                       : 1
 14-bit register                                       : 3
 17-bit register                                       : 2
 4-bit register                                        : 4
 8-bit register                                        : 3
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 3
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_collect>.
The following registers are absorbed into counter <delayed_write_addr>: 1 register on signal <delayed_write_addr>.
Unit <Data_collect> synthesized (advanced).

Synthesizing (advanced) Unit <Data_send>.
The following registers are absorbed into counter <MEM_read_sel>: 1 register on signal <MEM_read_sel>.
Unit <Data_send> synthesized (advanced).

Synthesizing (advanced) Unit <MEM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10001-word x 8-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_enable>     | high     |
    |     addrA          | connected to signal <write_select>  |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 10001-word x 8-bit                  |          |
    |     addrB          | connected to signal <read_select>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MEM> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divide>.
The following registers are absorbed into counter <counter_sampling>: 1 register on signal <counter_sampling>.
The following registers are absorbed into counter <counter_uart>: 1 register on signal <counter_uart>.
Unit <clk_divide> synthesized (advanced).

Synthesizing (advanced) Unit <receiver_sampler>.
The following registers are absorbed into counter <zero_counter>: 1 register on signal <zero_counter>.
The following registers are absorbed into counter <one_counter>: 1 register on signal <one_counter>.
Unit <receiver_sampler> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10001x8-bit dual-port distributed RAM                 : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 6
 14-bit up counter                                     : 2
 17-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 3
 11-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance PLL/pll_base_inst in unit PLL/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2042 - Unit MEM: 8 internal tristates are replaced by logic (pull-up yes): read_data<0>, read_data<1>, read_data<2>, read_data<3>, read_data<4>, read_data<5>, read_data<6>, read_data<7>.

Optimizing unit <top> ...

Optimizing unit <Data_collect> ...

Optimizing unit <Data_send> ...

Optimizing unit <receiver> ...

Optimizing unit <transmitter> ...

Optimizing unit <clk_divide> ...

Optimizing unit <MEM> ...
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_sampling_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clk_div/counter_uart_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_div/counter_uart_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <clk_div/counter_sampling_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 41.
FlipFlop Data_collect/MEM_write_addr_0 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_1 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_10 has been replicated 2 time(s)
FlipFlop Data_collect/MEM_write_addr_12 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_13 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_2 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_3 has been replicated 2 time(s)
FlipFlop Data_collect/MEM_write_addr_4 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_5 has been replicated 1 time(s)
FlipFlop Data_collect/MEM_write_addr_6 has been replicated 3 time(s)
FlipFlop Data_collect/MEM_write_addr_7 has been replicated 3 time(s)
FlipFlop Data_collect/MEM_write_addr_8 has been replicated 6 time(s)
FlipFlop Data_collect/MEM_write_addr_9 has been replicated 5 time(s)
FlipFlop Data_collect/MEM_write_enable has been replicated 4 time(s)
FlipFlop Data_send/MEM_read_sel_0 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_1 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_11 has been replicated 1 time(s)
FlipFlop Data_send/MEM_read_sel_12 has been replicated 1 time(s)
FlipFlop Data_send/MEM_read_sel_2 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_3 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_4 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_5 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_6 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_7 has been replicated 2 time(s)
FlipFlop Data_send/MEM_read_sel_8 has been replicated 1 time(s)
FlipFlop Data_send/MEM_read_sel_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 172
 Flip-Flops                                            : 172

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 991
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 40
#      LUT2                        : 22
#      LUT3                        : 36
#      LUT4                        : 35
#      LUT5                        : 150
#      LUT6                        : 399
#      MUXCY                       : 39
#      MUXF7                       : 145
#      MUXF8                       : 72
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 172
#      FD                          : 109
#      FDC                         : 8
#      FDCE                        : 18
#      FDP                         : 1
#      FDPE                        : 10
#      FDR                         : 15
#      FDRE                        : 10
#      FDS                         : 1
# RAMS                             : 632
#      RAM32X1D                    : 8
#      RAM64M                      : 312
#      RAM64X1D                    : 312
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 13
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 10
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             172  out of  18224     0%  
 Number of Slice LUTs:                 2579  out of   9112    28%  
    Number used as Logic:               691  out of   9112     7%  
    Number used as Memory:             1888  out of   2176    86%  
       Number used as RAM:             1888

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2631
   Number with an unused Flip Flop:    2459  out of   2631    93%  
   Number with an unused LUT:            52  out of   2631     1%  
   Number of fully used LUT-FF pairs:   120  out of   2631     4%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)                       | Load  |
--------------------------------------------------+---------------------------------------------+-------+
clk_div/clk_uart_internal                         | BUFG                                        | 38    |
clk_div/clk_sampling_internal                     | NONE(sampler/prev_rx_clk)                   | 9     |
PLL/pll_base_inst/CLKOUT0                         | BUFG                                        | 756   |
data_collection_finish(Data_collect/finish<13>1:O)| NONE(*)(Data_collect/collect_finish_display)| 1     |
--------------------------------------------------+---------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.996ns (Maximum Frequency: 250.269MHz)
   Minimum input arrival time before clock: 4.679ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clk_sampling_internal'
  Clock period: 2.691ns (frequency: 371.554MHz)
  Total number of paths / destination ports: 28 / 16
-------------------------------------------------------------------------
Delay:               2.691ns (Levels of Logic = 1)
  Source:            sampler/prev_rx_clk (FF)
  Destination:       sampler/one_counter_0 (FF)
  Source Clock:      clk_div/clk_sampling_internal rising
  Destination Clock: clk_div/clk_sampling_internal rising

  Data Path: sampler/prev_rx_clk to sampler/one_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.808  sampler/prev_rx_clk (sampler/prev_rx_clk)
     LUT3:I0->O            8   0.205   0.802  sampler/rst_rx_clk_rising_OR_34_o1 (sampler/rst_rx_clk_rising_OR_34_o)
     FDRE:R                    0.430          sampler/one_counter_0
    ----------------------------------------
    Total                      2.691ns (1.082ns logic, 1.609ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL/pll_base_inst/CLKOUT0'
  Clock period: 3.996ns (frequency: 250.269MHz)
  Total number of paths / destination ports: 14340 / 7721
-------------------------------------------------------------------------
Delay:               3.996ns (Levels of Logic = 3)
  Source:            Data_collect/MEM_write_addr_2_1 (FF)
  Destination:       Data_collect/delayed_write_addr_0 (FF)
  Source Clock:      PLL/pll_base_inst/CLKOUT0 rising
  Destination Clock: PLL/pll_base_inst/CLKOUT0 rising

  Data Path: Data_collect/MEM_write_addr_2_1 to Data_collect/delayed_write_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  Data_collect/MEM_write_addr_2_1 (Data_collect/MEM_write_addr_2_1)
     LUT6:I0->O            9   0.203   0.934  Data_collect/rst_GND_3_o_OR_32_o1_SW1 (N94)
     LUT6:I4->O           14   0.203   0.958  Data_collect/rst_GND_3_o_OR_32_o (Data_collect/rst_GND_3_o_OR_32_o)
     LUT5:I4->O            1   0.205   0.000  Data_collect/delayed_write_addr_0_rstpot (Data_collect/delayed_write_addr_0_rstpot)
     FD:D                      0.102          Data_collect/delayed_write_addr_0
    ----------------------------------------
    Total                      3.996ns (1.160ns logic, 2.836ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'data_collection_finish'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            Data_collect/collect_finish_display (FF)
  Destination:       Data_collect/collect_finish_display (FF)
  Source Clock:      data_collection_finish rising
  Destination Clock: data_collection_finish rising

  Data Path: Data_collect/collect_finish_display to Data_collect/collect_finish_display
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  Data_collect/collect_finish_display (Data_collect/collect_finish_display)
     INV:I->O              1   0.206   0.579  Data_collect/collect_finish_display_INV_2_o1_INV_0 (Data_collect/collect_finish_display_INV_2_o)
     FDR:D                     0.102          Data_collect/collect_finish_display
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clk_uart_internal'
  Clock period: 3.064ns (frequency: 326.339MHz)
  Total number of paths / destination ports: 215 / 64
-------------------------------------------------------------------------
Delay:               3.064ns (Levels of Logic = 2)
  Source:            transmitter/state_0 (FF)
  Destination:       transmitter/shift_9 (FF)
  Source Clock:      clk_div/clk_uart_internal rising
  Destination Clock: clk_div/clk_uart_internal rising

  Data Path: transmitter/state_0 to transmitter/shift_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.058  transmitter/state_0 (transmitter/state_0)
     LUT5:I2->O            8   0.205   1.050  transmitter/GND_16_o_GND_16_o_AND_8_o1 (transmitter/GND_16_o_GND_16_o_AND_8_o)
     LUT4:I0->O            1   0.203   0.000  transmitter/Mmux_PWR_8_o_PWR_8_o_mux_13_OUT37 (transmitter/PWR_8_o_PWR_8_o_mux_13_OUT<2>)
     FDPE:D                    0.102          transmitter/shift_2
    ----------------------------------------
    Total                      3.064ns (0.957ns logic, 2.107ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clk_uart_internal'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.252ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       sampler/data_bit (FF)
  Destination Clock: clk_div/clk_uart_internal rising

  Data Path: rst to sampler/data_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.600  rst_IBUF (rst_IBUF)
     FDS:S                     0.430          sampler/data_bit
    ----------------------------------------
    Total                      3.252ns (1.652ns logic, 1.600ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clk_sampling_internal'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.259ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sampler/one_counter_0 (FF)
  Destination Clock: clk_div/clk_sampling_internal rising

  Data Path: rst to sampler/one_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.601  rst_IBUF (rst_IBUF)
     LUT3:I2->O            8   0.205   0.802  sampler/rst_rx_clk_rising_OR_34_o1 (sampler/rst_rx_clk_rising_OR_34_o)
     FDRE:R                    0.430          sampler/one_counter_0
    ----------------------------------------
    Total                      4.259ns (1.857ns logic, 2.402ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_collection_finish'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.252ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Data_collect/collect_finish_display (FF)
  Destination Clock: data_collection_finish rising

  Data Path: rst to Data_collect/collect_finish_display
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.600  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          Data_collect/collect_finish_display
    ----------------------------------------
    Total                      3.252ns (1.652ns logic, 1.600ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 79 / 79
-------------------------------------------------------------------------
Offset:              4.679ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Data_send/MEM_read_sel_0 (FF)
  Destination Clock: PLL/pll_base_inst/CLKOUT0 rising

  Data Path: rst to Data_send/MEM_read_sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.965  rst_IBUF (rst_IBUF)
     LUT6:I0->O           15   0.203   0.982  Data_send/Mcount_MEM_read_sel_val2 (Data_send/Mcount_MEM_read_sel_val)
     LUT4:I3->O            3   0.205   0.000  Data_send/MEM_read_sel_0_rstpot (Data_send/MEM_read_sel_0_rstpot)
     FD:D                      0.102          Data_send/MEM_read_sel_0
    ----------------------------------------
    Total                      4.679ns (1.732ns logic, 2.947ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clk_uart_internal'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            receiver/data_7 (FF)
  Destination:       Rx_data<7> (PAD)
  Source Clock:      clk_div/clk_uart_internal rising

  Data Path: receiver/data_7 to Rx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  receiver/data_7 (receiver/data_7)
     OBUF:I->O                 2.571          Rx_data_7_OBUF (Rx_data<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_collection_finish'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            Data_collect/collect_finish_display (FF)
  Destination:       collect_finish_display (PAD)
  Source Clock:      data_collection_finish rising

  Data Path: Data_collect/collect_finish_display to collect_finish_display
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  Data_collect/collect_finish_display (Data_collect/collect_finish_display)
     OBUF:I->O                 2.571          collect_finish_display_OBUF (collect_finish_display)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL/pll_base_inst/CLKOUT0
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
PLL/pll_base_inst/CLKOUT0|    3.996|         |         |         |
clk_div/clk_uart_internal|    3.654|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clk_sampling_internal
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
PLL/pll_base_inst/CLKOUT0    |    2.637|         |         |         |
clk_div/clk_sampling_internal|    2.691|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clk_uart_internal
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
PLL/pll_base_inst/CLKOUT0    |    7.624|         |         |         |
clk_div/clk_sampling_internal|    2.601|         |         |         |
clk_div/clk_uart_internal    |    3.064|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock data_collection_finish
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
data_collection_finish|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.42 secs
 
--> 

Total memory usage is 268516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    4 (   0 filtered)

