// Seed: 1879541232
module module_0 #(
    parameter id_10 = 32'd72,
    parameter id_11 = 32'd59,
    parameter id_8  = 32'd9,
    parameter id_9  = 32'd36
) (
    output uwire id_0,
    output tri1  id_1
);
  if (1) begin : id_3
    if (id_3)
      if (1) begin
        supply1 id_4 = 1'b0;
      end else begin : id_5
        wire id_6;
      end
  end else begin : id_7
    defparam id_8.id_9 = 1; defparam id_10.id_11 = 1;
  end
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_0 = 1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5
    , id_7
);
  wand id_8;
  reg  id_9;
  assign id_8 = id_0;
  wire id_10;
  module_0(
      id_8, id_8
  );
  always @(1) begin
    id_9 <= 1;
    id_7 <= 1;
  end
endmodule
