<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/lpc43xx/chip/lpc43_ccu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_670a7836cc6104ecace1c103efe95786.html">lpc43xx</a></li><li class="navelem"><a class="el" href="dir_6a119be924bcbc28e22d1ab4c235eee4.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc43_ccu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/lpc43xx/chip/lpc43_ccu.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012, 2016 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_CCU_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_CCU_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define LPC43_CCU1_PM_OFFSET                 0x0000 </span><span class="comment">/* CCU1 power mode register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_BASE_STAT_OFFSET          0x0004 </span><span class="comment">/* CCU1 base clock status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_BUS_CFG_OFFSET       0x0100  </span><span class="comment">/* CLK_APB3_BUS clock configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_BUS_STAT_OFFSET      0x0104  </span><span class="comment">/* CLK_APB3_BUS clock status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_I2C1_CFG_OFFSET      0x0108  </span><span class="comment">/* CLK_APB3_I2C1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_I2C1_STAT_OFFSET     0x010c  </span><span class="comment">/* CLK_APB3_I2C1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_DAC_CFG_OFFSET       0x0110  </span><span class="comment">/* CLK_APB3_DAC configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_DAC_STAT_OFFSET      0x0114  </span><span class="comment">/* CLK_APB3_DAC status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC0_CFG_OFFSET      0x0118  </span><span class="comment">/* CLK_APB3_ADC0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC0_STAT_OFFSET     0x011c  </span><span class="comment">/* CLK_APB3_ADC0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC1_CFG_OFFSET      0x0120  </span><span class="comment">/* CLK_APB3_ADC1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC1_STAT_OFFSET     0x0124  </span><span class="comment">/* CLK_APB3_ADC1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_CAN0_CFG_OFFSET      0x0128  </span><span class="comment">/* CLK_APB3_CAN0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_CAN0_STAT_OFFSET     0x012c  </span><span class="comment">/* CLK_APB3_CAN0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_BUS_CFG_OFFSET       0x0200  </span><span class="comment">/* CLK_APB1_BUS configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_BUS_STAT_OFFSET      0x0204  </span><span class="comment">/* CLK_APB1_BUS status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_MCPWM_CFG_OFFSET     0x0208  </span><span class="comment">/* CLK_APB1_MOTOCON configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_MCPWM_STAT_OFFSET    0x020c  </span><span class="comment">/* CLK_APB1_MOTOCON status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2C0_CFG_OFFSET      0x0210  </span><span class="comment">/* CLK_APB1_I2C0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2C0_STAT_OFFSET     0x0214  </span><span class="comment">/* CLK_APB1_I2C0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2S_CFG_OFFSET       0x0218  </span><span class="comment">/* CLK_APB1_I2S configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2S_STAT_OFFSET      0x021c  </span><span class="comment">/* CLK_APB1_I2S status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_CAN1_CFG_OFFSET      0x0220  </span><span class="comment">/* CLK_APB3_CAN1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_CAN1_STAT_OFFSET     0x0224  </span><span class="comment">/* CLK_APB3_CAN1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPIFI_CFG_OFFSET          0x0300  </span><span class="comment">/* CLK_SPIFI configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPIFI_STAT_OFFSET         0x0304  </span><span class="comment">/* CLK_SPIFI status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_BUS_CFG_OFFSET         0x0400  </span><span class="comment">/* CLK_M4_BUS configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_BUS_STAT_OFFSET        0x0404  </span><span class="comment">/* CLK_M4_BUS status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SPIFI_CFG_OFFSET       0x0408  </span><span class="comment">/* CLK_M4_SPIFI configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SPIFI_STAT_OFFSET      0x040c  </span><span class="comment">/* CLK_M4_SPIFI status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_GPIO_CFG_OFFSET        0x0410  </span><span class="comment">/* CLK_M4_GPIO configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_GPIO_STAT_OFFSET       0x0414  </span><span class="comment">/* CLK_M4_GPIO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_LCD_CFG_OFFSET         0x0418  </span><span class="comment">/* CLK_M4_LCD configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_LCD_STAT_OFFSET        0x041c  </span><span class="comment">/* CLK_M4_LCD status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_ETHERNET_CFG_OFFSET    0x0420  </span><span class="comment">/* CLK_M4_ETHERNET configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_ETHERNET_STAT_OFFSET   0x0424  </span><span class="comment">/* CLK_M4_ETHERNET status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB0_CFG_OFFSET        0x0428  </span><span class="comment">/* CLK_M4_USB0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB0_STAT_OFFSET       0x042c  </span><span class="comment">/* CLK_M4_USB0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMC_CFG_OFFSET         0x0430  </span><span class="comment">/* CLK_M4_EMC configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMC_STAT_OFFSET        0x0434  </span><span class="comment">/* CLK_M4_EMC status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SDIO_CFG_OFFSET        0x0438  </span><span class="comment">/* CLK_M4_SDIO configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SDIO_STAT_OFFSET       0x043c  </span><span class="comment">/* CLK_M4_SDIO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_DMA_CFG_OFFSET         0x0440  </span><span class="comment">/* CLK_M4_DMA configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_DMA_STAT_OFFSET        0x0444  </span><span class="comment">/* CLK_M4_DMA status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M4CORE_CFG_OFFSET      0x0448  </span><span class="comment">/* CLK_M4_M4CORE configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M4CORE_STAT_OFFSET     0x044c  </span><span class="comment">/* CLK_M4_M4CORE status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCT_CFG_OFFSET         0x0468  </span><span class="comment">/* CLK_M4_SCT configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCT_STAT_OFFSET        0x046c  </span><span class="comment">/* CLK_M4_SCT status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB1_CFG_OFFSET        0x0470  </span><span class="comment">/* CLK_M4_USB1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB1_STAT_OFFSET       0x0474  </span><span class="comment">/* CLK_M4_USB1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMCDIV_CFG_OFFSET      0x0478  </span><span class="comment">/* CLK_M4_EMCDIV configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMCDIV_STAT_OFFSET     0x047c  </span><span class="comment">/* CLK_M4_EMCDIV status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHA_CFG_OFFSET      0x0480  </span><span class="comment">/* CLK_M4_FLASHA configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHA_STAT_OFFSET     0x0484  </span><span class="comment">/* CLK_M4_FLASHA status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHB_CFG_OFFSET      0x0488  </span><span class="comment">/* CLK_M4_FLASHB configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHB_STAT_OFFSET     0x048c  </span><span class="comment">/* CLK_M4_FLASHB status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M0APP_CFG_OFFSET       0x0490  </span><span class="comment">/* CLK_M4_M0_CFG configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M0APP_STAT_OFFSET      0x0494  </span><span class="comment">/* CLK_M4_M0_STAT status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_VADC_CFG_OFFSET        0x0498  </span><span class="comment">/* CLK_M4_VADC_CFG configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_VADC_STAT_OFFSET       0x049c  </span><span class="comment">/* CLK_M4_VADC_STAT configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EEPROM_CFG_OFFSET      0x04a0  </span><span class="comment">/* CLK_M4_EEPROM configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EEPROM_STAT_OFFSET     0x04a4  </span><span class="comment">/* CLK_M4_EEPROM status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_WWDT_CFG_OFFSET        0x0500  </span><span class="comment">/* CLK_M4_WWDT configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_WWDT_STAT_OFFSET       0x0504  </span><span class="comment">/* CLK_M4_WWDT status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART0_CFG_OFFSET      0x0508  </span><span class="comment">/* CLK_M4_USART0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART0_STAT_OFFSET     0x050c  </span><span class="comment">/* CLK_M4_USART0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_CFG_OFFSET       0x0510  </span><span class="comment">/* CLK_M4_UART1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_STAT_OFFSET      0x0514  </span><span class="comment">/* CLK_M4_UART1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP0_CFG_OFFSET        0x0518  </span><span class="comment">/* CLK_M4_SSP0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP0_STAT_OFFSET       0x051c  </span><span class="comment">/* CLK_M4_SSP0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER0_CFG_OFFSET      0x0520  </span><span class="comment">/* CLK_M4_TIMER0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER0_STAT_OFFSET     0x0524  </span><span class="comment">/* CLK_M4_TIMER0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER1_CFG_OFFSET      0x0528  </span><span class="comment">/* CLK_M4_TIMER1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER1_STAT_OFFSET     0x052c  </span><span class="comment">/* CLK_M4_TIMER1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCU_CFG_OFFSET         0x0530  </span><span class="comment">/* CLK_M4_SCU configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCU_STAT_OFFSET        0x0534  </span><span class="comment">/* CLK_M4_SCU status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_CREG_CFG_OFFSET        0x0538  </span><span class="comment">/* CLK_M4_CREG configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_CREG_STAT_OFFSET       0x053c  </span><span class="comment">/* CLK_M4_CREG status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_RS485CTRL_OFFSET 0x054c  </span><span class="comment">/* CLK_M4_UART1 RS485 Control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_RITIMER_CFG_OFFSET     0x0600  </span><span class="comment">/* CLK_M4_RITIMER configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_RITIMER_STAT_OFFSET    0x0604  </span><span class="comment">/* CLK_M4_RITIMER status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART2_CFG_OFFSET      0x0608  </span><span class="comment">/* CLK_M4_USART2 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART2_STAT_OFFSET     0x060c  </span><span class="comment">/* CLK_M4_USART2 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART3_CFG_OFFSET      0x0610  </span><span class="comment">/* CLK_M4_USART3 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART3_STAT_OFFSET     0x0614  </span><span class="comment">/* CLK_M4_USART3 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER2_CFG_OFFSET      0x0618  </span><span class="comment">/* CLK_M4_TIMER2 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER2_STAT_OFFSET     0x061c  </span><span class="comment">/* CLK_M4_TIMER2 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER3_CFG_OFFSET      0x0620  </span><span class="comment">/* CLK_M4_TIMER3 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER3_STAT_OFFSET     0x0624  </span><span class="comment">/* CLK_M4_TIMER3 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP1_CFG_OFFSET        0x0628  </span><span class="comment">/* CLK_M4_SSP1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP1_STAT_OFFSET       0x062c  </span><span class="comment">/* CLK_M4_SSP1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_QEI_CFG_OFFSET         0x0630  </span><span class="comment">/* CLK_M4_QEI configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_QEI_STAT_OFFSET        0x0634  </span><span class="comment">/* CLK_M4_QEI status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_BUS_CFG_OFFSET     0x0700  </span><span class="comment">/* CLK_PERIPH_BUS configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_BUS_STAT_OFFSET    0x0704  </span><span class="comment">/* CLK_PERIPH_BUS status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_CORE_CFG_OFFSET    0x0710  </span><span class="comment">/* CLK_PERIPH_CORE configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_CORE_STAT_OFFSET   0x0714  </span><span class="comment">/* CLK_PERIPH_CORE status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_SGPIO_CFG_OFFSET   0x0718  </span><span class="comment">/* CLK_PERIPH_SGPIO configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_SGPIO_STAT_OFFSET  0x071c  </span><span class="comment">/* CLK_PERIPH_SGPIO status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB0_CFG_OFFSET           0x0800  </span><span class="comment">/* CLK_USB0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB0_STAT_OFFSET          0x0804  </span><span class="comment">/* CLK_USB0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB1_CFG_OFFSET           0x0900  </span><span class="comment">/* CLK_USB1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB1_STAT_OFFSET          0x0904  </span><span class="comment">/* CLK_USB1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPI_CFG_OFFSET            0x0a00  </span><span class="comment">/* CLK_SPI configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPI_STAT_OFFSET           0x0a04  </span><span class="comment">/* CLK_SPI status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_VADC_CFG_OFFSET           0x0b00  </span><span class="comment">/* CLK_VADC configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_VADC_STAT_OFFSET          0x0b04  </span><span class="comment">/* CLK_VADC status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define LPC43_CCU2_PM_OFFSET                 0x0000 </span><span class="comment">/* CCU2 power mode register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_BASE_STAT_OFFSET          0x0004 </span><span class="comment">/* CCU2 base clocks status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APLL_CFG_OFFSET           0x0100  </span><span class="comment">/* CLK_APLL configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APLL_STAT_OFFSET          0x0104  </span><span class="comment">/* CLK_APLL status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART3_CFG_OFFSET    0x0200  </span><span class="comment">/* CLK_APB2_USART3 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART3_STAT_OFFSET   0x0204  </span><span class="comment">/* CLK_APB2_USART3 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART2_CFG_OFFSET    0x0300  </span><span class="comment">/* CLK_APB2_USART2 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART2_STAT_OFFSET   0x0304  </span><span class="comment">/* CLK_APB2_USART2 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_UART1_CFG_OFFSET     0x0400  </span><span class="comment">/* CLK_APB0_UART1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_UART1_STAT_OFFSET    0x0404  </span><span class="comment">/* CLK_APB0_UART1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_USART0_CFG_OFFSET    0x0500  </span><span class="comment">/* CLK_APB0_USART0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_USART0_STAT_OFFSET   0x0504  </span><span class="comment">/* CLK_APB0_USART0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_SSP1_CFG_OFFSET      0x0600  </span><span class="comment">/* CLK_APB2_SSP1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_SSP1_STAT_OFFSET     0x0604  </span><span class="comment">/* CLK_APB2_SSP1 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_SSP0_CFG_OFFSET      0x0700  </span><span class="comment">/* CLK_APB0_SSP0 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_SSP0_STAT_OFFSET     0x0704  </span><span class="comment">/* CLK_APB0_SSP0 status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_SDIO_CFG_OFFSET           0x0800  </span><span class="comment">/* CLK_SDIO configuration register (for SD/MMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_SDIO_STAT_OFFSET          0x0804  </span><span class="comment">/* CLK_SDIO status register (for SD/MMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* Register Addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LPC43_CCU1_PM                        (LPC43_CCU1_BASE+LPC43_CCU1_PM_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_BASE_STAT                 (LPC43_CCU1_BASE+LPC43_CCU1_BASE_STAT_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_BUS_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_APB3_BUS_CFG_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_BUS_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_BUS_STAT_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_I2C1_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_I2C1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_I2C1_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB3_I2C1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_DAC_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_APB3_DAC_CFG_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_DAC_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_DAC_STAT_OFFSET)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC0_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_ADC0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC0_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB3_ADC0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC1_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_ADC1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_ADC1_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB3_ADC1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_CAN0_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB3_CAN0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB3_CAN0_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB3_CAN0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_BUS_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_APB1_BUS_CFG_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_BUS_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_APB1_BUS_STAT_OFFSET)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_MCPWM_CFG            (LPC43_CCU1_BASE+LPC43_CCU1_APB1_MCPWM_CFG_OFFSET)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_MCPWM_STAT           (LPC43_CCU1_BASE+LPC43_CCU1_APB1_MCPWM_STAT_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2C0_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB1_I2C0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2C0_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB1_I2C0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2S_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_APB1_I2S_CFG_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_I2S_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_APB1_I2S_STAT_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_CAN1_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_APB1_CAN1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_APB1_CAN1_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_APB1_CAN1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPIFI_CFG                 (LPC43_CCU1_BASE+LPC43_CCU1_SPIFI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPIFI_STAT                (LPC43_CCU1_BASE+LPC43_CCU1_SPIFI_STAT_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_BUS_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_BUS_CFG_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_BUS_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_BUS_STAT_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SPIFI_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_M4_SPIFI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SPIFI_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_M4_SPIFI_STAT_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_GPIO_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_GPIO_CFG_OFFSET)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_GPIO_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_GPIO_STAT_OFFSET)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_LCD_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_LCD_CFG_OFFSET)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_LCD_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_LCD_STAT_OFFSET)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_ETHERNET_CFG           (LPC43_CCU1_BASE+LPC43_CCU1_M4_ETHERNET_CFG_OFFSET)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_ETHERNET_STAT          (LPC43_CCU1_BASE+LPC43_CCU1_M4_ETHERNET_STAT_OFFSET)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB0_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_USB0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB0_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_USB0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMC_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_EMC_CFG_OFFSET)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMC_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_EMC_STAT_OFFSET)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SDIO_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_SDIO_CFG_OFFSET)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SDIO_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_SDIO_STAT_OFFSET)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_DMA_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_DMA_CFG_OFFSET)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_DMA_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_DMA_STAT_OFFSET)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M4CORE_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_M4CORE_CFG_OFFSET)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M4CORE_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_M4CORE_STAT_OFFSET)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCT_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_SCT_CFG_OFFSET)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCT_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_SCT_STAT_OFFSET)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB1_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_USB1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USB1_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_USB1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMCDIV_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_EMCDIV_CFG_OFFSET)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EMCDIV_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_EMCDIV_STAT_OFFSET)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHA_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_FLASHA_CFG_OFFSET)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHA_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_FLASHA_STAT_OFFSET)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHB_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_FLASHB_CFG_OFFSET)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_FLASHB_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_FLASHB_STAT_OFFSET)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M0APP_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_M4_M0APP_CFG_OFFSET)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_M0APP_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_M4_M0APP_STAT_OFFSET)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_VADC_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_VADC_CFG_OFFSET)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_VADC_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_VADC_STAT_OFFSET)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EEPROM_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_EEPROM_CFG_OFFSET)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_EEPROM_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_EEPROM_STAT_OFFSET)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_WWDT_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_WWDT_CFG_OFFSET)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_WWDT_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_WWDT_STAT_OFFSET)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART0_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART0_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_CFG              (LPC43_CCU1_BASE+LPC43_CCU1_M4_UART1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_STAT             (LPC43_CCU1_BASE+LPC43_CCU1_M4_UART1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP0_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_SSP0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP0_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_SSP0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER0_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER0_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER1_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER1_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCU_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_SCU_CFG_OFFSET)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SCU_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_SCU_STAT_OFFSET)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_CREG_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_CREG_CFG_OFFSET)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_CREG_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_CREG_STAT_OFFSET)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_UART1_RS485CTRL        (LPC43_CCU1_BASE+LPC43_CCU1_M4_UART1_RS485CTRL_OFFSET)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_RITIMER_CFG            (LPC43_CCU1_BASE+LPC43_CCU1_M4_RITIMER_CFG_OFFSET)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_RITIMER_STAT           (LPC43_CCU1_BASE+LPC43_CCU1_M4_RITIMER_STAT_OFFSET)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART2_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART2_CFG_OFFSET)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART2_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART2_STAT_OFFSET)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART3_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART3_CFG_OFFSET)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_USART3_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_USART3_STAT_OFFSET)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER2_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER2_CFG_OFFSET)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER2_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER2_STAT_OFFSET)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER3_CFG             (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER3_CFG_OFFSET)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_TIMER3_STAT            (LPC43_CCU1_BASE+LPC43_CCU1_M4_TIMER3_STAT_OFFSET)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP1_CFG               (LPC43_CCU1_BASE+LPC43_CCU1_M4_SSP1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_SSP1_STAT              (LPC43_CCU1_BASE+LPC43_CCU1_M4_SSP1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_QEI_CFG                (LPC43_CCU1_BASE+LPC43_CCU1_M4_QEI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_M4_QEI_STAT               (LPC43_CCU1_BASE+LPC43_CCU1_M4_QEI_STAT_OFFSET)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_BUS_CFG            (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_BUS_CFG_OFFSET)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_BUS_STAT           (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_BUS_STAT_OFFSET)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_CORE_CFG           (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_CORE_CFG_OFFSET)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_CORE_STAT          (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_CORE_STAT_OFFSET)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_SGPIO_CFG          (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_SGPIO_CFG_OFFSET)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_PERIPH_SGPIO_STAT         (LPC43_CCU1_BASE+LPC43_CCU1_PERIPH_SGPIO_STAT_OFFSET)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB0_CFG                  (LPC43_CCU1_BASE+LPC43_CCU1_USB0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB0_STAT                 (LPC43_CCU1_BASE+LPC43_CCU1_USB0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB1_CFG                  (LPC43_CCU1_BASE+LPC43_CCU1_USB1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_USB1_STAT                 (LPC43_CCU1_BASE+LPC43_CCU1_USB1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPI_CFG                   (LPC43_CCU1_BASE+LPC43_CCU1_SPI_CFG_OFFSET)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_SPI_STAT                  (LPC43_CCU1_BASE+LPC43_CCU1_SPI_STAT_OFFSET)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_VADC_CFG                  (LPC43_CCU1_BASE+LPC43_CCU1_VADC_CFG_OFFSET)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU1_VADC_STAT                 (LPC43_CCU1_BASE+LPC43_CCU1_VADC_STAT_OFFSET)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LPC43_CCU2_PM                        (LPC43_CCU2_BASE+LPC43_CCU2_PM_OFFSET)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_BASE_STAT                 (LPC43_CCU2_BASE+LPC43_CCU2_BASE_STAT_OFFSET)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APLL_CFG                  (LPC43_CCU2_BASE+LPC43_CCU2_APLL_CFG_OFFSET)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APLL_STAT                 (LPC43_CCU2_BASE+LPC43_CCU2_APLL_STAT_OFFSET)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART3_CFG           (LPC43_CCU2_BASE+LPC43_CCU2_APB2_USART3_CFG_OFFSET)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART3_STAT          (LPC43_CCU2_BASE+LPC43_CCU2_APB2_USART3_STAT_OFFSET)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART2_CFG           (LPC43_CCU2_BASE+LPC43_CCU2_APB2_USART2_CFG_OFFSET)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_USART2_STAT          (LPC43_CCU2_BASE+LPC43_CCU2_APB2_USART2_STAT_OFFSET)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_UART1_CFG            (LPC43_CCU2_BASE+LPC43_CCU2_APB0_UART1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_UART1_STAT           (LPC43_CCU2_BASE+LPC43_CCU2_APB0_UART1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_USART0_CFG           (LPC43_CCU2_BASE+LPC43_CCU2_APB0_USART0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_USART0_STAT          (LPC43_CCU2_BASE+LPC43_CCU2_APB0_USART0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_SSP1_CFG             (LPC43_CCU2_BASE+LPC43_CCU2_APB2_SSP1_CFG_OFFSET)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB2_SSP1_STAT            (LPC43_CCU2_BASE+LPC43_CCU2_APB2_SSP1_STAT_OFFSET)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_SSP0_CFG             (LPC43_CCU2_BASE+LPC43_CCU2_APB0_SSP0_CFG_OFFSET)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_APB0_SSP0_STAT            (LPC43_CCU2_BASE+LPC43_CCU2_APB0_SSP0_STAT_OFFSET)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_SDIO_CFG                  (LPC43_CCU2_BASE+LPC43_CCU2_SDIO_CFG_OFFSET)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_CCU2_SDIO_STAT                 (LPC43_CCU2_BASE+LPC43_CCU2_SDIO_STAT_OFFSET)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Register Bit Definitions *************************************************************************/</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* CCU1/2 Power Mode Register */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define CCU_PM_PD                            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Initiate power-down mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 1-31:  Reserved */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* CCU1 Base Clock Status Register */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define CCU1_BASE_STAT_AB3                   (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Base clock indicator for BASE_APB3_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_APB1                  (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Base clock indicator for BASE_APB1_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_SPIFI                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Base clock indicator for BASE_SPIFI_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_M4                    (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Base clock indicator for BASE_M4_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 4-5:  Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define CCU1_BASE_STAT_PERIPH                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Base clock indicator for BASE_PERIPH_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_USB0                  (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Base clock indicator for BASE_USB0_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_USB1                  (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Base clock indicator for BASE_USB1_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU1_BASE_STAT_SPI                   (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Base clock indicator for BASE_SPI_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 10-31:  Reserved */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* CCU2 Base Clock Status Register */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                                       <span class="comment">/* Bit 0:  Reserved */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define CCU2_BASE_STAT_USART3                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Base clock indicator for BASE_USART3_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU2_BASE_STAT_USART2                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Base clock indicator for BASE_USART2_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU2_BASE_STAT_UART1                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Base clock indicator for BASE_UART1_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU2_BASE_STAT_USART0                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Base clock indicator for BASE_USART0_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU2_BASE_STAT_SSP1                  (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Base clock indicator for BASE_SSP1_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU2_BASE_STAT_SSP0                  (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Base clock indicator for BASE_SSP0_CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 7-31:  Reserved */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* CCU1/2 Branch Clock Configuration/Status Registers */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define CCU_CLK_CFG_RUN                      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Run enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_CFG_AUTO                     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Auto (AHB disable mechanism) enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_CFG_WAKEUP                   (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Wake-up mechanism enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 3-31:  Reserved */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* CCU1/2 Branch Clock Status Registers */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define CCU_CLK_STAT_RUN                     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Run enable status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_STAT_AUTO                    (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Auto (AHB disable mechanism) enable status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_STAT_WAKEUP                  (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Wake-up mechanism enable status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 3-31:  Reserved */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* CCU1 Branch Clock EMCDIV Configuration Registers */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define CCU_CLK_EMCDIV_CFG_RUN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Run enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_EMCDIV_CFG_AUTO              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Auto (AHB disable mechanism) enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_EMCDIV_CFG_WAKEUP            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Wake-up mechanism enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 3-4: Reserved */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define CCU_CLK_EMCDIV_CLOCK_DIV_SHIFT       (5)                                         </span><span class="comment">/* Bits 5-7: Clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_EMCDIV_CLOCK_DIV_MASK        (7 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIV_SHIFT)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCU_CLK_EMCDIV_CFG_DIV_FUNC(n)     ((n) &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIV_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCU_CLK_EMCDIV_CFG_DIV_NODIV       (0 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIV_SHIFT) </span><span class="comment">/* Bit 5-7: No division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCU_CLK_EMCDIV_CFG_DIV_BY2         (1 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIV_SHIFT) </span><span class="comment">/* Bit 5-7: Division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Bits 8-26: Reserved */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define CCU_CLK_EMCDIV_CLOCK_DIVSTAT_SHIFT   (27)                                        </span><span class="comment">/* Bits 27-29: Clock divider status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCU_CLK_EMCDIV_CLOCK_DIVSTAT_MASK    (7 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIVSTAT_SHIFT)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCU_CLK_EMCDIV_CFG_DIVSTAT_NODIV   (0 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIVSTAT_SHIFT) </span><span class="comment">/* Bit 27-29: No division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCU_CLK_EMCDIV_CFG_DIVSTAT_BY2     (1 &lt;&lt; CCU_CLK_EMCDIV_CLOCK_DIVSTAT_MASK)  </span><span class="comment">/* Bit 26-29: Divistion by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_CCU_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
