// Seed: 1288275929
module module_0 (
    output tri   id_0,
    output tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  tri   id_9,
    output tri1  id_10
);
  logic id_12 = id_12 - id_4;
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wor   id_4
);
  wor id_6;
  assign id_6 = -1;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
endmodule
