INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/CNT_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/CNT_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT_542
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/UART_RX_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/my_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/my_tick_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sources_1/new/reg9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_UART_rx/my_UART_rx.srcs/sim_1/new/UART_TX_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX_tb
