#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8679f0a2f0 .scope module, "clock_divider_500_sim" "clock_divider_500_sim" 2 3;
 .timescale 0 0;
P_0x7f8679f091a0 .param/l "finish_time" 0 2 5, +C4<00000000000010101010111001100000>;
P_0x7f8679f091e0 .param/l "half_period" 0 2 4, +C4<00000000000000000000000000000001>;
v0x7f867b111c60_0 .var "clock", 0 0;
v0x7f867b111d40_0 .net "clock_out", 0 0, L_0x7f867b113260;  1 drivers
v0x7f867b111de0_0 .var "reset", 0 0;
E_0x7f8679f09400 .event posedge, v0x7f867b111a10_0;
S_0x7f8679f0a510 .scope module, "divider" "clock_divider_500" 2 10, 3 3 0, S_0x7f8679f0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "clock_out"
L_0x7f867b112050 .functor AND 1, L_0x7f867b111ed0, L_0x7f867b111fb0, C4<1>, C4<1>;
L_0x7f867b1122a0 .functor AND 1, L_0x7f867b112050, L_0x7f867b112180, C4<1>, C4<1>;
L_0x7f867b112430 .functor AND 1, L_0x7f867b1122a0, L_0x7f867b112390, C4<1>, C4<1>;
L_0x7f867b112610 .functor AND 1, L_0x7f867b112430, L_0x7f867b112540, C4<1>, C4<1>;
L_0x7f867b1127a0 .functor AND 1, L_0x7f867b112610, L_0x7f867b112700, C4<1>, C4<1>;
L_0x7f867b112220 .functor AND 1, L_0x7f867b1127a0, L_0x7f867b1128e0, C4<1>, C4<1>;
L_0x7f867b112be0 .functor AND 1, L_0x7f867b112220, L_0x7f867b112b40, C4<1>, C4<1>;
L_0x7f867b112e00 .functor AND 1, L_0x7f867b112be0, L_0x7f867b112d10, C4<1>, C4<1>;
L_0x7f867b112f50 .functor AND 1, L_0x7f867b112e00, L_0x7f867b112eb0, C4<1>, C4<1>;
L_0x7f867b1131b0 .functor AND 1, L_0x7f867b112f50, L_0x7f867b1130b0, C4<1>, C4<1>;
L_0x7f867b113260 .functor BUFZ 1, L_0x7f867b1131b0, C4<0>, C4<0>, C4<0>;
v0x7f867b110a40_0 .net *"_s1", 0 0, L_0x7f867b111ed0;  1 drivers
v0x7f867b110b00_0 .net *"_s11", 0 0, L_0x7f867b112390;  1 drivers
v0x7f867b110ba0_0 .net *"_s12", 0 0, L_0x7f867b112430;  1 drivers
v0x7f867b110c50_0 .net *"_s15", 0 0, L_0x7f867b112540;  1 drivers
v0x7f867b110d00_0 .net *"_s16", 0 0, L_0x7f867b112610;  1 drivers
v0x7f867b110df0_0 .net *"_s19", 0 0, L_0x7f867b112700;  1 drivers
v0x7f867b110ea0_0 .net *"_s20", 0 0, L_0x7f867b1127a0;  1 drivers
v0x7f867b110f50_0 .net *"_s23", 0 0, L_0x7f867b1128e0;  1 drivers
v0x7f867b111000_0 .net *"_s24", 0 0, L_0x7f867b112220;  1 drivers
v0x7f867b111110_0 .net *"_s27", 0 0, L_0x7f867b112b40;  1 drivers
v0x7f867b1111c0_0 .net *"_s28", 0 0, L_0x7f867b112be0;  1 drivers
v0x7f867b111270_0 .net *"_s3", 0 0, L_0x7f867b111fb0;  1 drivers
v0x7f867b111320_0 .net *"_s31", 0 0, L_0x7f867b112d10;  1 drivers
v0x7f867b1113d0_0 .net *"_s32", 0 0, L_0x7f867b112e00;  1 drivers
v0x7f867b111480_0 .net *"_s35", 0 0, L_0x7f867b112eb0;  1 drivers
v0x7f867b111530_0 .net *"_s36", 0 0, L_0x7f867b112f50;  1 drivers
v0x7f867b1115e0_0 .net *"_s39", 0 0, L_0x7f867b1130b0;  1 drivers
v0x7f867b111770_0 .net *"_s4", 0 0, L_0x7f867b112050;  1 drivers
v0x7f867b111800_0 .net *"_s7", 0 0, L_0x7f867b112180;  1 drivers
v0x7f867b1118b0_0 .net *"_s8", 0 0, L_0x7f867b1122a0;  1 drivers
v0x7f867b111960_0 .net "clock", 0 0, v0x7f867b111c60_0;  1 drivers
v0x7f867b111a10_0 .net "clock_out", 0 0, L_0x7f867b113260;  alias, 1 drivers
v0x7f867b111aa0_0 .net "count", 17 0, v0x7f867b1107b0_0;  1 drivers
v0x7f867b111b30_0 .net "load", 0 0, L_0x7f867b1131b0;  1 drivers
v0x7f867b111bc0_0 .net "reset", 0 0, v0x7f867b111de0_0;  1 drivers
L_0x7f867b111ed0 .part v0x7f867b1107b0_0, 0, 1;
L_0x7f867b111fb0 .part v0x7f867b1107b0_0, 1, 1;
L_0x7f867b112180 .part v0x7f867b1107b0_0, 2, 1;
L_0x7f867b112390 .part v0x7f867b1107b0_0, 3, 1;
L_0x7f867b112540 .part v0x7f867b1107b0_0, 4, 1;
L_0x7f867b112700 .part v0x7f867b1107b0_0, 5, 1;
L_0x7f867b1128e0 .part v0x7f867b1107b0_0, 8, 1;
L_0x7f867b112b40 .part v0x7f867b1107b0_0, 10, 1;
L_0x7f867b112d10 .part v0x7f867b1107b0_0, 11, 1;
L_0x7f867b112eb0 .part v0x7f867b1107b0_0, 16, 1;
L_0x7f867b1130b0 .part v0x7f867b1107b0_0, 17, 1;
S_0x7f8679f0a6c0 .scope module, "Counter" "Counter_N_bit" 3 12, 4 1 0, S_0x7f8679f0a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 18 "Data_in"
    .port_info 5 /OUTPUT 18 "count"
P_0x7f8679f0a870 .param/l "N" 0 4 4, +C4<00000000000000000000000000010010>;
L_0x7f867b063008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8679f0aa90_0 .net "CE", 0 0, L_0x7f867b063008;  1 drivers
L_0x7f867b063050 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f867b110640_0 .net "Data_in", 17 0, L_0x7f867b063050;  1 drivers
v0x7f867b110700_0 .net "clock", 0 0, v0x7f867b111c60_0;  alias, 1 drivers
v0x7f867b1107b0_0 .var "count", 17 0;
v0x7f867b110840_0 .net "load", 0 0, L_0x7f867b1131b0;  alias, 1 drivers
v0x7f867b110910_0 .net "reset", 0 0, v0x7f867b111de0_0;  alias, 1 drivers
E_0x7f8679f0aa50 .event posedge, v0x7f867b110700_0, v0x7f867b110910_0;
    .scope S_0x7f8679f0a6c0;
T_0 ;
    %wait E_0x7f8679f0aa50;
    %load/vec4 v0x7f867b110910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x7f867b1107b0_0, 0, 18;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8679f0aa90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f867b1107b0_0;
    %store/vec4 v0x7f867b1107b0_0, 0, 18;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f867b110840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7f867b110640_0;
    %store/vec4 v0x7f867b1107b0_0, 0, 18;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f867b1107b0_0;
    %addi 1, 0, 18;
    %store/vec4 v0x7f867b1107b0_0, 0, 18;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8679f0a2f0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7f867b111c60_0;
    %inv;
    %store/vec4 v0x7f867b111c60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8679f0a2f0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867b111c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f867b111de0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f8679f0a2f0;
T_3 ;
    %wait E_0x7f8679f09400;
    %vpi_call 2 20 "$display", "counted! time = %7d", $time {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8679f0a2f0;
T_4 ;
    %delay 700000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "clock_divider_500_sim.v";
    "./clock_divider_500.v";
    "./Counter_N_bit.v";
