# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--MMD --build --cc -O3 --x-assign fast --x-initial fast --noassert --top-module reg_top /home/xiucong/Verilog-Exercise/reg/vsrc/seg_hex.v /home/xiucong/Verilog-Exercise/reg/vsrc/d_reg.v /home/xiucong/Verilog-Exercise/reg/vsrc/lfsr.v /home/xiucong/Verilog-Exercise/reg/vsrc/seg.v /home/xiucong/Verilog-Exercise/reg/vsrc/reg_top.v /home/xiucong/Verilog-Exercise/reg/csrc/alu_top_nvb.cpp /home/xiucong/Verilog-Exercise/reg/build/auto_bind.cpp /home/xiucong/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I -CFLAGS /home/xiucong/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vreg_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/xiucong/Verilog-Exercise/reg/build/reg_top"
T      3360   788384  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top.cpp"
T      2886   788380  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top.h"
T      2368   788417  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top.mk"
T       310   788376  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top__ConstPool_0.cpp"
T       770   788290  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top__Syms.cpp"
T       948   788372  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top__Syms.h"
T      2077   788388  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root.h"
T      2031   788404  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root__DepSet_h6fccb1ff__0.cpp"
T       901   788396  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root__DepSet_h6fccb1ff__0__Slow.cpp"
T     12043   788409  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root__DepSet_h759b76f9__0.cpp"
T      8072   788400  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root__DepSet_h759b76f9__0__Slow.cpp"
T       690   788392  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top___024root__Slow.cpp"
T       951   788420  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top__ver.d"
T         0        0  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top__verFiles.dat"
T      1678   788413  1690573073   207842485  1690573073   207842485 "./build/obj_dir/Vreg_top_classes.mk"
S       137   788286  1690568386    58474498  1690568386    54474515 "/home/xiucong/Verilog-Exercise/reg/vsrc/d_reg.v"
S      1229   788274  1690571435    34439245  1690571435    30439187 "/home/xiucong/Verilog-Exercise/reg/vsrc/lfsr.v"
S       512   788489  1690572957   661934937  1690572957   657935013 "/home/xiucong/Verilog-Exercise/reg/vsrc/reg_top.v"
S      1255   788258  1690568840   470229616  1690568840   470229616 "/home/xiucong/Verilog-Exercise/reg/vsrc/seg.v"
S       193   788264  1690567234   263822224  1690567234   263822224 "/home/xiucong/Verilog-Exercise/reg/vsrc/seg_hex.v"
S  21677872   187587  1689688097    29515270  1689688097    29515270 "/usr/local/bin/verilator_bin"
S      4926   419292  1689688097   165520849  1689688097   165520849 "/usr/local/share/verilator/include/verilated_std.sv"
